
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000188:	b480      	push	{r7}
 800018a:	af00      	add	r7, sp, #0
}
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop

08000194 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000198:	e7fe      	b.n	8000198 <HardFault_Handler+0x4>
 800019a:	bf00      	nop

0800019c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800019c:	b480      	push	{r7}
 800019e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80001a0:	e7fe      	b.n	80001a0 <MemManage_Handler+0x4>
 80001a2:	bf00      	nop

080001a4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80001a4:	b480      	push	{r7}
 80001a6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80001a8:	e7fe      	b.n	80001a8 <BusFault_Handler+0x4>
 80001aa:	bf00      	nop

080001ac <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80001ac:	b480      	push	{r7}
 80001ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80001b0:	e7fe      	b.n	80001b0 <UsageFault_Handler+0x4>
 80001b2:	bf00      	nop

080001b4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80001b4:	b480      	push	{r7}
 80001b6:	af00      	add	r7, sp, #0
}
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bc80      	pop	{r7}
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop

080001c0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80001c0:	b480      	push	{r7}
 80001c2:	af00      	add	r7, sp, #0
}
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bc80      	pop	{r7}
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop

080001cc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
}
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bc80      	pop	{r7}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop

080001d8 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
}
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop

080001e4 <TIM3_IRQHandler>:
								   		    {0, 2, 0, 0}, 
								            {0, 0, 0, 3}, 
								            {0, 0, 0, 0}};

void TIM3_IRQHandler(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0



	if(TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
 80001e8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80001ec:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80001f0:	f04f 0101 	mov.w	r1, #1
 80001f4:	f001 f9c4 	bl	8001580 <TIM_GetITStatus>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	f000 80ea 	beq.w	80003d4 <TIM3_IRQHandler+0x1f0>
		{
				
			while(((uint8_t)(GPIO_ReadInputData(GPIOC)) & 0x07) != 0x07)
 8000200:	e0d3      	b.n	80003aa <TIM3_IRQHandler+0x1c6>
			{
				if(key_flag == 0)
 8000202:	f240 0340 	movw	r3, #64	; 0x40
 8000206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800020a:	881b      	ldrh	r3, [r3, #0]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d107      	bne.n	8000220 <TIM3_IRQHandler+0x3c>
				{
					key_flag = 1;
 8000210:	f240 0340 	movw	r3, #64	; 0x40
 8000214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000218:	f04f 0201 	mov.w	r2, #1
 800021c:	801a      	strh	r2, [r3, #0]
					break;
 800021e:	e0d1      	b.n	80003c4 <TIM3_IRQHandler+0x1e0>
				}
				else if(key_flag == 1)
 8000220:	f240 0340 	movw	r3, #64	; 0x40
 8000224:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000228:	881b      	ldrh	r3, [r3, #0]
 800022a:	2b01      	cmp	r3, #1
 800022c:	f040 80bd 	bne.w	80003aa <TIM3_IRQHandler+0x1c6>
					 *   PC2-------- | |
					 *   PC1---------- |
					 *   PC0------------
					 */
					
					key_value = (~GPIO_ReadInputData(GPIOC) & 0x0007);
 8000230:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000234:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000238:	f001 fb8a 	bl	8001950 <GPIO_ReadInputData>
 800023c:	4603      	mov	r3, r0
 800023e:	ea6f 0303 	mvn.w	r3, r3
 8000242:	b29b      	uxth	r3, r3
 8000244:	f003 0307 	and.w	r3, r3, #7
 8000248:	b29a      	uxth	r2, r3
 800024a:	f240 0348 	movw	r3, #72	; 0x48
 800024e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000252:	801a      	strh	r2, [r3, #0]
					//key_value |= ~(GPIO_ReadInputData(GPIOF) & GPIO_Pin_0);
					//key_value &= INMASK | 0x01;

					sys_status_new = sys_status_tab [sys_status_old][key_value - 1];
 8000254:	f240 0344 	movw	r3, #68	; 0x44
 8000258:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800025c:	881b      	ldrh	r3, [r3, #0]
 800025e:	4619      	mov	r1, r3
 8000260:	f240 0348 	movw	r3, #72	; 0x48
 8000264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000268:	881b      	ldrh	r3, [r3, #0]
 800026a:	f103 32ff 	add.w	r2, r3, #4294967295
 800026e:	f242 1320 	movw	r3, #8480	; 0x2120
 8000272:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000276:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800027a:	188a      	adds	r2, r1, r2
 800027c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8000280:	f240 0342 	movw	r3, #66	; 0x42
 8000284:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000288:	801a      	strh	r2, [r3, #0]

					switch (sys_status_new)
 800028a:	f240 0342 	movw	r3, #66	; 0x42
 800028e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000292:	881b      	ldrh	r3, [r3, #0]
 8000294:	2b0f      	cmp	r3, #15
 8000296:	d877      	bhi.n	8000388 <TIM3_IRQHandler+0x1a4>
 8000298:	a201      	add	r2, pc, #4	; (adr r2, 80002a0 <TIM3_IRQHandler+0xbc>)
 800029a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800029e:	bf00      	nop
 80002a0:	08000389 	.word	0x08000389
 80002a4:	080002e1 	.word	0x080002e1
 80002a8:	0800030d 	.word	0x0800030d
 80002ac:	08000339 	.word	0x08000339
 80002b0:	08000365 	.word	0x08000365
 80002b4:	08000389 	.word	0x08000389
 80002b8:	08000389 	.word	0x08000389
 80002bc:	08000389 	.word	0x08000389
 80002c0:	08000389 	.word	0x08000389
 80002c4:	08000389 	.word	0x08000389
 80002c8:	08000389 	.word	0x08000389
 80002cc:	08000389 	.word	0x08000389
 80002d0:	08000389 	.word	0x08000389
 80002d4:	08000389 	.word	0x08000389
 80002d8:	08000389 	.word	0x08000389
 80002dc:	08000389 	.word	0x08000389
					{
						case 0:
							break;

						case 1:
							GPIO_WriteBit(GPIOC, GPIO_Pin_13, (BitAction)(1-GPIO_ReadOutputDataBit(GPIOC, GPIO_Pin_13)));
 80002e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80002e4:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80002e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ec:	f001 fb34 	bl	8001958 <GPIO_ReadOutputDataBit>
 80002f0:	4603      	mov	r3, r0
 80002f2:	f1c3 0301 	rsb	r3, r3, #1
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80002fc:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000300:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000304:	461a      	mov	r2, r3
 8000306:	f001 fb35 	bl	8001974 <GPIO_WriteBit>
							break;
 800030a:	e03d      	b.n	8000388 <TIM3_IRQHandler+0x1a4>

						case 2:
							GPIO_WriteBit(GPIOC, GPIO_Pin_14, (BitAction)(1-GPIO_ReadOutputDataBit(GPIOC, GPIO_Pin_14)));
 800030c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000310:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000314:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000318:	f001 fb1e 	bl	8001958 <GPIO_ReadOutputDataBit>
 800031c:	4603      	mov	r3, r0
 800031e:	f1c3 0301 	rsb	r3, r3, #1
 8000322:	b2db      	uxtb	r3, r3
 8000324:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000328:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800032c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000330:	461a      	mov	r2, r3
 8000332:	f001 fb1f 	bl	8001974 <GPIO_WriteBit>
							break;
 8000336:	e027      	b.n	8000388 <TIM3_IRQHandler+0x1a4>

						case 3:
							GPIO_WriteBit(GPIOC, GPIO_Pin_15, (BitAction)(1-GPIO_ReadOutputDataBit(GPIOC, GPIO_Pin_15)));
 8000338:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800033c:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000340:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000344:	f001 fb08 	bl	8001958 <GPIO_ReadOutputDataBit>
 8000348:	4603      	mov	r3, r0
 800034a:	f1c3 0301 	rsb	r3, r3, #1
 800034e:	b2db      	uxtb	r3, r3
 8000350:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000354:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000358:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800035c:	461a      	mov	r2, r3
 800035e:	f001 fb09 	bl	8001974 <GPIO_WriteBit>
							break;
 8000362:	e011      	b.n	8000388 <TIM3_IRQHandler+0x1a4>

						case 4:
							GPIO_WriteBit(GPIOA, GPIO_Pin_1, (BitAction)(1-GPIO_ReadOutputDataBit(GPIOA, GPIO_Pin_1)));
 8000364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000368:	f04f 0102 	mov.w	r1, #2
 800036c:	f001 faf4 	bl	8001958 <GPIO_ReadOutputDataBit>
 8000370:	4603      	mov	r3, r0
 8000372:	f1c3 0301 	rsb	r3, r3, #1
 8000376:	b2db      	uxtb	r3, r3
 8000378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800037c:	f04f 0102 	mov.w	r1, #2
 8000380:	461a      	mov	r2, r3
 8000382:	f001 faf7 	bl	8001974 <GPIO_WriteBit>
							break;
 8000386:	bf00      	nop

						case 15:
							break;
					}
				
					key_flag = 0;
 8000388:	f240 0340 	movw	r3, #64	; 0x40
 800038c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000390:	f04f 0200 	mov.w	r2, #0
 8000394:	801a      	strh	r2, [r3, #0]
					sys_status_old = sys_status_new;
 8000396:	f240 0342 	movw	r3, #66	; 0x42
 800039a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800039e:	881a      	ldrh	r2, [r3, #0]
 80003a0:	f240 0344 	movw	r3, #68	; 0x44
 80003a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a8:	801a      	strh	r2, [r3, #0]


	if(TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
		{
				
			while(((uint8_t)(GPIO_ReadInputData(GPIOC)) & 0x07) != 0x07)
 80003aa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80003ae:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80003b2:	f001 facd 	bl	8001950 <GPIO_ReadInputData>
 80003b6:	4603      	mov	r3, r0
 80003b8:	b2db      	uxtb	r3, r3
 80003ba:	f003 0307 	and.w	r3, r3, #7
 80003be:	2b07      	cmp	r3, #7
 80003c0:	f47f af1f 	bne.w	8000202 <TIM3_IRQHandler+0x1e>

			}

						

			TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 80003c4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80003c8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80003cc:	f04f 0101 	mov.w	r1, #1
 80003d0:	f001 f8e2 	bl	8001598 <TIM_ClearITPendingBit>
		}
}
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop

080003d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003dc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80003e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80003e4:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80003e8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80003ec:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80003f0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80003f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80003f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000400:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000404:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000408:	6812      	ldr	r2, [r2, #0]
 800040a:	f042 0201 	orr.w	r2, r2, #1
 800040e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8000410:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000414:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000418:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800041c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000420:	6859      	ldr	r1, [r3, #4]
 8000422:	f24c 030c 	movw	r3, #49164	; 0xc00c
 8000426:	f6cf 037f 	movt	r3, #63615	; 0xf87f
 800042a:	400b      	ands	r3, r1
 800042c:	6053      	str	r3, [r2, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800042e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000432:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000436:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800043a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800043e:	6812      	ldr	r2, [r2, #0]
 8000440:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000444:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000448:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800044a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800044e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000452:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000456:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800045a:	6812      	ldr	r2, [r2, #0]
 800045c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000460:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000462:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000466:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800046a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800046e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000472:	6852      	ldr	r2, [r2, #4]
 8000474:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000478:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800047a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800047e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000482:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000486:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800048a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800048c:	f022 020f 	bic.w	r2, r2, #15
 8000490:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8000492:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000496:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800049a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800049e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80004a4:	f64f 43cc 	movw	r3, #64716	; 0xfccc
 80004a8:	f6cf 7300 	movt	r3, #65280	; 0xff00
 80004ac:	400b      	ands	r3, r1
 80004ae:	6313      	str	r3, [r2, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80004b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004b8:	f04f 0200 	mov.w	r2, #0
 80004bc:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80004be:	f000 f8a7 	bl	8000610 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80004c2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80004c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80004ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004ce:	609a      	str	r2, [r3, #8]
#endif  
}
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop

080004d4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
 80004da:	f04f 0300 	mov.w	r3, #0
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	f04f 0300 	mov.w	r3, #0
 80004e4:	60bb      	str	r3, [r7, #8]
 80004e6:	f04f 0300 	mov.w	r3, #0
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	f04f 0300 	mov.w	r3, #0
 80004f0:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80004f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	f003 030c 	and.w	r3, r3, #12
 8000500:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	2b04      	cmp	r3, #4
 8000506:	d00d      	beq.n	8000524 <SystemCoreClockUpdate+0x50>
 8000508:	2b08      	cmp	r3, #8
 800050a:	d015      	beq.n	8000538 <SystemCoreClockUpdate+0x64>
 800050c:	2b00      	cmp	r3, #0
 800050e:	d153      	bne.n	80005b8 <SystemCoreClockUpdate+0xe4>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8000510:	f240 0300 	movw	r3, #0
 8000514:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000518:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 800051c:	f2c0 027a 	movt	r2, #122	; 0x7a
 8000520:	601a      	str	r2, [r3, #0]
      break;
 8000522:	e053      	b.n	80005cc <SystemCoreClockUpdate+0xf8>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000524:	f240 0300 	movw	r3, #0
 8000528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800052c:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 8000530:	f2c0 027a 	movt	r2, #122	; 0x7a
 8000534:	601a      	str	r2, [r3, #0]
      break;
 8000536:	e049      	b.n	80005cc <SystemCoreClockUpdate+0xf8>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000538:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800053c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000540:	685b      	ldr	r3, [r3, #4]
 8000542:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000546:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000548:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800054c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000550:	685b      	ldr	r3, [r3, #4]
 8000552:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000556:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	ea4f 4393 	mov.w	r3, r3, lsr #18
 800055e:	f103 0302 	add.w	r3, r3, #2
 8000562:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d10c      	bne.n	8000584 <SystemCoreClockUpdate+0xb0>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8000570:	f2c0 033d 	movt	r3, #61	; 0x3d
 8000574:	fb03 f202 	mul.w	r2, r3, r2
 8000578:	f240 0300 	movw	r3, #0
 800057c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000580:	601a      	str	r2, [r3, #0]
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
      }      
      break;
 8000582:	e023      	b.n	80005cc <SystemCoreClockUpdate+0xf8>
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000584:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000588:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800058c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800058e:	f003 030f 	and.w	r3, r3, #15
 8000592:	f103 0301 	add.w	r3, r3, #1
 8000596:	603b      	str	r3, [r7, #0]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 8000598:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 800059c:	f2c0 037a 	movt	r3, #122	; 0x7a
 80005a0:	683a      	ldr	r2, [r7, #0]
 80005a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80005a6:	68ba      	ldr	r2, [r7, #8]
 80005a8:	fb02 f203 	mul.w	r2, r2, r3
 80005ac:	f240 0300 	movw	r3, #0
 80005b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005b4:	601a      	str	r2, [r3, #0]
      }      
      break;
 80005b6:	e009      	b.n	80005cc <SystemCoreClockUpdate+0xf8>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80005b8:	f240 0300 	movw	r3, #0
 80005bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005c0:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 80005c4:	f2c0 027a 	movt	r2, #122	; 0x7a
 80005c8:	601a      	str	r2, [r3, #0]
      break;
 80005ca:	bf00      	nop
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80005cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80005da:	ea4f 1213 	mov.w	r2, r3, lsr #4
 80005de:	f240 0304 	movw	r3, #4
 80005e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005e6:	5c9b      	ldrb	r3, [r3, r2]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80005ec:	f240 0300 	movw	r3, #0
 80005f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	fa22 f203 	lsr.w	r2, r2, r3
 80005fc:	f240 0300 	movw	r3, #0
 8000600:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000604:	601a      	str	r2, [r3, #0]
}
 8000606:	f107 0714 	add.w	r7, r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr

08000610 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000616:	f04f 0300 	mov.w	r3, #0
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	f04f 0300 	mov.w	r3, #0
 8000620:	603b      	str	r3, [r7, #0]
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 8000622:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000626:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800062a:	f04f 0212 	mov.w	r2, #18
 800062e:	601a      	str	r2, [r3, #0]
 
  /* HCLK = SYSCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000634:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000638:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800063c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000640:	6852      	ldr	r2, [r2, #4]
 8000642:	605a      	str	r2, [r3, #4]
      
  /* PCLK = HCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2 | (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000648:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800064c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000650:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000654:	6852      	ldr	r2, [r2, #4]
 8000656:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800065a:	605a      	str	r2, [r3, #4]

  /* PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800065c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000660:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000664:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000668:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800066c:	6852      	ldr	r2, [r2, #4]
 800066e:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8000672:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8000674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000678:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800067c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000680:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000684:	6852      	ldr	r2, [r2, #4]
 8000686:	f442 1260 	orr.w	r2, r2, #3670016	; 0x380000
 800068a:	605a      	str	r2, [r3, #4]
            
  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 800068c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000690:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000694:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000698:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800069c:	6812      	ldr	r2, [r2, #0]
 800069e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80006a2:	601a      	str	r2, [r3, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80006a4:	bf00      	nop
 80006a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d0f6      	beq.n	80006a6 <SetSysClock+0x96>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80006b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006c8:	6852      	ldr	r2, [r2, #4]
 80006ca:	f022 0203 	bic.w	r2, r2, #3
 80006ce:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80006d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80006e0:	6852      	ldr	r2, [r2, #4]
 80006e2:	f042 0202 	orr.w	r2, r2, #2
 80006e6:	605a      	str	r2, [r3, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80006e8:	bf00      	nop
 80006ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	f003 030c 	and.w	r3, r3, #12
 80006f8:	2b08      	cmp	r3, #8
 80006fa:	d1f6      	bne.n	80006ea <SetSysClock+0xda>
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  } 
#endif /* PLL_SOURCE_HSI */  
}
 80006fc:	f107 070c 	add.w	r7, r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop

08000708 <main>:
#include "main.h"

int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
	tim3_nvic_config();
 800070c:	f000 f834 	bl	8000778 <tim3_nvic_config>
	tim3_config();
 8000710:	f000 f80c 	bl	800072c <tim3_config>
	led_config();
 8000714:	f000 f84e 	bl	80007b4 <led_config>

	TIM_Cmd(TIM3, ENABLE);
 8000718:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800071c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000720:	f04f 0101 	mov.w	r1, #1
 8000724:	f000 fa78 	bl	8000c18 <TIM_Cmd>

	while(1)
	{

	}
 8000728:	e7fe      	b.n	8000728 <main+0x20>
 800072a:	bf00      	nop

0800072c <tim3_config>:
/*
 * 100ms一次定时器中断
 */

void tim3_config(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_Period = 1000;
 8000732:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000736:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 7200;
 8000738:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 800073c:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800073e:	f04f 0300 	mov.w	r3, #0
 8000742:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000744:	f04f 0300 	mov.w	r3, #0
 8000748:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 800074a:	f107 0304 	add.w	r3, r7, #4
 800074e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000752:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000756:	4619      	mov	r1, r3
 8000758:	f000 f994 	bl	8000a84 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 800075c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000760:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000764:	f04f 0101 	mov.w	r1, #1
 8000768:	f04f 0201 	mov.w	r2, #1
 800076c:	f000 fef2 	bl	8001554 <TIM_ITConfig>
}
 8000770:	f107 0710 	add.w	r7, r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <tim3_nvic_config>:

void tim3_nvic_config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800077e:	f04f 0002 	mov.w	r0, #2
 8000782:	f04f 0101 	mov.w	r1, #1
 8000786:	f001 fc0f 	bl	8001fa8 <RCC_APB1PeriphClockCmd>

	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 800078a:	f04f 031d 	mov.w	r3, #29
 800078e:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000790:	f04f 0300 	mov.w	r3, #0
 8000794:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000796:	f04f 0301 	mov.w	r3, #1
 800079a:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800079c:	f04f 0301 	mov.w	r3, #1
 80007a0:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80007a2:	f107 0304 	add.w	r3, r7, #4
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 f85c 	bl	8000864 <NVIC_Init>
}
 80007ac:	f107 0708 	add.w	r7, r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <led_config>:
 * PC[15:13], PC0   输出
 * PC[1:3],   PA0   输入
 */

void led_config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 80007ba:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80007be:	f04f 0101 	mov.w	r1, #1
 80007c2:	f001 fbd5 	bl	8001f70 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80007c6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80007ca:	f04f 0101 	mov.w	r1, #1
 80007ce:	f001 fbcf 	bl	8001f70 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 80007d2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80007d6:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80007d8:	f04f 0301 	mov.w	r3, #1
 80007dc:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80007de:	f04f 0300 	mov.w	r3, #0
 80007e2:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80007e4:	f04f 0300 	mov.w	r3, #0
 80007e8:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80007ea:	f04f 0303 	mov.w	r3, #3
 80007ee:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80007f0:	463b      	mov	r3, r7
 80007f2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80007f6:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80007fa:	4619      	mov	r1, r3
 80007fc:	f001 f82c 	bl	8001858 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2;
 8000800:	f04f 0307 	mov.w	r3, #7
 8000804:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000806:	f04f 0300 	mov.w	r3, #0
 800080a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800080c:	f04f 0301 	mov.w	r3, #1
 8000810:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000812:	463b      	mov	r3, r7
 8000814:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000818:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800081c:	4619      	mov	r1, r3
 800081e:	f001 f81b 	bl	8001858 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8000822:	f04f 0301 	mov.w	r3, #1
 8000826:	603b      	str	r3, [r7, #0]

	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000828:	463b      	mov	r3, r7
 800082a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800082e:	4619      	mov	r1, r3
 8000830:	f001 f812 	bl	8001858 <GPIO_Init>

}
 8000834:	f107 0708 	add.w	r7, r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	08002140 	.word	0x08002140
 8000840:	20000000 	.word	0x20000000
 8000844:	20000040 	.word	0x20000040
 8000848:	20000040 	.word	0x20000040
 800084c:	20000050 	.word	0x20000050

08000850 <NVIC_PriorityGroupConfig>:
 8000850:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000854:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000858:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800085c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8000860:	60d8      	str	r0, [r3, #12]
 8000862:	4770      	bx	lr

08000864 <NVIC_Init>:
 8000864:	78c3      	ldrb	r3, [r0, #3]
 8000866:	b470      	push	{r4, r5, r6}
 8000868:	b97b      	cbnz	r3, 800088a <NVIC_Init+0x26>
 800086a:	7802      	ldrb	r2, [r0, #0]
 800086c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000870:	0951      	lsrs	r1, r2, #5
 8000872:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000876:	f002 021f 	and.w	r2, r2, #31
 800087a:	3120      	adds	r1, #32
 800087c:	2001      	movs	r0, #1
 800087e:	fa10 f202 	lsls.w	r2, r0, r2
 8000882:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8000886:	bc70      	pop	{r4, r5, r6}
 8000888:	4770      	bx	lr
 800088a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800088e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000892:	7845      	ldrb	r5, [r0, #1]
 8000894:	68da      	ldr	r2, [r3, #12]
 8000896:	7884      	ldrb	r4, [r0, #2]
 8000898:	7803      	ldrb	r3, [r0, #0]
 800089a:	43d2      	mvns	r2, r2
 800089c:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80008a0:	260f      	movs	r6, #15
 80008a2:	f1c2 0104 	rsb	r1, r2, #4
 80008a6:	fa36 f202 	lsrs.w	r2, r6, r2
 80008aa:	fa15 f101 	lsls.w	r1, r5, r1
 80008ae:	4022      	ands	r2, r4
 80008b0:	430a      	orrs	r2, r1
 80008b2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80008b6:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 80008ba:	0112      	lsls	r2, r2, #4
 80008bc:	b2d2      	uxtb	r2, r2
 80008be:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80008c2:	7802      	ldrb	r2, [r0, #0]
 80008c4:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80008c8:	0951      	lsrs	r1, r2, #5
 80008ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008ce:	f002 021f 	and.w	r2, r2, #31
 80008d2:	2001      	movs	r0, #1
 80008d4:	fa10 f202 	lsls.w	r2, r0, r2
 80008d8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80008dc:	e7d3      	b.n	8000886 <NVIC_Init+0x22>
 80008de:	bf00      	nop

080008e0 <NVIC_SetVectorTable>:
 80008e0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80008e4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80008e8:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80008ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008f0:	4301      	orrs	r1, r0
 80008f2:	6099      	str	r1, [r3, #8]
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop

080008f8 <NVIC_SystemLPConfig>:
 80008f8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80008fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000900:	691a      	ldr	r2, [r3, #16]
 8000902:	b919      	cbnz	r1, 800090c <NVIC_SystemLPConfig+0x14>
 8000904:	ea22 0000 	bic.w	r0, r2, r0
 8000908:	6118      	str	r0, [r3, #16]
 800090a:	4770      	bx	lr
 800090c:	4310      	orrs	r0, r2
 800090e:	6118      	str	r0, [r3, #16]
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop

08000914 <SysTick_CLKSourceConfig>:
 8000914:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000918:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800091c:	2804      	cmp	r0, #4
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	bf0c      	ite	eq
 8000922:	f042 0204 	orreq.w	r2, r2, #4
 8000926:	f022 0204 	bicne.w	r2, r2, #4
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop

08000930 <TIM_DeInit>:
 8000930:	b508      	push	{r3, lr}
 8000932:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8000936:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800093a:	4298      	cmp	r0, r3
 800093c:	d03f      	beq.n	80009be <TIM_DeInit+0x8e>
 800093e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000942:	d048      	beq.n	80009d6 <TIM_DeInit+0xa6>
 8000944:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000948:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800094c:	4298      	cmp	r0, r3
 800094e:	d04c      	beq.n	80009ea <TIM_DeInit+0xba>
 8000950:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000954:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000958:	4298      	cmp	r0, r3
 800095a:	d050      	beq.n	80009fe <TIM_DeInit+0xce>
 800095c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000960:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000964:	4298      	cmp	r0, r3
 8000966:	d054      	beq.n	8000a12 <TIM_DeInit+0xe2>
 8000968:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800096c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000970:	4298      	cmp	r0, r3
 8000972:	d058      	beq.n	8000a26 <TIM_DeInit+0xf6>
 8000974:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8000978:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800097c:	4298      	cmp	r0, r3
 800097e:	d05c      	beq.n	8000a3a <TIM_DeInit+0x10a>
 8000980:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000984:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000988:	4298      	cmp	r0, r3
 800098a:	d062      	beq.n	8000a52 <TIM_DeInit+0x122>
 800098c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8000990:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000994:	4298      	cmp	r0, r3
 8000996:	d068      	beq.n	8000a6a <TIM_DeInit+0x13a>
 8000998:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800099c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80009a0:	4298      	cmp	r0, r3
 80009a2:	d000      	beq.n	80009a6 <TIM_DeInit+0x76>
 80009a4:	bd08      	pop	{r3, pc}
 80009a6:	2101      	movs	r1, #1
 80009a8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80009ac:	f001 fb18 	bl	8001fe0 <RCC_APB2PeriphResetCmd>
 80009b0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80009b4:	2100      	movs	r1, #0
 80009b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009ba:	f001 bb11 	b.w	8001fe0 <RCC_APB2PeriphResetCmd>
 80009be:	2101      	movs	r1, #1
 80009c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80009c4:	f001 fb0c 	bl	8001fe0 <RCC_APB2PeriphResetCmd>
 80009c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80009cc:	2100      	movs	r1, #0
 80009ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009d2:	f001 bb05 	b.w	8001fe0 <RCC_APB2PeriphResetCmd>
 80009d6:	2001      	movs	r0, #1
 80009d8:	4601      	mov	r1, r0
 80009da:	f001 fb0f 	bl	8001ffc <RCC_APB1PeriphResetCmd>
 80009de:	2001      	movs	r0, #1
 80009e0:	2100      	movs	r1, #0
 80009e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009e6:	f001 bb09 	b.w	8001ffc <RCC_APB1PeriphResetCmd>
 80009ea:	2002      	movs	r0, #2
 80009ec:	2101      	movs	r1, #1
 80009ee:	f001 fb05 	bl	8001ffc <RCC_APB1PeriphResetCmd>
 80009f2:	2002      	movs	r0, #2
 80009f4:	2100      	movs	r1, #0
 80009f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009fa:	f001 baff 	b.w	8001ffc <RCC_APB1PeriphResetCmd>
 80009fe:	2004      	movs	r0, #4
 8000a00:	2101      	movs	r1, #1
 8000a02:	f001 fafb 	bl	8001ffc <RCC_APB1PeriphResetCmd>
 8000a06:	2004      	movs	r0, #4
 8000a08:	2100      	movs	r1, #0
 8000a0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a0e:	f001 baf5 	b.w	8001ffc <RCC_APB1PeriphResetCmd>
 8000a12:	2010      	movs	r0, #16
 8000a14:	2101      	movs	r1, #1
 8000a16:	f001 faf1 	bl	8001ffc <RCC_APB1PeriphResetCmd>
 8000a1a:	2010      	movs	r0, #16
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a22:	f001 baeb 	b.w	8001ffc <RCC_APB1PeriphResetCmd>
 8000a26:	2020      	movs	r0, #32
 8000a28:	2101      	movs	r1, #1
 8000a2a:	f001 fae7 	bl	8001ffc <RCC_APB1PeriphResetCmd>
 8000a2e:	2020      	movs	r0, #32
 8000a30:	2100      	movs	r1, #0
 8000a32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a36:	f001 bae1 	b.w	8001ffc <RCC_APB1PeriphResetCmd>
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000a40:	f001 face 	bl	8001fe0 <RCC_APB2PeriphResetCmd>
 8000a44:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000a48:	2100      	movs	r1, #0
 8000a4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a4e:	f001 bac7 	b.w	8001fe0 <RCC_APB2PeriphResetCmd>
 8000a52:	2101      	movs	r1, #1
 8000a54:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000a58:	f001 fac2 	bl	8001fe0 <RCC_APB2PeriphResetCmd>
 8000a5c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000a60:	2100      	movs	r1, #0
 8000a62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a66:	f001 babb 	b.w	8001fe0 <RCC_APB2PeriphResetCmd>
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a70:	f001 fab6 	bl	8001fe0 <RCC_APB2PeriphResetCmd>
 8000a74:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a78:	2100      	movs	r1, #0
 8000a7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a7e:	f001 baaf 	b.w	8001fe0 <RCC_APB2PeriphResetCmd>
 8000a82:	bf00      	nop

08000a84 <TIM_TimeBaseInit>:
 8000a84:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8000a88:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8000a8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000a90:	b470      	push	{r4, r5, r6}
 8000a92:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000a96:	8804      	ldrh	r4, [r0, #0]
 8000a98:	4298      	cmp	r0, r3
 8000a9a:	bf18      	it	ne
 8000a9c:	4290      	cmpne	r0, r2
 8000a9e:	b2a4      	uxth	r4, r4
 8000aa0:	bf14      	ite	ne
 8000aa2:	2300      	movne	r3, #0
 8000aa4:	2301      	moveq	r3, #1
 8000aa6:	d008      	beq.n	8000aba <TIM_TimeBaseInit+0x36>
 8000aa8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000aac:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000ab0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000ab4:	bf18      	it	ne
 8000ab6:	4290      	cmpne	r0, r2
 8000ab8:	d136      	bne.n	8000b28 <TIM_TimeBaseInit+0xa4>
 8000aba:	f64f 758f 	movw	r5, #65423	; 0xff8f
 8000abe:	884a      	ldrh	r2, [r1, #2]
 8000ac0:	4025      	ands	r5, r4
 8000ac2:	ea45 0402 	orr.w	r4, r5, r2
 8000ac6:	f44f 56a0 	mov.w	r6, #5120	; 0x1400
 8000aca:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8000ace:	f2c4 0500 	movt	r5, #16384	; 0x4000
 8000ad2:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8000ad6:	42b0      	cmp	r0, r6
 8000ad8:	bf18      	it	ne
 8000ada:	42a8      	cmpne	r0, r5
 8000adc:	bf1f      	itttt	ne
 8000ade:	890d      	ldrhne	r5, [r1, #8]
 8000ae0:	f64f 42ff 	movwne	r2, #64767	; 0xfcff
 8000ae4:	4022      	andne	r2, r4
 8000ae6:	ea42 0405 	orrne.w	r4, r2, r5
 8000aea:	684d      	ldr	r5, [r1, #4]
 8000aec:	880a      	ldrh	r2, [r1, #0]
 8000aee:	8004      	strh	r4, [r0, #0]
 8000af0:	62c5      	str	r5, [r0, #44]	; 0x2c
 8000af2:	8502      	strh	r2, [r0, #40]	; 0x28
 8000af4:	b95b      	cbnz	r3, 8000b0e <TIM_TimeBaseInit+0x8a>
 8000af6:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8000afa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000afe:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000b02:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000b06:	4298      	cmp	r0, r3
 8000b08:	bf18      	it	ne
 8000b0a:	4290      	cmpne	r0, r2
 8000b0c:	d105      	bne.n	8000b1a <TIM_TimeBaseInit+0x96>
 8000b0e:	7a8b      	ldrb	r3, [r1, #10]
 8000b10:	8603      	strh	r3, [r0, #48]	; 0x30
 8000b12:	2301      	movs	r3, #1
 8000b14:	6143      	str	r3, [r0, #20]
 8000b16:	bc70      	pop	{r4, r5, r6}
 8000b18:	4770      	bx	lr
 8000b1a:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000b1e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000b22:	4298      	cmp	r0, r3
 8000b24:	d1f5      	bne.n	8000b12 <TIM_TimeBaseInit+0x8e>
 8000b26:	e7f2      	b.n	8000b0e <TIM_TimeBaseInit+0x8a>
 8000b28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b2c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000b30:	4290      	cmp	r0, r2
 8000b32:	d1c8      	bne.n	8000ac6 <TIM_TimeBaseInit+0x42>
 8000b34:	e7c1      	b.n	8000aba <TIM_TimeBaseInit+0x36>
 8000b36:	bf00      	nop

08000b38 <TIM_TimeBaseStructInit>:
 8000b38:	2300      	movs	r3, #0
 8000b3a:	f04f 31ff 	mov.w	r1, #4294967295
 8000b3e:	6041      	str	r1, [r0, #4]
 8000b40:	8003      	strh	r3, [r0, #0]
 8000b42:	8103      	strh	r3, [r0, #8]
 8000b44:	8043      	strh	r3, [r0, #2]
 8000b46:	7283      	strb	r3, [r0, #10]
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop

08000b4c <TIM_PrescalerConfig>:
 8000b4c:	8501      	strh	r1, [r0, #40]	; 0x28
 8000b4e:	6142      	str	r2, [r0, #20]
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop

08000b54 <TIM_CounterModeConfig>:
 8000b54:	8803      	ldrh	r3, [r0, #0]
 8000b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b5a:	041b      	lsls	r3, r3, #16
 8000b5c:	0c1b      	lsrs	r3, r3, #16
 8000b5e:	430b      	orrs	r3, r1
 8000b60:	8003      	strh	r3, [r0, #0]
 8000b62:	4770      	bx	lr

08000b64 <TIM_SetCounter>:
 8000b64:	6241      	str	r1, [r0, #36]	; 0x24
 8000b66:	4770      	bx	lr

08000b68 <TIM_SetAutoreload>:
 8000b68:	62c1      	str	r1, [r0, #44]	; 0x2c
 8000b6a:	4770      	bx	lr

08000b6c <TIM_GetCounter>:
 8000b6c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000b6e:	4770      	bx	lr

08000b70 <TIM_GetPrescaler>:
 8000b70:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8000b72:	b280      	uxth	r0, r0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <TIM_UpdateDisableConfig>:
 8000b78:	8803      	ldrh	r3, [r0, #0]
 8000b7a:	b929      	cbnz	r1, 8000b88 <TIM_UpdateDisableConfig+0x10>
 8000b7c:	f023 0302 	bic.w	r3, r3, #2
 8000b80:	041b      	lsls	r3, r3, #16
 8000b82:	0c1b      	lsrs	r3, r3, #16
 8000b84:	8003      	strh	r3, [r0, #0]
 8000b86:	4770      	bx	lr
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	f043 0302 	orr.w	r3, r3, #2
 8000b8e:	8003      	strh	r3, [r0, #0]
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop

08000b94 <TIM_UpdateRequestConfig>:
 8000b94:	8803      	ldrh	r3, [r0, #0]
 8000b96:	b929      	cbnz	r1, 8000ba4 <TIM_UpdateRequestConfig+0x10>
 8000b98:	f023 0304 	bic.w	r3, r3, #4
 8000b9c:	041b      	lsls	r3, r3, #16
 8000b9e:	0c1b      	lsrs	r3, r3, #16
 8000ba0:	8003      	strh	r3, [r0, #0]
 8000ba2:	4770      	bx	lr
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	f043 0304 	orr.w	r3, r3, #4
 8000baa:	8003      	strh	r3, [r0, #0]
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <TIM_UIFRemap>:
 8000bb0:	8803      	ldrh	r3, [r0, #0]
 8000bb2:	b929      	cbnz	r1, 8000bc0 <TIM_UIFRemap+0x10>
 8000bb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000bb8:	041b      	lsls	r3, r3, #16
 8000bba:	0c1b      	lsrs	r3, r3, #16
 8000bbc:	8003      	strh	r3, [r0, #0]
 8000bbe:	4770      	bx	lr
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000bc6:	8003      	strh	r3, [r0, #0]
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <TIM_ARRPreloadConfig>:
 8000bcc:	8803      	ldrh	r3, [r0, #0]
 8000bce:	b929      	cbnz	r1, 8000bdc <TIM_ARRPreloadConfig+0x10>
 8000bd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000bd4:	041b      	lsls	r3, r3, #16
 8000bd6:	0c1b      	lsrs	r3, r3, #16
 8000bd8:	8003      	strh	r3, [r0, #0]
 8000bda:	4770      	bx	lr
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000be2:	8003      	strh	r3, [r0, #0]
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <TIM_SelectOnePulseMode>:
 8000be8:	8803      	ldrh	r3, [r0, #0]
 8000bea:	f023 0308 	bic.w	r3, r3, #8
 8000bee:	041b      	lsls	r3, r3, #16
 8000bf0:	0c1b      	lsrs	r3, r3, #16
 8000bf2:	8003      	strh	r3, [r0, #0]
 8000bf4:	8803      	ldrh	r3, [r0, #0]
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	430b      	orrs	r3, r1
 8000bfa:	8003      	strh	r3, [r0, #0]
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <TIM_SetClockDivision>:
 8000c00:	8803      	ldrh	r3, [r0, #0]
 8000c02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c06:	041b      	lsls	r3, r3, #16
 8000c08:	0c1b      	lsrs	r3, r3, #16
 8000c0a:	8003      	strh	r3, [r0, #0]
 8000c0c:	8803      	ldrh	r3, [r0, #0]
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	430b      	orrs	r3, r1
 8000c12:	8003      	strh	r3, [r0, #0]
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <TIM_Cmd>:
 8000c18:	8803      	ldrh	r3, [r0, #0]
 8000c1a:	b929      	cbnz	r1, 8000c28 <TIM_Cmd+0x10>
 8000c1c:	f023 0301 	bic.w	r3, r3, #1
 8000c20:	041b      	lsls	r3, r3, #16
 8000c22:	0c1b      	lsrs	r3, r3, #16
 8000c24:	8003      	strh	r3, [r0, #0]
 8000c26:	4770      	bx	lr
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	f043 0301 	orr.w	r3, r3, #1
 8000c2e:	8003      	strh	r3, [r0, #0]
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop

08000c34 <TIM_OC1Init>:
 8000c34:	6a03      	ldr	r3, [r0, #32]
 8000c36:	f023 0301 	bic.w	r3, r3, #1
 8000c3a:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000c3e:	f8b1 800c 	ldrh.w	r8, [r1, #12]
 8000c42:	680e      	ldr	r6, [r1, #0]
 8000c44:	888f      	ldrh	r7, [r1, #4]
 8000c46:	6203      	str	r3, [r0, #32]
 8000c48:	6a03      	ldr	r3, [r0, #32]
 8000c4a:	6842      	ldr	r2, [r0, #4]
 8000c4c:	6984      	ldr	r4, [r0, #24]
 8000c4e:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000c52:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 8000c56:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000c5a:	f023 0302 	bic.w	r3, r3, #2
 8000c5e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000c62:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000c66:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8000c6a:	ea48 0303 	orr.w	r3, r8, r3
 8000c6e:	42a0      	cmp	r0, r4
 8000c70:	bf18      	it	ne
 8000c72:	42a8      	cmpne	r0, r5
 8000c74:	ea4c 0606 	orr.w	r6, ip, r6
 8000c78:	ea43 0307 	orr.w	r3, r3, r7
 8000c7c:	d00b      	beq.n	8000c96 <TIM_OC1Init+0x62>
 8000c7e:	f44f 4588 	mov.w	r5, #17408	; 0x4400
 8000c82:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 8000c86:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000c8a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000c8e:	42a0      	cmp	r0, r4
 8000c90:	bf18      	it	ne
 8000c92:	42a8      	cmpne	r0, r5
 8000c94:	d117      	bne.n	8000cc6 <TIM_OC1Init+0x92>
 8000c96:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8000c9a:	8a0f      	ldrh	r7, [r1, #16]
 8000c9c:	88cd      	ldrh	r5, [r1, #6]
 8000c9e:	8a4c      	ldrh	r4, [r1, #18]
 8000ca0:	f023 0308 	bic.w	r3, r3, #8
 8000ca4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000ca8:	ea43 030c 	orr.w	r3, r3, ip
 8000cac:	f023 0304 	bic.w	r3, r3, #4
 8000cb0:	433a      	orrs	r2, r7
 8000cb2:	432b      	orrs	r3, r5
 8000cb4:	4322      	orrs	r2, r4
 8000cb6:	6889      	ldr	r1, [r1, #8]
 8000cb8:	6042      	str	r2, [r0, #4]
 8000cba:	6186      	str	r6, [r0, #24]
 8000cbc:	6341      	str	r1, [r0, #52]	; 0x34
 8000cbe:	6203      	str	r3, [r0, #32]
 8000cc0:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000cc4:	4770      	bx	lr
 8000cc6:	f44f 4490 	mov.w	r4, #18432	; 0x4800
 8000cca:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000cce:	42a0      	cmp	r0, r4
 8000cd0:	d1f1      	bne.n	8000cb6 <TIM_OC1Init+0x82>
 8000cd2:	e7e0      	b.n	8000c96 <TIM_OC1Init+0x62>

08000cd4 <TIM_OC2Init>:
 8000cd4:	6a02      	ldr	r2, [r0, #32]
 8000cd6:	898b      	ldrh	r3, [r1, #12]
 8000cd8:	f8d1 c000 	ldr.w	ip, [r1]
 8000cdc:	f022 0210 	bic.w	r2, r2, #16
 8000ce0:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000ce4:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000ce8:	6202      	str	r2, [r0, #32]
 8000cea:	6a07      	ldr	r7, [r0, #32]
 8000cec:	6842      	ldr	r2, [r0, #4]
 8000cee:	6986      	ldr	r6, [r0, #24]
 8000cf0:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000cf4:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000cf8:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8000cfc:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000d00:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000d04:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
 8000d08:	f027 0720 	bic.w	r7, r7, #32
 8000d0c:	ea43 0308 	orr.w	r3, r3, r8
 8000d10:	42a0      	cmp	r0, r4
 8000d12:	bf18      	it	ne
 8000d14:	42a8      	cmpne	r0, r5
 8000d16:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000d1a:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
 8000d1e:	d111      	bne.n	8000d44 <TIM_OC2Init+0x70>
 8000d20:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8000d24:	8a0f      	ldrh	r7, [r1, #16]
 8000d26:	8a4c      	ldrh	r4, [r1, #18]
 8000d28:	88cd      	ldrh	r5, [r1, #6]
 8000d2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d2e:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8000d32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d36:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000d3a:	433c      	orrs	r4, r7
 8000d3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8000d40:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8000d44:	6889      	ldr	r1, [r1, #8]
 8000d46:	6042      	str	r2, [r0, #4]
 8000d48:	6186      	str	r6, [r0, #24]
 8000d4a:	6381      	str	r1, [r0, #56]	; 0x38
 8000d4c:	6203      	str	r3, [r0, #32]
 8000d4e:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000d52:	4770      	bx	lr

08000d54 <TIM_OC3Init>:
 8000d54:	6a02      	ldr	r2, [r0, #32]
 8000d56:	898b      	ldrh	r3, [r1, #12]
 8000d58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000d5c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000d60:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000d64:	680e      	ldr	r6, [r1, #0]
 8000d66:	6202      	str	r2, [r0, #32]
 8000d68:	6a07      	ldr	r7, [r0, #32]
 8000d6a:	6842      	ldr	r2, [r0, #4]
 8000d6c:	f8d0 c01c 	ldr.w	ip, [r0, #28]
 8000d70:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000d74:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000d78:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000d7c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000d80:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8000d84:	f427 7700 	bic.w	r7, r7, #512	; 0x200
 8000d88:	ea43 0308 	orr.w	r3, r3, r8
 8000d8c:	42a0      	cmp	r0, r4
 8000d8e:	bf18      	it	ne
 8000d90:	42a8      	cmpne	r0, r5
 8000d92:	ea4c 0606 	orr.w	r6, ip, r6
 8000d96:	ea47 2303 	orr.w	r3, r7, r3, lsl #8
 8000d9a:	d111      	bne.n	8000dc0 <TIM_OC3Init+0x6c>
 8000d9c:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8000da0:	8a0f      	ldrh	r7, [r1, #16]
 8000da2:	8a4c      	ldrh	r4, [r1, #18]
 8000da4:	88cd      	ldrh	r5, [r1, #6]
 8000da6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000daa:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8000dae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000db2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000db6:	433c      	orrs	r4, r7
 8000db8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8000dbc:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8000dc0:	6889      	ldr	r1, [r1, #8]
 8000dc2:	6042      	str	r2, [r0, #4]
 8000dc4:	61c6      	str	r6, [r0, #28]
 8000dc6:	63c1      	str	r1, [r0, #60]	; 0x3c
 8000dc8:	6203      	str	r3, [r0, #32]
 8000dca:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000dce:	4770      	bx	lr

08000dd0 <TIM_OC4Init>:
 8000dd0:	6a03      	ldr	r3, [r0, #32]
 8000dd2:	f8d1 c000 	ldr.w	ip, [r1]
 8000dd6:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000dda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000dde:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000de2:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000de6:	898d      	ldrh	r5, [r1, #12]
 8000de8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000dec:	6203      	str	r3, [r0, #32]
 8000dee:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000df2:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000df6:	6a07      	ldr	r7, [r0, #32]
 8000df8:	6843      	ldr	r3, [r0, #4]
 8000dfa:	69c6      	ldr	r6, [r0, #28]
 8000dfc:	4290      	cmp	r0, r2
 8000dfe:	bf18      	it	ne
 8000e00:	42a0      	cmpne	r0, r4
 8000e02:	bf02      	ittt	eq
 8000e04:	8a0a      	ldrheq	r2, [r1, #16]
 8000e06:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 8000e0a:	ea43 1382 	orreq.w	r3, r3, r2, lsl #6
 8000e0e:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
 8000e12:	688a      	ldr	r2, [r1, #8]
 8000e14:	6043      	str	r3, [r0, #4]
 8000e16:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
 8000e1a:	ea45 0508 	orr.w	r5, r5, r8
 8000e1e:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000e22:	ea47 3505 	orr.w	r5, r7, r5, lsl #12
 8000e26:	61c6      	str	r6, [r0, #28]
 8000e28:	6402      	str	r2, [r0, #64]	; 0x40
 8000e2a:	6205      	str	r5, [r0, #32]
 8000e2c:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <TIM_OC5Init>:
 8000e34:	6a03      	ldr	r3, [r0, #32]
 8000e36:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000e3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e3e:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000e42:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000e46:	898d      	ldrh	r5, [r1, #12]
 8000e48:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000e4c:	680e      	ldr	r6, [r1, #0]
 8000e4e:	6203      	str	r3, [r0, #32]
 8000e50:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000e54:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000e58:	6a07      	ldr	r7, [r0, #32]
 8000e5a:	6843      	ldr	r3, [r0, #4]
 8000e5c:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
 8000e60:	4290      	cmp	r0, r2
 8000e62:	bf18      	it	ne
 8000e64:	42a0      	cmpne	r0, r4
 8000e66:	bf02      	ittt	eq
 8000e68:	8a0a      	ldrheq	r2, [r1, #16]
 8000e6a:	f423 3380 	biceq.w	r3, r3, #65536	; 0x10000
 8000e6e:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
 8000e72:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
 8000e76:	688a      	ldr	r2, [r1, #8]
 8000e78:	6043      	str	r3, [r0, #4]
 8000e7a:	f427 3700 	bic.w	r7, r7, #131072	; 0x20000
 8000e7e:	ea45 0508 	orr.w	r5, r5, r8
 8000e82:	ea4c 0606 	orr.w	r6, ip, r6
 8000e86:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8000e8a:	6546      	str	r6, [r0, #84]	; 0x54
 8000e8c:	6582      	str	r2, [r0, #88]	; 0x58
 8000e8e:	6205      	str	r5, [r0, #32]
 8000e90:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <TIM_OC6Init>:
 8000e98:	6a03      	ldr	r3, [r0, #32]
 8000e9a:	f8d1 c000 	ldr.w	ip, [r1]
 8000e9e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000ea2:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000ea6:	898d      	ldrh	r5, [r1, #12]
 8000ea8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000eac:	6203      	str	r3, [r0, #32]
 8000eae:	6a07      	ldr	r7, [r0, #32]
 8000eb0:	6843      	ldr	r3, [r0, #4]
 8000eb2:	6d46      	ldr	r6, [r0, #84]	; 0x54
 8000eb4:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000eb8:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000ebc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000ec0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000ec4:	4290      	cmp	r0, r2
 8000ec6:	bf18      	it	ne
 8000ec8:	42a0      	cmpne	r0, r4
 8000eca:	f426 46e0 	bic.w	r6, r6, #28672	; 0x7000
 8000ece:	688a      	ldr	r2, [r1, #8]
 8000ed0:	f427 1700 	bic.w	r7, r7, #2097152	; 0x200000
 8000ed4:	ea45 0508 	orr.w	r5, r5, r8
 8000ed8:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000edc:	ea47 5505 	orr.w	r5, r7, r5, lsl #20
 8000ee0:	bf08      	it	eq
 8000ee2:	f423 3300 	biceq.w	r3, r3, #131072	; 0x20000
 8000ee6:	6043      	str	r3, [r0, #4]
 8000ee8:	6546      	str	r6, [r0, #84]	; 0x54
 8000eea:	65c2      	str	r2, [r0, #92]	; 0x5c
 8000eec:	6205      	str	r5, [r0, #32]
 8000eee:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000ef2:	4770      	bx	lr

08000ef4 <TIM_SelectGC5C1>:
 8000ef4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000ef6:	b919      	cbnz	r1, 8000f00 <TIM_SelectGC5C1+0xc>
 8000ef8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000efc:	6583      	str	r3, [r0, #88]	; 0x58
 8000efe:	4770      	bx	lr
 8000f00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000f04:	6583      	str	r3, [r0, #88]	; 0x58
 8000f06:	4770      	bx	lr

08000f08 <TIM_SelectGC5C2>:
 8000f08:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000f0a:	b919      	cbnz	r1, 8000f14 <TIM_SelectGC5C2+0xc>
 8000f0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000f10:	6583      	str	r3, [r0, #88]	; 0x58
 8000f12:	4770      	bx	lr
 8000f14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000f18:	6583      	str	r3, [r0, #88]	; 0x58
 8000f1a:	4770      	bx	lr

08000f1c <TIM_SelectGC5C3>:
 8000f1c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000f1e:	b919      	cbnz	r1, 8000f28 <TIM_SelectGC5C3+0xc>
 8000f20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f24:	6583      	str	r3, [r0, #88]	; 0x58
 8000f26:	4770      	bx	lr
 8000f28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f2c:	6583      	str	r3, [r0, #88]	; 0x58
 8000f2e:	4770      	bx	lr

08000f30 <TIM_OCStructInit>:
 8000f30:	2300      	movs	r3, #0
 8000f32:	6003      	str	r3, [r0, #0]
 8000f34:	8083      	strh	r3, [r0, #4]
 8000f36:	80c3      	strh	r3, [r0, #6]
 8000f38:	6083      	str	r3, [r0, #8]
 8000f3a:	8183      	strh	r3, [r0, #12]
 8000f3c:	81c3      	strh	r3, [r0, #14]
 8000f3e:	8203      	strh	r3, [r0, #16]
 8000f40:	8243      	strh	r3, [r0, #18]
 8000f42:	4770      	bx	lr

08000f44 <TIM_SelectOCxM>:
 8000f44:	2301      	movs	r3, #1
 8000f46:	408b      	lsls	r3, r1
 8000f48:	b410      	push	{r4}
 8000f4a:	43db      	mvns	r3, r3
 8000f4c:	6a04      	ldr	r4, [r0, #32]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	4023      	ands	r3, r4
 8000f52:	6203      	str	r3, [r0, #32]
 8000f54:	3018      	adds	r0, #24
 8000f56:	2900      	cmp	r1, #0
 8000f58:	bf18      	it	ne
 8000f5a:	2908      	cmpne	r1, #8
 8000f5c:	d00e      	beq.n	8000f7c <TIM_SelectOCxM+0x38>
 8000f5e:	3904      	subs	r1, #4
 8000f60:	0849      	lsrs	r1, r1, #1
 8000f62:	0212      	lsls	r2, r2, #8
 8000f64:	580b      	ldr	r3, [r1, r0]
 8000f66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000f6e:	500b      	str	r3, [r1, r0]
 8000f70:	580b      	ldr	r3, [r1, r0]
 8000f72:	b292      	uxth	r2, r2
 8000f74:	431a      	orrs	r2, r3
 8000f76:	500a      	str	r2, [r1, r0]
 8000f78:	bc10      	pop	{r4}
 8000f7a:	4770      	bx	lr
 8000f7c:	0849      	lsrs	r1, r1, #1
 8000f7e:	580b      	ldr	r3, [r1, r0]
 8000f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f88:	500b      	str	r3, [r1, r0]
 8000f8a:	580b      	ldr	r3, [r1, r0]
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	500a      	str	r2, [r1, r0]
 8000f90:	e7f2      	b.n	8000f78 <TIM_SelectOCxM+0x34>
 8000f92:	bf00      	nop

08000f94 <TIM_SetCompare1>:
 8000f94:	6341      	str	r1, [r0, #52]	; 0x34
 8000f96:	4770      	bx	lr

08000f98 <TIM_SetCompare2>:
 8000f98:	6381      	str	r1, [r0, #56]	; 0x38
 8000f9a:	4770      	bx	lr

08000f9c <TIM_SetCompare3>:
 8000f9c:	63c1      	str	r1, [r0, #60]	; 0x3c
 8000f9e:	4770      	bx	lr

08000fa0 <TIM_SetCompare4>:
 8000fa0:	6401      	str	r1, [r0, #64]	; 0x40
 8000fa2:	4770      	bx	lr

08000fa4 <TIM_SetCompare5>:
 8000fa4:	6581      	str	r1, [r0, #88]	; 0x58
 8000fa6:	4770      	bx	lr

08000fa8 <TIM_SetCompare6>:
 8000fa8:	65c1      	str	r1, [r0, #92]	; 0x5c
 8000faa:	4770      	bx	lr

08000fac <TIM_ForcedOC1Config>:
 8000fac:	6983      	ldr	r3, [r0, #24]
 8000fae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fb6:	430b      	orrs	r3, r1
 8000fb8:	6183      	str	r3, [r0, #24]
 8000fba:	4770      	bx	lr

08000fbc <TIM_ForcedOC2Config>:
 8000fbc:	6983      	ldr	r3, [r0, #24]
 8000fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000fc6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000fca:	6183      	str	r3, [r0, #24]
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <TIM_ForcedOC3Config>:
 8000fd0:	69c3      	ldr	r3, [r0, #28]
 8000fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fd6:	430b      	orrs	r3, r1
 8000fd8:	61c3      	str	r3, [r0, #28]
 8000fda:	4770      	bx	lr

08000fdc <TIM_ForcedOC4Config>:
 8000fdc:	69c3      	ldr	r3, [r0, #28]
 8000fde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000fe2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000fe6:	61c3      	str	r3, [r0, #28]
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <TIM_ForcedOC5Config>:
 8000fec:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ff2:	430b      	orrs	r3, r1
 8000ff4:	6543      	str	r3, [r0, #84]	; 0x54
 8000ff6:	4770      	bx	lr

08000ff8 <TIM_ForcedOC6Config>:
 8000ff8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000ffe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001002:	6543      	str	r3, [r0, #84]	; 0x54
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <TIM_OC1PreloadConfig>:
 8001008:	6983      	ldr	r3, [r0, #24]
 800100a:	f023 0308 	bic.w	r3, r3, #8
 800100e:	430b      	orrs	r3, r1
 8001010:	6183      	str	r3, [r0, #24]
 8001012:	4770      	bx	lr

08001014 <TIM_OC2PreloadConfig>:
 8001014:	6983      	ldr	r3, [r0, #24]
 8001016:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800101a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800101e:	6183      	str	r3, [r0, #24]
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <TIM_OC3PreloadConfig>:
 8001024:	69c3      	ldr	r3, [r0, #28]
 8001026:	f023 0308 	bic.w	r3, r3, #8
 800102a:	430b      	orrs	r3, r1
 800102c:	61c3      	str	r3, [r0, #28]
 800102e:	4770      	bx	lr

08001030 <TIM_OC4PreloadConfig>:
 8001030:	69c3      	ldr	r3, [r0, #28]
 8001032:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001036:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800103a:	61c3      	str	r3, [r0, #28]
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <TIM_OC5PreloadConfig>:
 8001040:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001042:	f023 0308 	bic.w	r3, r3, #8
 8001046:	430b      	orrs	r3, r1
 8001048:	6543      	str	r3, [r0, #84]	; 0x54
 800104a:	4770      	bx	lr

0800104c <TIM_OC6PreloadConfig>:
 800104c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800104e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001052:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001056:	6543      	str	r3, [r0, #84]	; 0x54
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop

0800105c <TIM_OC1FastConfig>:
 800105c:	6983      	ldr	r3, [r0, #24]
 800105e:	f023 0304 	bic.w	r3, r3, #4
 8001062:	430b      	orrs	r3, r1
 8001064:	6183      	str	r3, [r0, #24]
 8001066:	4770      	bx	lr

08001068 <TIM_OC2FastConfig>:
 8001068:	6983      	ldr	r3, [r0, #24]
 800106a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800106e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001072:	6183      	str	r3, [r0, #24]
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <TIM_OC3FastConfig>:
 8001078:	69c3      	ldr	r3, [r0, #28]
 800107a:	f023 0304 	bic.w	r3, r3, #4
 800107e:	430b      	orrs	r3, r1
 8001080:	61c3      	str	r3, [r0, #28]
 8001082:	4770      	bx	lr

08001084 <TIM_OC4FastConfig>:
 8001084:	69c3      	ldr	r3, [r0, #28]
 8001086:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800108a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800108e:	61c3      	str	r3, [r0, #28]
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <TIM_ClearOC1Ref>:
 8001094:	6983      	ldr	r3, [r0, #24]
 8001096:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800109a:	430b      	orrs	r3, r1
 800109c:	6183      	str	r3, [r0, #24]
 800109e:	4770      	bx	lr

080010a0 <TIM_ClearOC2Ref>:
 80010a0:	6983      	ldr	r3, [r0, #24]
 80010a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80010a6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010aa:	6183      	str	r3, [r0, #24]
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <TIM_ClearOC3Ref>:
 80010b0:	69c3      	ldr	r3, [r0, #28]
 80010b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010b6:	430b      	orrs	r3, r1
 80010b8:	61c3      	str	r3, [r0, #28]
 80010ba:	4770      	bx	lr

080010bc <TIM_ClearOC4Ref>:
 80010bc:	69c3      	ldr	r3, [r0, #28]
 80010be:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80010c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010c6:	61c3      	str	r3, [r0, #28]
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <TIM_ClearOC5Ref>:
 80010cc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80010ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010d2:	430b      	orrs	r3, r1
 80010d4:	6543      	str	r3, [r0, #84]	; 0x54
 80010d6:	4770      	bx	lr

080010d8 <TIM_ClearOC6Ref>:
 80010d8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80010da:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80010de:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010e2:	6543      	str	r3, [r0, #84]	; 0x54
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop

080010e8 <TIM_SelectOCREFClear>:
 80010e8:	6882      	ldr	r2, [r0, #8]
 80010ea:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 80010ee:	4013      	ands	r3, r2
 80010f0:	6083      	str	r3, [r0, #8]
 80010f2:	6883      	ldr	r3, [r0, #8]
 80010f4:	430b      	orrs	r3, r1
 80010f6:	6083      	str	r3, [r0, #8]
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <TIM_OC1PolarityConfig>:
 80010fc:	6a03      	ldr	r3, [r0, #32]
 80010fe:	f023 0302 	bic.w	r3, r3, #2
 8001102:	430b      	orrs	r3, r1
 8001104:	6203      	str	r3, [r0, #32]
 8001106:	4770      	bx	lr

08001108 <TIM_OC1NPolarityConfig>:
 8001108:	6a03      	ldr	r3, [r0, #32]
 800110a:	f023 0308 	bic.w	r3, r3, #8
 800110e:	430b      	orrs	r3, r1
 8001110:	6203      	str	r3, [r0, #32]
 8001112:	4770      	bx	lr

08001114 <TIM_OC2PolarityConfig>:
 8001114:	6a03      	ldr	r3, [r0, #32]
 8001116:	f023 0320 	bic.w	r3, r3, #32
 800111a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800111e:	6203      	str	r3, [r0, #32]
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <TIM_OC2NPolarityConfig>:
 8001124:	6a03      	ldr	r3, [r0, #32]
 8001126:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800112a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800112e:	6203      	str	r3, [r0, #32]
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop

08001134 <TIM_OC3PolarityConfig>:
 8001134:	6a03      	ldr	r3, [r0, #32]
 8001136:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800113a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800113e:	6203      	str	r3, [r0, #32]
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop

08001144 <TIM_OC3NPolarityConfig>:
 8001144:	6a03      	ldr	r3, [r0, #32]
 8001146:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800114a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800114e:	6203      	str	r3, [r0, #32]
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop

08001154 <TIM_OC4PolarityConfig>:
 8001154:	6a03      	ldr	r3, [r0, #32]
 8001156:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800115a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800115e:	6203      	str	r3, [r0, #32]
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop

08001164 <TIM_OC5PolarityConfig>:
 8001164:	6a03      	ldr	r3, [r0, #32]
 8001166:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800116a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800116e:	6203      	str	r3, [r0, #32]
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <TIM_OC6PolarityConfig>:
 8001174:	6a03      	ldr	r3, [r0, #32]
 8001176:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800117a:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 800117e:	6203      	str	r3, [r0, #32]
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop

08001184 <TIM_CCxCmd>:
 8001184:	b410      	push	{r4}
 8001186:	2301      	movs	r3, #1
 8001188:	6a04      	ldr	r4, [r0, #32]
 800118a:	408b      	lsls	r3, r1
 800118c:	ea24 0303 	bic.w	r3, r4, r3
 8001190:	6203      	str	r3, [r0, #32]
 8001192:	6a03      	ldr	r3, [r0, #32]
 8001194:	fa12 f101 	lsls.w	r1, r2, r1
 8001198:	430b      	orrs	r3, r1
 800119a:	6203      	str	r3, [r0, #32]
 800119c:	bc10      	pop	{r4}
 800119e:	4770      	bx	lr

080011a0 <TIM_CCxNCmd>:
 80011a0:	b410      	push	{r4}
 80011a2:	2304      	movs	r3, #4
 80011a4:	6a04      	ldr	r4, [r0, #32]
 80011a6:	408b      	lsls	r3, r1
 80011a8:	ea24 0303 	bic.w	r3, r4, r3
 80011ac:	6203      	str	r3, [r0, #32]
 80011ae:	6a03      	ldr	r3, [r0, #32]
 80011b0:	fa12 f101 	lsls.w	r1, r2, r1
 80011b4:	430b      	orrs	r3, r1
 80011b6:	6203      	str	r3, [r0, #32]
 80011b8:	bc10      	pop	{r4}
 80011ba:	4770      	bx	lr

080011bc <TIM_ICInit>:
 80011bc:	880b      	ldrh	r3, [r1, #0]
 80011be:	b4f0      	push	{r4, r5, r6, r7}
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d02e      	beq.n	8001222 <TIM_ICInit+0x66>
 80011c4:	2b04      	cmp	r3, #4
 80011c6:	d04a      	beq.n	800125e <TIM_ICInit+0xa2>
 80011c8:	2b08      	cmp	r3, #8
 80011ca:	6a03      	ldr	r3, [r0, #32]
 80011cc:	d06c      	beq.n	80012a8 <TIM_ICInit+0xec>
 80011ce:	884e      	ldrh	r6, [r1, #2]
 80011d0:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 80011d4:	890f      	ldrh	r7, [r1, #8]
 80011d6:	88cc      	ldrh	r4, [r1, #6]
 80011d8:	f64e 71ff 	movw	r1, #61439	; 0xefff
 80011dc:	4019      	ands	r1, r3
 80011de:	6201      	str	r1, [r0, #32]
 80011e0:	69c5      	ldr	r5, [r0, #28]
 80011e2:	6a03      	ldr	r3, [r0, #32]
 80011e4:	f645 72ff 	movw	r2, #24575	; 0x5fff
 80011e8:	401a      	ands	r2, r3
 80011ea:	ea4f 210c 	mov.w	r1, ip, lsl #8
 80011ee:	f640 43ff 	movw	r3, #3327	; 0xcff
 80011f2:	ea41 3107 	orr.w	r1, r1, r7, lsl #12
 80011f6:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
 80011fa:	402b      	ands	r3, r5
 80011fc:	b289      	uxth	r1, r1
 80011fe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001202:	430b      	orrs	r3, r1
 8001204:	b292      	uxth	r2, r2
 8001206:	61c3      	str	r3, [r0, #28]
 8001208:	6202      	str	r2, [r0, #32]
 800120a:	69c2      	ldr	r2, [r0, #28]
 800120c:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8001210:	4013      	ands	r3, r2
 8001212:	61c3      	str	r3, [r0, #28]
 8001214:	69c2      	ldr	r2, [r0, #28]
 8001216:	0223      	lsls	r3, r4, #8
 8001218:	b29b      	uxth	r3, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	61c3      	str	r3, [r0, #28]
 800121e:	bcf0      	pop	{r4, r5, r6, r7}
 8001220:	4770      	bx	lr
 8001222:	6a04      	ldr	r4, [r0, #32]
 8001224:	884b      	ldrh	r3, [r1, #2]
 8001226:	888e      	ldrh	r6, [r1, #4]
 8001228:	890d      	ldrh	r5, [r1, #8]
 800122a:	88ca      	ldrh	r2, [r1, #6]
 800122c:	f024 0101 	bic.w	r1, r4, #1
 8001230:	6201      	str	r1, [r0, #32]
 8001232:	6981      	ldr	r1, [r0, #24]
 8001234:	6a04      	ldr	r4, [r0, #32]
 8001236:	f021 01f3 	bic.w	r1, r1, #243	; 0xf3
 800123a:	4331      	orrs	r1, r6
 800123c:	f024 040a 	bic.w	r4, r4, #10
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	4323      	orrs	r3, r4
 8001246:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 800124a:	6181      	str	r1, [r0, #24]
 800124c:	6203      	str	r3, [r0, #32]
 800124e:	6983      	ldr	r3, [r0, #24]
 8001250:	f023 030c 	bic.w	r3, r3, #12
 8001254:	6183      	str	r3, [r0, #24]
 8001256:	6983      	ldr	r3, [r0, #24]
 8001258:	4313      	orrs	r3, r2
 800125a:	6183      	str	r3, [r0, #24]
 800125c:	e7df      	b.n	800121e <TIM_ICInit+0x62>
 800125e:	6a05      	ldr	r5, [r0, #32]
 8001260:	884c      	ldrh	r4, [r1, #2]
 8001262:	888f      	ldrh	r7, [r1, #4]
 8001264:	88ca      	ldrh	r2, [r1, #6]
 8001266:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 800126a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800126e:	402b      	ands	r3, r5
 8001270:	6203      	str	r3, [r0, #32]
 8001272:	6985      	ldr	r5, [r0, #24]
 8001274:	6a06      	ldr	r6, [r0, #32]
 8001276:	0124      	lsls	r4, r4, #4
 8001278:	023f      	lsls	r7, r7, #8
 800127a:	f64f 735f 	movw	r3, #65375	; 0xff5f
 800127e:	f044 0410 	orr.w	r4, r4, #16
 8001282:	f425 4573 	bic.w	r5, r5, #62208	; 0xf300
 8001286:	ea47 310c 	orr.w	r1, r7, ip, lsl #12
 800128a:	4033      	ands	r3, r6
 800128c:	b2a4      	uxth	r4, r4
 800128e:	4323      	orrs	r3, r4
 8001290:	4329      	orrs	r1, r5
 8001292:	6181      	str	r1, [r0, #24]
 8001294:	6203      	str	r3, [r0, #32]
 8001296:	6983      	ldr	r3, [r0, #24]
 8001298:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800129c:	6183      	str	r3, [r0, #24]
 800129e:	6983      	ldr	r3, [r0, #24]
 80012a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80012a4:	6183      	str	r3, [r0, #24]
 80012a6:	e7ba      	b.n	800121e <TIM_ICInit+0x62>
 80012a8:	884d      	ldrh	r5, [r1, #2]
 80012aa:	888e      	ldrh	r6, [r1, #4]
 80012ac:	890f      	ldrh	r7, [r1, #8]
 80012ae:	88cc      	ldrh	r4, [r1, #6]
 80012b0:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 80012b4:	4019      	ands	r1, r3
 80012b6:	6201      	str	r1, [r0, #32]
 80012b8:	69c1      	ldr	r1, [r0, #28]
 80012ba:	f8d0 c020 	ldr.w	ip, [r0, #32]
 80012be:	f24f 52ff 	movw	r2, #62975	; 0xf5ff
 80012c2:	f64f 730c 	movw	r3, #65292	; 0xff0c
 80012c6:	ea0c 0202 	and.w	r2, ip, r2
 80012ca:	400b      	ands	r3, r1
 80012cc:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80012d0:	ea46 1107 	orr.w	r1, r6, r7, lsl #4
 80012d4:	430b      	orrs	r3, r1
 80012d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012da:	b29b      	uxth	r3, r3
 80012dc:	b292      	uxth	r2, r2
 80012de:	61c3      	str	r3, [r0, #28]
 80012e0:	6202      	str	r2, [r0, #32]
 80012e2:	69c2      	ldr	r2, [r0, #28]
 80012e4:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80012e8:	4013      	ands	r3, r2
 80012ea:	61c3      	str	r3, [r0, #28]
 80012ec:	69c3      	ldr	r3, [r0, #28]
 80012ee:	4323      	orrs	r3, r4
 80012f0:	61c3      	str	r3, [r0, #28]
 80012f2:	e794      	b.n	800121e <TIM_ICInit+0x62>

080012f4 <TIM_ICStructInit>:
 80012f4:	2300      	movs	r3, #0
 80012f6:	2201      	movs	r2, #1
 80012f8:	8003      	strh	r3, [r0, #0]
 80012fa:	8043      	strh	r3, [r0, #2]
 80012fc:	8082      	strh	r2, [r0, #4]
 80012fe:	80c3      	strh	r3, [r0, #6]
 8001300:	8103      	strh	r3, [r0, #8]
 8001302:	4770      	bx	lr

08001304 <TIM_PWMIConfig>:
 8001304:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8001308:	884a      	ldrh	r2, [r1, #2]
 800130a:	888b      	ldrh	r3, [r1, #4]
 800130c:	880e      	ldrh	r6, [r1, #0]
 800130e:	2a00      	cmp	r2, #0
 8001310:	bf0c      	ite	eq
 8001312:	2502      	moveq	r5, #2
 8001314:	2500      	movne	r5, #0
 8001316:	2b01      	cmp	r3, #1
 8001318:	bf14      	ite	ne
 800131a:	2401      	movne	r4, #1
 800131c:	2402      	moveq	r4, #2
 800131e:	2e00      	cmp	r6, #0
 8001320:	d042      	beq.n	80013a8 <TIM_PWMIConfig+0xa4>
 8001322:	f8d0 c020 	ldr.w	ip, [r0, #32]
 8001326:	890f      	ldrh	r7, [r1, #8]
 8001328:	88ce      	ldrh	r6, [r1, #6]
 800132a:	f64f 71ef 	movw	r1, #65519	; 0xffef
 800132e:	ea0c 0101 	and.w	r1, ip, r1
 8001332:	6201      	str	r1, [r0, #32]
 8001334:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8001338:	f8d0 8020 	ldr.w	r8, [r0, #32]
 800133c:	0112      	lsls	r2, r2, #4
 800133e:	021b      	lsls	r3, r3, #8
 8001340:	f64f 715f 	movw	r1, #65375	; 0xff5f
 8001344:	f042 0210 	orr.w	r2, r2, #16
 8001348:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
 800134c:	b292      	uxth	r2, r2
 800134e:	f42c 4c73 	bic.w	ip, ip, #62208	; 0xf300
 8001352:	ea08 0101 	and.w	r1, r8, r1
 8001356:	ea43 030c 	orr.w	r3, r3, ip
 800135a:	4311      	orrs	r1, r2
 800135c:	6183      	str	r3, [r0, #24]
 800135e:	6201      	str	r1, [r0, #32]
 8001360:	6983      	ldr	r3, [r0, #24]
 8001362:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001366:	6183      	str	r3, [r0, #24]
 8001368:	6983      	ldr	r3, [r0, #24]
 800136a:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 800136e:	6183      	str	r3, [r0, #24]
 8001370:	6a03      	ldr	r3, [r0, #32]
 8001372:	f023 0301 	bic.w	r3, r3, #1
 8001376:	6203      	str	r3, [r0, #32]
 8001378:	6982      	ldr	r2, [r0, #24]
 800137a:	6a03      	ldr	r3, [r0, #32]
 800137c:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 8001380:	f023 030a 	bic.w	r3, r3, #10
 8001384:	ea42 1707 	orr.w	r7, r2, r7, lsl #4
 8001388:	f045 0501 	orr.w	r5, r5, #1
 800138c:	431d      	orrs	r5, r3
 800138e:	433c      	orrs	r4, r7
 8001390:	6184      	str	r4, [r0, #24]
 8001392:	6205      	str	r5, [r0, #32]
 8001394:	6983      	ldr	r3, [r0, #24]
 8001396:	f023 030c 	bic.w	r3, r3, #12
 800139a:	6183      	str	r3, [r0, #24]
 800139c:	6983      	ldr	r3, [r0, #24]
 800139e:	431e      	orrs	r6, r3
 80013a0:	6186      	str	r6, [r0, #24]
 80013a2:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80013a6:	4770      	bx	lr
 80013a8:	6a07      	ldr	r7, [r0, #32]
 80013aa:	890e      	ldrh	r6, [r1, #8]
 80013ac:	88c9      	ldrh	r1, [r1, #6]
 80013ae:	f027 0701 	bic.w	r7, r7, #1
 80013b2:	6207      	str	r7, [r0, #32]
 80013b4:	f8d0 c018 	ldr.w	ip, [r0, #24]
 80013b8:	6a07      	ldr	r7, [r0, #32]
 80013ba:	f02c 0cf3 	bic.w	ip, ip, #243	; 0xf3
 80013be:	f027 070a 	bic.w	r7, r7, #10
 80013c2:	ea43 030c 	orr.w	r3, r3, ip
 80013c6:	f042 0201 	orr.w	r2, r2, #1
 80013ca:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 80013ce:	433a      	orrs	r2, r7
 80013d0:	6183      	str	r3, [r0, #24]
 80013d2:	6202      	str	r2, [r0, #32]
 80013d4:	6983      	ldr	r3, [r0, #24]
 80013d6:	f023 030c 	bic.w	r3, r3, #12
 80013da:	6183      	str	r3, [r0, #24]
 80013dc:	6983      	ldr	r3, [r0, #24]
 80013de:	430b      	orrs	r3, r1
 80013e0:	6183      	str	r3, [r0, #24]
 80013e2:	6a02      	ldr	r2, [r0, #32]
 80013e4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80013e8:	4013      	ands	r3, r2
 80013ea:	6203      	str	r3, [r0, #32]
 80013ec:	6987      	ldr	r7, [r0, #24]
 80013ee:	6a02      	ldr	r2, [r0, #32]
 80013f0:	f427 4773 	bic.w	r7, r7, #62208	; 0xf300
 80013f4:	f64f 735f 	movw	r3, #65375	; 0xff5f
 80013f8:	ea47 3606 	orr.w	r6, r7, r6, lsl #12
 80013fc:	4013      	ands	r3, r2
 80013fe:	2d00      	cmp	r5, #0
 8001400:	bf14      	ite	ne
 8001402:	2530      	movne	r5, #48	; 0x30
 8001404:	2510      	moveq	r5, #16
 8001406:	432b      	orrs	r3, r5
 8001408:	ea46 2404 	orr.w	r4, r6, r4, lsl #8
 800140c:	6184      	str	r4, [r0, #24]
 800140e:	6203      	str	r3, [r0, #32]
 8001410:	6983      	ldr	r3, [r0, #24]
 8001412:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001416:	6183      	str	r3, [r0, #24]
 8001418:	6983      	ldr	r3, [r0, #24]
 800141a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800141e:	6181      	str	r1, [r0, #24]
 8001420:	e7bf      	b.n	80013a2 <TIM_PWMIConfig+0x9e>
 8001422:	bf00      	nop

08001424 <TIM_GetCapture1>:
 8001424:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001426:	4770      	bx	lr

08001428 <TIM_GetCapture2>:
 8001428:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800142a:	4770      	bx	lr

0800142c <TIM_GetCapture3>:
 800142c:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800142e:	4770      	bx	lr

08001430 <TIM_GetCapture4>:
 8001430:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001432:	4770      	bx	lr

08001434 <TIM_SetIC1Prescaler>:
 8001434:	6983      	ldr	r3, [r0, #24]
 8001436:	f023 030c 	bic.w	r3, r3, #12
 800143a:	6183      	str	r3, [r0, #24]
 800143c:	6983      	ldr	r3, [r0, #24]
 800143e:	430b      	orrs	r3, r1
 8001440:	6183      	str	r3, [r0, #24]
 8001442:	4770      	bx	lr

08001444 <TIM_SetIC2Prescaler>:
 8001444:	6983      	ldr	r3, [r0, #24]
 8001446:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800144a:	6183      	str	r3, [r0, #24]
 800144c:	6983      	ldr	r3, [r0, #24]
 800144e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001452:	6183      	str	r3, [r0, #24]
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop

08001458 <TIM_SetIC3Prescaler>:
 8001458:	69c2      	ldr	r2, [r0, #28]
 800145a:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800145e:	4013      	ands	r3, r2
 8001460:	61c3      	str	r3, [r0, #28]
 8001462:	69c3      	ldr	r3, [r0, #28]
 8001464:	430b      	orrs	r3, r1
 8001466:	61c3      	str	r3, [r0, #28]
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop

0800146c <TIM_SetIC4Prescaler>:
 800146c:	69c2      	ldr	r2, [r0, #28]
 800146e:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8001472:	4013      	ands	r3, r2
 8001474:	61c3      	str	r3, [r0, #28]
 8001476:	69c3      	ldr	r3, [r0, #28]
 8001478:	0209      	lsls	r1, r1, #8
 800147a:	b289      	uxth	r1, r1
 800147c:	430b      	orrs	r3, r1
 800147e:	61c3      	str	r3, [r0, #28]
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop

08001484 <TIM_BDTRConfig>:
 8001484:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8001488:	880b      	ldrh	r3, [r1, #0]
 800148a:	898a      	ldrh	r2, [r1, #12]
 800148c:	b4f0      	push	{r4, r5, r6, r7}
 800148e:	888f      	ldrh	r7, [r1, #4]
 8001490:	88ce      	ldrh	r6, [r1, #6]
 8001492:	890d      	ldrh	r5, [r1, #8]
 8001494:	894c      	ldrh	r4, [r1, #10]
 8001496:	ea4c 0303 	orr.w	r3, ip, r3
 800149a:	433b      	orrs	r3, r7
 800149c:	4333      	orrs	r3, r6
 800149e:	432b      	orrs	r3, r5
 80014a0:	4323      	orrs	r3, r4
 80014a2:	4313      	orrs	r3, r2
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	6443      	str	r3, [r0, #68]	; 0x44
 80014a8:	bcf0      	pop	{r4, r5, r6, r7}
 80014aa:	4770      	bx	lr

080014ac <TIM_Break1Config>:
 80014ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014ae:	f423 2372 	bic.w	r3, r3, #991232	; 0xf2000
 80014b2:	6443      	str	r3, [r0, #68]	; 0x44
 80014b4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014b6:	430b      	orrs	r3, r1
 80014b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80014bc:	6443      	str	r3, [r0, #68]	; 0x44
 80014be:	4770      	bx	lr

080014c0 <TIM_Break2Config>:
 80014c0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014c2:	f023 733c 	bic.w	r3, r3, #49283072	; 0x2f00000
 80014c6:	6443      	str	r3, [r0, #68]	; 0x44
 80014c8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014ca:	430b      	orrs	r3, r1
 80014cc:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80014d0:	6443      	str	r3, [r0, #68]	; 0x44
 80014d2:	4770      	bx	lr

080014d4 <TIM_Break1Cmd>:
 80014d4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014d6:	b919      	cbnz	r1, 80014e0 <TIM_Break1Cmd+0xc>
 80014d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80014dc:	6443      	str	r3, [r0, #68]	; 0x44
 80014de:	4770      	bx	lr
 80014e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014e4:	6443      	str	r3, [r0, #68]	; 0x44
 80014e6:	4770      	bx	lr

080014e8 <TIM_Break2Cmd>:
 80014e8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014ea:	b919      	cbnz	r1, 80014f4 <TIM_Break2Cmd+0xc>
 80014ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014f0:	6443      	str	r3, [r0, #68]	; 0x44
 80014f2:	4770      	bx	lr
 80014f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014f8:	6443      	str	r3, [r0, #68]	; 0x44
 80014fa:	4770      	bx	lr

080014fc <TIM_BDTRStructInit>:
 80014fc:	2300      	movs	r3, #0
 80014fe:	8003      	strh	r3, [r0, #0]
 8001500:	8043      	strh	r3, [r0, #2]
 8001502:	8083      	strh	r3, [r0, #4]
 8001504:	80c3      	strh	r3, [r0, #6]
 8001506:	8103      	strh	r3, [r0, #8]
 8001508:	8143      	strh	r3, [r0, #10]
 800150a:	8183      	strh	r3, [r0, #12]
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop

08001510 <TIM_CtrlPWMOutputs>:
 8001510:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001512:	b919      	cbnz	r1, 800151c <TIM_CtrlPWMOutputs+0xc>
 8001514:	045b      	lsls	r3, r3, #17
 8001516:	0c5b      	lsrs	r3, r3, #17
 8001518:	6443      	str	r3, [r0, #68]	; 0x44
 800151a:	4770      	bx	lr
 800151c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001520:	6443      	str	r3, [r0, #68]	; 0x44
 8001522:	4770      	bx	lr

08001524 <TIM_SelectCOM>:
 8001524:	b929      	cbnz	r1, 8001532 <TIM_SelectCOM+0xe>
 8001526:	6842      	ldr	r2, [r0, #4]
 8001528:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800152c:	4013      	ands	r3, r2
 800152e:	6043      	str	r3, [r0, #4]
 8001530:	4770      	bx	lr
 8001532:	6843      	ldr	r3, [r0, #4]
 8001534:	f043 0304 	orr.w	r3, r3, #4
 8001538:	6043      	str	r3, [r0, #4]
 800153a:	4770      	bx	lr

0800153c <TIM_CCPreloadControl>:
 800153c:	b929      	cbnz	r1, 800154a <TIM_CCPreloadControl+0xe>
 800153e:	6842      	ldr	r2, [r0, #4]
 8001540:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001544:	4013      	ands	r3, r2
 8001546:	6043      	str	r3, [r0, #4]
 8001548:	4770      	bx	lr
 800154a:	6843      	ldr	r3, [r0, #4]
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6043      	str	r3, [r0, #4]
 8001552:	4770      	bx	lr

08001554 <TIM_ITConfig>:
 8001554:	68c3      	ldr	r3, [r0, #12]
 8001556:	b922      	cbnz	r2, 8001562 <TIM_ITConfig+0xe>
 8001558:	43c9      	mvns	r1, r1
 800155a:	b289      	uxth	r1, r1
 800155c:	4019      	ands	r1, r3
 800155e:	60c1      	str	r1, [r0, #12]
 8001560:	4770      	bx	lr
 8001562:	4319      	orrs	r1, r3
 8001564:	60c1      	str	r1, [r0, #12]
 8001566:	4770      	bx	lr

08001568 <TIM_GenerateEvent>:
 8001568:	6141      	str	r1, [r0, #20]
 800156a:	4770      	bx	lr

0800156c <TIM_GetFlagStatus>:
 800156c:	6903      	ldr	r3, [r0, #16]
 800156e:	4219      	tst	r1, r3
 8001570:	bf0c      	ite	eq
 8001572:	2000      	moveq	r0, #0
 8001574:	2001      	movne	r0, #1
 8001576:	4770      	bx	lr

08001578 <TIM_ClearFlag>:
 8001578:	43c9      	mvns	r1, r1
 800157a:	b289      	uxth	r1, r1
 800157c:	6101      	str	r1, [r0, #16]
 800157e:	4770      	bx	lr

08001580 <TIM_GetITStatus>:
 8001580:	6903      	ldr	r3, [r0, #16]
 8001582:	68c2      	ldr	r2, [r0, #12]
 8001584:	4211      	tst	r1, r2
 8001586:	bf0c      	ite	eq
 8001588:	2000      	moveq	r0, #0
 800158a:	2001      	movne	r0, #1
 800158c:	4219      	tst	r1, r3
 800158e:	bf0c      	ite	eq
 8001590:	2000      	moveq	r0, #0
 8001592:	f000 0001 	andne.w	r0, r0, #1
 8001596:	4770      	bx	lr

08001598 <TIM_ClearITPendingBit>:
 8001598:	43c9      	mvns	r1, r1
 800159a:	b289      	uxth	r1, r1
 800159c:	6101      	str	r1, [r0, #16]
 800159e:	4770      	bx	lr

080015a0 <TIM_DMAConfig>:
 80015a0:	430a      	orrs	r2, r1
 80015a2:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 80015a6:	4770      	bx	lr

080015a8 <TIM_DMACmd>:
 80015a8:	68c3      	ldr	r3, [r0, #12]
 80015aa:	b922      	cbnz	r2, 80015b6 <TIM_DMACmd+0xe>
 80015ac:	43c9      	mvns	r1, r1
 80015ae:	b289      	uxth	r1, r1
 80015b0:	4019      	ands	r1, r3
 80015b2:	60c1      	str	r1, [r0, #12]
 80015b4:	4770      	bx	lr
 80015b6:	4319      	orrs	r1, r3
 80015b8:	60c1      	str	r1, [r0, #12]
 80015ba:	4770      	bx	lr

080015bc <TIM_SelectCCDMA>:
 80015bc:	b929      	cbnz	r1, 80015ca <TIM_SelectCCDMA+0xe>
 80015be:	6842      	ldr	r2, [r0, #4]
 80015c0:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 80015c4:	4013      	ands	r3, r2
 80015c6:	6043      	str	r3, [r0, #4]
 80015c8:	4770      	bx	lr
 80015ca:	6843      	ldr	r3, [r0, #4]
 80015cc:	f043 0308 	orr.w	r3, r3, #8
 80015d0:	6043      	str	r3, [r0, #4]
 80015d2:	4770      	bx	lr

080015d4 <TIM_InternalClockConfig>:
 80015d4:	6882      	ldr	r2, [r0, #8]
 80015d6:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80015da:	4013      	ands	r3, r2
 80015dc:	6083      	str	r3, [r0, #8]
 80015de:	4770      	bx	lr

080015e0 <TIM_ITRxExternalClockConfig>:
 80015e0:	6882      	ldr	r2, [r0, #8]
 80015e2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80015e6:	4013      	ands	r3, r2
 80015e8:	430b      	orrs	r3, r1
 80015ea:	6083      	str	r3, [r0, #8]
 80015ec:	6883      	ldr	r3, [r0, #8]
 80015ee:	f043 0307 	orr.w	r3, r3, #7
 80015f2:	6083      	str	r3, [r0, #8]
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop

080015f8 <TIM_TIxExternalClockConfig>:
 80015f8:	2960      	cmp	r1, #96	; 0x60
 80015fa:	b470      	push	{r4, r5, r6}
 80015fc:	d01e      	beq.n	800163c <TIM_TIxExternalClockConfig+0x44>
 80015fe:	6a04      	ldr	r4, [r0, #32]
 8001600:	f024 0401 	bic.w	r4, r4, #1
 8001604:	6204      	str	r4, [r0, #32]
 8001606:	6985      	ldr	r5, [r0, #24]
 8001608:	6a04      	ldr	r4, [r0, #32]
 800160a:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 800160e:	f045 0501 	orr.w	r5, r5, #1
 8001612:	f024 040a 	bic.w	r4, r4, #10
 8001616:	f042 0201 	orr.w	r2, r2, #1
 800161a:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
 800161e:	4322      	orrs	r2, r4
 8001620:	6183      	str	r3, [r0, #24]
 8001622:	6202      	str	r2, [r0, #32]
 8001624:	6882      	ldr	r2, [r0, #8]
 8001626:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800162a:	4013      	ands	r3, r2
 800162c:	4319      	orrs	r1, r3
 800162e:	6081      	str	r1, [r0, #8]
 8001630:	6883      	ldr	r3, [r0, #8]
 8001632:	f043 0307 	orr.w	r3, r3, #7
 8001636:	6083      	str	r3, [r0, #8]
 8001638:	bc70      	pop	{r4, r5, r6}
 800163a:	4770      	bx	lr
 800163c:	6a05      	ldr	r5, [r0, #32]
 800163e:	f64f 74ef 	movw	r4, #65519	; 0xffef
 8001642:	402c      	ands	r4, r5
 8001644:	6204      	str	r4, [r0, #32]
 8001646:	6985      	ldr	r5, [r0, #24]
 8001648:	6a06      	ldr	r6, [r0, #32]
 800164a:	0112      	lsls	r2, r2, #4
 800164c:	f425 4573 	bic.w	r5, r5, #62208	; 0xf300
 8001650:	f64f 745f 	movw	r4, #65375	; 0xff5f
 8001654:	f042 0210 	orr.w	r2, r2, #16
 8001658:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 800165c:	4034      	ands	r4, r6
 800165e:	b292      	uxth	r2, r2
 8001660:	ea45 3303 	orr.w	r3, r5, r3, lsl #12
 8001664:	4314      	orrs	r4, r2
 8001666:	6183      	str	r3, [r0, #24]
 8001668:	6204      	str	r4, [r0, #32]
 800166a:	e7db      	b.n	8001624 <TIM_TIxExternalClockConfig+0x2c>

0800166c <TIM_ETRClockMode1Config>:
 800166c:	b430      	push	{r4, r5}
 800166e:	6885      	ldr	r5, [r0, #8]
 8001670:	b2ed      	uxtb	r5, r5
 8001672:	430d      	orrs	r5, r1
 8001674:	4315      	orrs	r5, r2
 8001676:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 800167a:	b2ad      	uxth	r5, r5
 800167c:	6085      	str	r5, [r0, #8]
 800167e:	6883      	ldr	r3, [r0, #8]
 8001680:	f64f 7488 	movw	r4, #65416	; 0xff88
 8001684:	401c      	ands	r4, r3
 8001686:	f044 0477 	orr.w	r4, r4, #119	; 0x77
 800168a:	6084      	str	r4, [r0, #8]
 800168c:	bc30      	pop	{r4, r5}
 800168e:	4770      	bx	lr

08001690 <TIM_ETRClockMode2Config>:
 8001690:	b410      	push	{r4}
 8001692:	6884      	ldr	r4, [r0, #8]
 8001694:	b2e4      	uxtb	r4, r4
 8001696:	430c      	orrs	r4, r1
 8001698:	4314      	orrs	r4, r2
 800169a:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 800169e:	b2a4      	uxth	r4, r4
 80016a0:	6084      	str	r4, [r0, #8]
 80016a2:	6883      	ldr	r3, [r0, #8]
 80016a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016a8:	6083      	str	r3, [r0, #8]
 80016aa:	bc10      	pop	{r4}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop

080016b0 <TIM_SelectInputTrigger>:
 80016b0:	6882      	ldr	r2, [r0, #8]
 80016b2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80016b6:	4013      	ands	r3, r2
 80016b8:	430b      	orrs	r3, r1
 80016ba:	6083      	str	r3, [r0, #8]
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop

080016c0 <TIM_SelectOutputTrigger>:
 80016c0:	6842      	ldr	r2, [r0, #4]
 80016c2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80016c6:	4013      	ands	r3, r2
 80016c8:	6043      	str	r3, [r0, #4]
 80016ca:	6843      	ldr	r3, [r0, #4]
 80016cc:	430b      	orrs	r3, r1
 80016ce:	6043      	str	r3, [r0, #4]
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop

080016d4 <TIM_SelectOutputTrigger2>:
 80016d4:	6843      	ldr	r3, [r0, #4]
 80016d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80016da:	6043      	str	r3, [r0, #4]
 80016dc:	6843      	ldr	r3, [r0, #4]
 80016de:	430b      	orrs	r3, r1
 80016e0:	6043      	str	r3, [r0, #4]
 80016e2:	4770      	bx	lr

080016e4 <TIM_SelectSlaveMode>:
 80016e4:	6883      	ldr	r3, [r0, #8]
 80016e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ea:	f023 0307 	bic.w	r3, r3, #7
 80016ee:	6083      	str	r3, [r0, #8]
 80016f0:	6883      	ldr	r3, [r0, #8]
 80016f2:	430b      	orrs	r3, r1
 80016f4:	6083      	str	r3, [r0, #8]
 80016f6:	4770      	bx	lr

080016f8 <TIM_SelectMasterSlaveMode>:
 80016f8:	6882      	ldr	r2, [r0, #8]
 80016fa:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80016fe:	4013      	ands	r3, r2
 8001700:	6083      	str	r3, [r0, #8]
 8001702:	6883      	ldr	r3, [r0, #8]
 8001704:	430b      	orrs	r3, r1
 8001706:	6083      	str	r3, [r0, #8]
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop

0800170c <TIM_ETRConfig>:
 800170c:	b410      	push	{r4}
 800170e:	6884      	ldr	r4, [r0, #8]
 8001710:	b2e4      	uxtb	r4, r4
 8001712:	430c      	orrs	r4, r1
 8001714:	4314      	orrs	r4, r2
 8001716:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 800171a:	b2a4      	uxth	r4, r4
 800171c:	6084      	str	r4, [r0, #8]
 800171e:	bc10      	pop	{r4}
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop

08001724 <TIM_EncoderInterfaceConfig>:
 8001724:	b4f0      	push	{r4, r5, r6, r7}
 8001726:	6887      	ldr	r7, [r0, #8]
 8001728:	f8d0 c018 	ldr.w	ip, [r0, #24]
 800172c:	6a04      	ldr	r4, [r0, #32]
 800172e:	f64f 76dd 	movw	r6, #65501	; 0xffdd
 8001732:	4026      	ands	r6, r4
 8001734:	f64f 45fc 	movw	r5, #64764	; 0xfcfc
 8001738:	f64f 74f8 	movw	r4, #65528	; 0xfff8
 800173c:	ea0c 0505 	and.w	r5, ip, r5
 8001740:	4316      	orrs	r6, r2
 8001742:	403c      	ands	r4, r7
 8001744:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 8001748:	ea46 1603 	orr.w	r6, r6, r3, lsl #4
 800174c:	4321      	orrs	r1, r4
 800174e:	f045 0501 	orr.w	r5, r5, #1
 8001752:	b2b6      	uxth	r6, r6
 8001754:	6081      	str	r1, [r0, #8]
 8001756:	6185      	str	r5, [r0, #24]
 8001758:	6206      	str	r6, [r0, #32]
 800175a:	bcf0      	pop	{r4, r5, r6, r7}
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop

08001760 <TIM_SelectHallSensor>:
 8001760:	b929      	cbnz	r1, 800176e <TIM_SelectHallSensor+0xe>
 8001762:	6842      	ldr	r2, [r0, #4]
 8001764:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8001768:	4013      	ands	r3, r2
 800176a:	6043      	str	r3, [r0, #4]
 800176c:	4770      	bx	lr
 800176e:	6843      	ldr	r3, [r0, #4]
 8001770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001774:	6043      	str	r3, [r0, #4]
 8001776:	4770      	bx	lr

08001778 <TIM_RemapConfig>:
 8001778:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop

08001780 <GPIO_DeInit>:
 8001780:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001784:	b508      	push	{r3, lr}
 8001786:	d02a      	beq.n	80017de <GPIO_DeInit+0x5e>
 8001788:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800178c:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8001790:	4298      	cmp	r0, r3
 8001792:	d030      	beq.n	80017f6 <GPIO_DeInit+0x76>
 8001794:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001798:	f6c4 0300 	movt	r3, #18432	; 0x4800
 800179c:	4298      	cmp	r0, r3
 800179e:	d036      	beq.n	800180e <GPIO_DeInit+0x8e>
 80017a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017a4:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80017a8:	4298      	cmp	r0, r3
 80017aa:	d03c      	beq.n	8001826 <GPIO_DeInit+0xa6>
 80017ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b0:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80017b4:	4298      	cmp	r0, r3
 80017b6:	d042      	beq.n	800183e <GPIO_DeInit+0xbe>
 80017b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017bc:	f6c4 0300 	movt	r3, #18432	; 0x4800
 80017c0:	4298      	cmp	r0, r3
 80017c2:	d000      	beq.n	80017c6 <GPIO_DeInit+0x46>
 80017c4:	bd08      	pop	{r3, pc}
 80017c6:	2101      	movs	r1, #1
 80017c8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80017cc:	f000 fbfa 	bl	8001fc4 <RCC_AHBPeriphResetCmd>
 80017d0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80017d4:	2100      	movs	r1, #0
 80017d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017da:	f000 bbf3 	b.w	8001fc4 <RCC_AHBPeriphResetCmd>
 80017de:	2101      	movs	r1, #1
 80017e0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017e4:	f000 fbee 	bl	8001fc4 <RCC_AHBPeriphResetCmd>
 80017e8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017ec:	2100      	movs	r1, #0
 80017ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017f2:	f000 bbe7 	b.w	8001fc4 <RCC_AHBPeriphResetCmd>
 80017f6:	2101      	movs	r1, #1
 80017f8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017fc:	f000 fbe2 	bl	8001fc4 <RCC_AHBPeriphResetCmd>
 8001800:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001804:	2100      	movs	r1, #0
 8001806:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800180a:	f000 bbdb 	b.w	8001fc4 <RCC_AHBPeriphResetCmd>
 800180e:	2101      	movs	r1, #1
 8001810:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001814:	f000 fbd6 	bl	8001fc4 <RCC_AHBPeriphResetCmd>
 8001818:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800181c:	2100      	movs	r1, #0
 800181e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001822:	f000 bbcf 	b.w	8001fc4 <RCC_AHBPeriphResetCmd>
 8001826:	2101      	movs	r1, #1
 8001828:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800182c:	f000 fbca 	bl	8001fc4 <RCC_AHBPeriphResetCmd>
 8001830:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001834:	2100      	movs	r1, #0
 8001836:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800183a:	f000 bbc3 	b.w	8001fc4 <RCC_AHBPeriphResetCmd>
 800183e:	2101      	movs	r1, #1
 8001840:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001844:	f000 fbbe 	bl	8001fc4 <RCC_AHBPeriphResetCmd>
 8001848:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800184c:	2100      	movs	r1, #0
 800184e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001852:	f000 bbb7 	b.w	8001fc4 <RCC_AHBPeriphResetCmd>
 8001856:	bf00      	nop

08001858 <GPIO_Init>:
 8001858:	2300      	movs	r3, #0
 800185a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800185e:	680a      	ldr	r2, [r1, #0]
 8001860:	461c      	mov	r4, r3
 8001862:	2601      	movs	r6, #1
 8001864:	f04f 0803 	mov.w	r8, #3
 8001868:	e003      	b.n	8001872 <GPIO_Init+0x1a>
 800186a:	3401      	adds	r4, #1
 800186c:	3302      	adds	r3, #2
 800186e:	2c10      	cmp	r4, #16
 8001870:	d02b      	beq.n	80018ca <GPIO_Init+0x72>
 8001872:	fa16 f704 	lsls.w	r7, r6, r4
 8001876:	ea07 0502 	and.w	r5, r7, r2
 800187a:	42bd      	cmp	r5, r7
 800187c:	d1f5      	bne.n	800186a <GPIO_Init+0x12>
 800187e:	790f      	ldrb	r7, [r1, #4]
 8001880:	f107 3cff 	add.w	ip, r7, #4294967295
 8001884:	f1bc 0f01 	cmp.w	ip, #1
 8001888:	bf84      	itt	hi
 800188a:	fa08 fc03 	lslhi.w	ip, r8, r3
 800188e:	ea6f 0c0c 	mvnhi.w	ip, ip
 8001892:	d91d      	bls.n	80018d0 <GPIO_Init+0x78>
 8001894:	f8d0 9000 	ldr.w	r9, [r0]
 8001898:	79cd      	ldrb	r5, [r1, #7]
 800189a:	ea0c 0c09 	and.w	ip, ip, r9
 800189e:	f8c0 c000 	str.w	ip, [r0]
 80018a2:	f8d0 c000 	ldr.w	ip, [r0]
 80018a6:	409f      	lsls	r7, r3
 80018a8:	ea47 070c 	orr.w	r7, r7, ip
 80018ac:	6007      	str	r7, [r0, #0]
 80018ae:	68c7      	ldr	r7, [r0, #12]
 80018b0:	fa08 fc03 	lsl.w	ip, r8, r3
 80018b4:	ea27 070c 	bic.w	r7, r7, ip
 80018b8:	60c7      	str	r7, [r0, #12]
 80018ba:	68c7      	ldr	r7, [r0, #12]
 80018bc:	409d      	lsls	r5, r3
 80018be:	3401      	adds	r4, #1
 80018c0:	433d      	orrs	r5, r7
 80018c2:	3302      	adds	r3, #2
 80018c4:	2c10      	cmp	r4, #16
 80018c6:	60c5      	str	r5, [r0, #12]
 80018c8:	d1d3      	bne.n	8001872 <GPIO_Init+0x1a>
 80018ca:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80018ce:	4770      	bx	lr
 80018d0:	f8d0 9008 	ldr.w	r9, [r0, #8]
 80018d4:	f891 a005 	ldrb.w	sl, [r1, #5]
 80018d8:	f891 b006 	ldrb.w	fp, [r1, #6]
 80018dc:	fa08 fc03 	lsl.w	ip, r8, r3
 80018e0:	ea6f 0c0c 	mvn.w	ip, ip
 80018e4:	ea0c 0909 	and.w	r9, ip, r9
 80018e8:	f8c0 9008 	str.w	r9, [r0, #8]
 80018ec:	f8d0 9008 	ldr.w	r9, [r0, #8]
 80018f0:	fa0a fa03 	lsl.w	sl, sl, r3
 80018f4:	ea4a 0909 	orr.w	r9, sl, r9
 80018f8:	f8c0 9008 	str.w	r9, [r0, #8]
 80018fc:	f8b0 9004 	ldrh.w	r9, [r0, #4]
 8001900:	fa1f f989 	uxth.w	r9, r9
 8001904:	ea29 0505 	bic.w	r5, r9, r5
 8001908:	8085      	strh	r5, [r0, #4]
 800190a:	8885      	ldrh	r5, [r0, #4]
 800190c:	fa0b fb04 	lsl.w	fp, fp, r4
 8001910:	ea4b 0b05 	orr.w	fp, fp, r5
 8001914:	fa1f fb8b 	uxth.w	fp, fp
 8001918:	f8a0 b004 	strh.w	fp, [r0, #4]
 800191c:	e7ba      	b.n	8001894 <GPIO_Init+0x3c>
 800191e:	bf00      	nop

08001920 <GPIO_StructInit>:
 8001920:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001924:	2300      	movs	r3, #0
 8001926:	6002      	str	r2, [r0, #0]
 8001928:	2201      	movs	r2, #1
 800192a:	7103      	strb	r3, [r0, #4]
 800192c:	7142      	strb	r2, [r0, #5]
 800192e:	7183      	strb	r3, [r0, #6]
 8001930:	71c3      	strb	r3, [r0, #7]
 8001932:	4770      	bx	lr

08001934 <GPIO_PinLockConfig>:
 8001934:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
 8001938:	61c3      	str	r3, [r0, #28]
 800193a:	61c1      	str	r1, [r0, #28]
 800193c:	61c3      	str	r3, [r0, #28]
 800193e:	69c3      	ldr	r3, [r0, #28]
 8001940:	69c3      	ldr	r3, [r0, #28]
 8001942:	4770      	bx	lr

08001944 <GPIO_ReadInputDataBit>:
 8001944:	8a03      	ldrh	r3, [r0, #16]
 8001946:	4219      	tst	r1, r3
 8001948:	bf0c      	ite	eq
 800194a:	2000      	moveq	r0, #0
 800194c:	2001      	movne	r0, #1
 800194e:	4770      	bx	lr

08001950 <GPIO_ReadInputData>:
 8001950:	8a00      	ldrh	r0, [r0, #16]
 8001952:	b280      	uxth	r0, r0
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop

08001958 <GPIO_ReadOutputDataBit>:
 8001958:	8a83      	ldrh	r3, [r0, #20]
 800195a:	4219      	tst	r1, r3
 800195c:	bf0c      	ite	eq
 800195e:	2000      	moveq	r0, #0
 8001960:	2001      	movne	r0, #1
 8001962:	4770      	bx	lr

08001964 <GPIO_ReadOutputData>:
 8001964:	8a80      	ldrh	r0, [r0, #20]
 8001966:	b280      	uxth	r0, r0
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop

0800196c <GPIO_SetBits>:
 800196c:	6181      	str	r1, [r0, #24]
 800196e:	4770      	bx	lr

08001970 <GPIO_ResetBits>:
 8001970:	8501      	strh	r1, [r0, #40]	; 0x28
 8001972:	4770      	bx	lr

08001974 <GPIO_WriteBit>:
 8001974:	b90a      	cbnz	r2, 800197a <GPIO_WriteBit+0x6>
 8001976:	8501      	strh	r1, [r0, #40]	; 0x28
 8001978:	4770      	bx	lr
 800197a:	6181      	str	r1, [r0, #24]
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop

08001980 <GPIO_Write>:
 8001980:	8281      	strh	r1, [r0, #20]
 8001982:	4770      	bx	lr

08001984 <GPIO_PinAFConfig>:
 8001984:	08cb      	lsrs	r3, r1, #3
 8001986:	3308      	adds	r3, #8
 8001988:	f001 0107 	and.w	r1, r1, #7
 800198c:	b430      	push	{r4, r5}
 800198e:	0089      	lsls	r1, r1, #2
 8001990:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 8001994:	240f      	movs	r4, #15
 8001996:	408c      	lsls	r4, r1
 8001998:	ea25 0404 	bic.w	r4, r5, r4
 800199c:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 80019a0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80019a4:	fa12 f101 	lsls.w	r1, r2, r1
 80019a8:	430c      	orrs	r4, r1
 80019aa:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 80019ae:	bc30      	pop	{r4, r5}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop

080019b4 <RCC_DeInit>:
 80019b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019bc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80019c0:	6819      	ldr	r1, [r3, #0]
 80019c2:	f041 0101 	orr.w	r1, r1, #1
 80019c6:	6019      	str	r1, [r3, #0]
 80019c8:	6859      	ldr	r1, [r3, #4]
 80019ca:	f6cf 02ff 	movt	r2, #63743	; 0xf8ff
 80019ce:	400a      	ands	r2, r1
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80019d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019f0:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 80019f4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80019f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80019fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80019fc:	f64f 42cc 	movw	r2, #64716	; 0xfccc
 8001a00:	f6c0 7200 	movt	r2, #3840	; 0xf00
 8001a04:	400a      	ands	r2, r1
 8001a06:	631a      	str	r2, [r3, #48]	; 0x30
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop

08001a10 <RCC_HSEConfig>:
 8001a10:	f241 0302 	movw	r3, #4098	; 0x1002
 8001a14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a18:	2200      	movs	r2, #0
 8001a1a:	701a      	strb	r2, [r3, #0]
 8001a1c:	7018      	strb	r0, [r3, #0]
 8001a1e:	4770      	bx	lr

08001a20 <RCC_AdjustHSICalibrationValue>:
 8001a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a24:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001a2e:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop

08001a38 <RCC_HSICmd>:
 8001a38:	2300      	movs	r3, #0
 8001a3a:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001a3e:	6018      	str	r0, [r3, #0]
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop

08001a44 <RCC_LSEConfig>:
 8001a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a4c:	6a1a      	ldr	r2, [r3, #32]
 8001a4e:	f022 0201 	bic.w	r2, r2, #1
 8001a52:	621a      	str	r2, [r3, #32]
 8001a54:	6a1a      	ldr	r2, [r3, #32]
 8001a56:	f022 0204 	bic.w	r2, r2, #4
 8001a5a:	621a      	str	r2, [r3, #32]
 8001a5c:	6a1a      	ldr	r2, [r3, #32]
 8001a5e:	4302      	orrs	r2, r0
 8001a60:	621a      	str	r2, [r3, #32]
 8001a62:	4770      	bx	lr

08001a64 <RCC_LSEDriveConfig>:
 8001a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a6c:	6a1a      	ldr	r2, [r3, #32]
 8001a6e:	f022 0218 	bic.w	r2, r2, #24
 8001a72:	621a      	str	r2, [r3, #32]
 8001a74:	6a1a      	ldr	r2, [r3, #32]
 8001a76:	4302      	orrs	r2, r0
 8001a78:	621a      	str	r2, [r3, #32]
 8001a7a:	4770      	bx	lr

08001a7c <RCC_LSICmd>:
 8001a7c:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001a80:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001a84:	6018      	str	r0, [r3, #0]
 8001a86:	4770      	bx	lr

08001a88 <RCC_PLLConfig>:
 8001a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a90:	685a      	ldr	r2, [r3, #4]
 8001a92:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	4302      	orrs	r2, r0
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop

08001aa4 <RCC_PLLCmd>:
 8001aa4:	2360      	movs	r3, #96	; 0x60
 8001aa6:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001aaa:	6018      	str	r0, [r3, #0]
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop

08001ab0 <RCC_PREDIV1Config>:
 8001ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001aba:	f022 020f 	bic.w	r2, r2, #15
 8001abe:	4302      	orrs	r2, r0
 8001ac0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ac2:	4770      	bx	lr

08001ac4 <RCC_ClockSecuritySystemCmd>:
 8001ac4:	234c      	movs	r3, #76	; 0x4c
 8001ac6:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001aca:	6018      	str	r0, [r3, #0]
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <RCC_MCOConfig>:
 8001ad0:	f241 0307 	movw	r3, #4103	; 0x1007
 8001ad4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ad8:	7018      	strb	r0, [r3, #0]
 8001ada:	4770      	bx	lr

08001adc <RCC_SYSCLKConfig>:
 8001adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ae4:	685a      	ldr	r2, [r3, #4]
 8001ae6:	f022 0203 	bic.w	r2, r2, #3
 8001aea:	4302      	orrs	r2, r0
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	4770      	bx	lr

08001af0 <RCC_GetSYSCLKSource>:
 8001af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001af4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001af8:	6858      	ldr	r0, [r3, #4]
 8001afa:	f000 000c 	and.w	r0, r0, #12
 8001afe:	4770      	bx	lr

08001b00 <RCC_HCLKConfig>:
 8001b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001b0e:	4302      	orrs	r2, r0
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	4770      	bx	lr

08001b14 <RCC_PCLK1Config>:
 8001b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b18:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001b22:	4302      	orrs	r2, r0
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	4770      	bx	lr

08001b28 <RCC_PCLK2Config>:
 8001b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b30:	685a      	ldr	r2, [r3, #4]
 8001b32:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8001b36:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop

08001b40 <RCC_GetClocksFreq>:
 8001b40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b44:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b48:	b4f0      	push	{r4, r5, r6, r7}
 8001b4a:	685d      	ldr	r5, [r3, #4]
 8001b4c:	f005 050c 	and.w	r5, r5, #12
 8001b50:	2d04      	cmp	r5, #4
 8001b52:	f000 8157 	beq.w	8001e04 <RCC_GetClocksFreq+0x2c4>
 8001b56:	2d08      	cmp	r5, #8
 8001b58:	f000 813e 	beq.w	8001dd8 <RCC_GetClocksFreq+0x298>
 8001b5c:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001b60:	f2c0 017a 	movt	r1, #122	; 0x7a
 8001b64:	6001      	str	r1, [r0, #0]
 8001b66:	2d00      	cmp	r5, #0
 8001b68:	f040 812b 	bne.w	8001dc2 <RCC_GetClocksFreq+0x282>
 8001b6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b74:	4bab      	ldr	r3, [pc, #684]	; (8001e24 <RCC_GetClocksFreq+0x2e4>)
 8001b76:	6854      	ldr	r4, [r2, #4]
 8001b78:	f3c4 1403 	ubfx	r4, r4, #4, #4
 8001b7c:	5d1e      	ldrb	r6, [r3, r4]
 8001b7e:	fa31 f406 	lsrs.w	r4, r1, r6
 8001b82:	6044      	str	r4, [r0, #4]
 8001b84:	6857      	ldr	r7, [r2, #4]
 8001b86:	f3c7 2702 	ubfx	r7, r7, #8, #3
 8001b8a:	5ddf      	ldrb	r7, [r3, r7]
 8001b8c:	fa34 f707 	lsrs.w	r7, r4, r7
 8001b90:	6087      	str	r7, [r0, #8]
 8001b92:	6857      	ldr	r7, [r2, #4]
 8001b94:	f3c7 27c2 	ubfx	r7, r7, #11, #3
 8001b98:	5ddf      	ldrb	r7, [r3, r7]
 8001b9a:	40fc      	lsrs	r4, r7
 8001b9c:	60c4      	str	r4, [r0, #12]
 8001b9e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ba0:	f3c2 1204 	ubfx	r2, r2, #4, #5
 8001ba4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001ba8:	8a12      	ldrh	r2, [r2, #16]
 8001baa:	b292      	uxth	r2, r2
 8001bac:	f012 0f10 	tst.w	r2, #16
 8001bb0:	bf1c      	itt	ne
 8001bb2:	fbb5 f2f2 	udivne	r2, r5, r2
 8001bb6:	6102      	strne	r2, [r0, #16]
 8001bb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bbc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bc0:	bf08      	it	eq
 8001bc2:	6101      	streq	r1, [r0, #16]
 8001bc4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001bc6:	f3c2 2244 	ubfx	r2, r2, #9, #5
 8001bca:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001bce:	8a1b      	ldrh	r3, [r3, #16]
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	06da      	lsls	r2, r3, #27
 8001bd4:	bf44      	itt	mi
 8001bd6:	fbb5 f3f3 	udivmi	r3, r5, r3
 8001bda:	6143      	strmi	r3, [r0, #20]
 8001bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001be4:	bf58      	it	pl
 8001be6:	6141      	strpl	r1, [r0, #20]
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	06da      	lsls	r2, r3, #27
 8001bec:	bf5e      	ittt	pl
 8001bee:	f44f 5390 	movpl.w	r3, #4608	; 0x1200
 8001bf2:	f2c0 037a 	movtpl	r3, #122	; 0x7a
 8001bf6:	6183      	strpl	r3, [r0, #24]
 8001bf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bfc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c00:	bf48      	it	mi
 8001c02:	6181      	strmi	r1, [r0, #24]
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	069b      	lsls	r3, r3, #26
 8001c08:	bf5e      	ittt	pl
 8001c0a:	f44f 5390 	movpl.w	r3, #4608	; 0x1200
 8001c0e:	f2c0 037a 	movtpl	r3, #122	; 0x7a
 8001c12:	61c3      	strpl	r3, [r0, #28]
 8001c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c18:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c1c:	bf48      	it	mi
 8001c1e:	61c1      	strmi	r1, [r0, #28]
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	05da      	lsls	r2, r3, #23
 8001c24:	d504      	bpl.n	8001c30 <RCC_GetClocksFreq+0xf0>
 8001c26:	428d      	cmp	r5, r1
 8001c28:	bf08      	it	eq
 8001c2a:	42b7      	cmpeq	r7, r6
 8001c2c:	f000 80cb 	beq.w	8001dc6 <RCC_GetClocksFreq+0x286>
 8001c30:	6204      	str	r4, [r0, #32]
 8001c32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c36:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3c:	059b      	lsls	r3, r3, #22
 8001c3e:	d504      	bpl.n	8001c4a <RCC_GetClocksFreq+0x10a>
 8001c40:	428d      	cmp	r5, r1
 8001c42:	bf08      	it	eq
 8001c44:	42b7      	cmpeq	r7, r6
 8001c46:	f000 80c1 	beq.w	8001dcc <RCC_GetClocksFreq+0x28c>
 8001c4a:	6244      	str	r4, [r0, #36]	; 0x24
 8001c4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c56:	0792      	lsls	r2, r2, #30
 8001c58:	bf08      	it	eq
 8001c5a:	6284      	streq	r4, [r0, #40]	; 0x28
 8001c5c:	d019      	beq.n	8001c92 <RCC_GetClocksFreq+0x152>
 8001c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c60:	f002 0203 	and.w	r2, r2, #3
 8001c64:	2a01      	cmp	r2, #1
 8001c66:	bf08      	it	eq
 8001c68:	6281      	streq	r1, [r0, #40]	; 0x28
 8001c6a:	d012      	beq.n	8001c92 <RCC_GetClocksFreq+0x152>
 8001c6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c6e:	f002 0203 	and.w	r2, r2, #3
 8001c72:	2a02      	cmp	r2, #2
 8001c74:	bf04      	itt	eq
 8001c76:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001c7a:	6283      	streq	r3, [r0, #40]	; 0x28
 8001c7c:	d009      	beq.n	8001c92 <RCC_GetClocksFreq+0x152>
 8001c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	bf02      	ittt	eq
 8001c88:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001c8c:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001c90:	6283      	streq	r3, [r0, #40]	; 0x28
 8001c92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c96:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c9c:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8001ca0:	d13b      	bne.n	8001d1a <RCC_GetClocksFreq+0x1da>
 8001ca2:	6883      	ldr	r3, [r0, #8]
 8001ca4:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001ca6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001caa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cb0:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
 8001cb4:	d169      	bne.n	8001d8a <RCC_GetClocksFreq+0x24a>
 8001cb6:	6883      	ldr	r3, [r0, #8]
 8001cb8:	6303      	str	r3, [r0, #48]	; 0x30
 8001cba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cbe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc4:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001cc8:	d143      	bne.n	8001d52 <RCC_GetClocksFreq+0x212>
 8001cca:	6883      	ldr	r3, [r0, #8]
 8001ccc:	6343      	str	r3, [r0, #52]	; 0x34
 8001cce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cd8:	f412 0f40 	tst.w	r2, #12582912	; 0xc00000
 8001cdc:	d079      	beq.n	8001dd2 <RCC_GetClocksFreq+0x292>
 8001cde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ce0:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001ce4:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001ce8:	f000 80a5 	beq.w	8001e36 <RCC_GetClocksFreq+0x2f6>
 8001cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cee:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001cf2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001cf6:	bf04      	itt	eq
 8001cf8:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001cfc:	6383      	streq	r3, [r0, #56]	; 0x38
 8001cfe:	d00a      	beq.n	8001d16 <RCC_GetClocksFreq+0x1d6>
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001d06:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001d0a:	bf02      	ittt	eq
 8001d0c:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001d10:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001d14:	6383      	streq	r3, [r0, #56]	; 0x38
 8001d16:	bcf0      	pop	{r4, r5, r6, r7}
 8001d18:	4770      	bx	lr
 8001d1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d1c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001d20:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001d24:	d078      	beq.n	8001e18 <RCC_GetClocksFreq+0x2d8>
 8001d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d28:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001d2c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001d30:	bf04      	itt	eq
 8001d32:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001d36:	62c3      	streq	r3, [r0, #44]	; 0x2c
 8001d38:	d0b5      	beq.n	8001ca6 <RCC_GetClocksFreq+0x166>
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d40:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001d44:	bf02      	ittt	eq
 8001d46:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001d4a:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001d4e:	62c3      	streq	r3, [r0, #44]	; 0x2c
 8001d50:	e7a9      	b.n	8001ca6 <RCC_GetClocksFreq+0x166>
 8001d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d54:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001d58:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001d5c:	d05f      	beq.n	8001e1e <RCC_GetClocksFreq+0x2de>
 8001d5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d60:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001d64:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8001d68:	bf04      	itt	eq
 8001d6a:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001d6e:	6343      	streq	r3, [r0, #52]	; 0x34
 8001d70:	d0ad      	beq.n	8001cce <RCC_GetClocksFreq+0x18e>
 8001d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d74:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001d78:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001d7c:	bf02      	ittt	eq
 8001d7e:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001d82:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001d86:	6343      	streq	r3, [r0, #52]	; 0x34
 8001d88:	e7a1      	b.n	8001cce <RCC_GetClocksFreq+0x18e>
 8001d8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d8c:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8001d90:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8001d94:	d03d      	beq.n	8001e12 <RCC_GetClocksFreq+0x2d2>
 8001d96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d98:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8001d9c:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 8001da0:	bf04      	itt	eq
 8001da2:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001da6:	6303      	streq	r3, [r0, #48]	; 0x30
 8001da8:	d087      	beq.n	8001cba <RCC_GetClocksFreq+0x17a>
 8001daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001db0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001db4:	bf02      	ittt	eq
 8001db6:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001dba:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001dbe:	6303      	streq	r3, [r0, #48]	; 0x30
 8001dc0:	e77b      	b.n	8001cba <RCC_GetClocksFreq+0x17a>
 8001dc2:	2500      	movs	r5, #0
 8001dc4:	e6d2      	b.n	8001b6c <RCC_GetClocksFreq+0x2c>
 8001dc6:	006b      	lsls	r3, r5, #1
 8001dc8:	6203      	str	r3, [r0, #32]
 8001dca:	e732      	b.n	8001c32 <RCC_GetClocksFreq+0xf2>
 8001dcc:	006d      	lsls	r5, r5, #1
 8001dce:	6245      	str	r5, [r0, #36]	; 0x24
 8001dd0:	e73c      	b.n	8001c4c <RCC_GetClocksFreq+0x10c>
 8001dd2:	6883      	ldr	r3, [r0, #8]
 8001dd4:	6383      	str	r3, [r0, #56]	; 0x38
 8001dd6:	e79e      	b.n	8001d16 <RCC_GetClocksFreq+0x1d6>
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	6859      	ldr	r1, [r3, #4]
 8001ddc:	f3c2 4283 	ubfx	r2, r2, #18, #4
 8001de0:	3202      	adds	r2, #2
 8001de2:	03c9      	lsls	r1, r1, #15
 8001de4:	d520      	bpl.n	8001e28 <RCC_GetClocksFreq+0x2e8>
 8001de6:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001de8:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001dec:	f005 050f 	and.w	r5, r5, #15
 8001df0:	3501      	adds	r5, #1
 8001df2:	f2c0 037a 	movt	r3, #122	; 0x7a
 8001df6:	fbb3 f5f5 	udiv	r5, r3, r5
 8001dfa:	fb02 f505 	mul.w	r5, r2, r5
 8001dfe:	6005      	str	r5, [r0, #0]
 8001e00:	4629      	mov	r1, r5
 8001e02:	e6b3      	b.n	8001b6c <RCC_GetClocksFreq+0x2c>
 8001e04:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001e08:	f2c0 017a 	movt	r1, #122	; 0x7a
 8001e0c:	6001      	str	r1, [r0, #0]
 8001e0e:	2500      	movs	r5, #0
 8001e10:	e6ac      	b.n	8001b6c <RCC_GetClocksFreq+0x2c>
 8001e12:	6803      	ldr	r3, [r0, #0]
 8001e14:	6303      	str	r3, [r0, #48]	; 0x30
 8001e16:	e750      	b.n	8001cba <RCC_GetClocksFreq+0x17a>
 8001e18:	6803      	ldr	r3, [r0, #0]
 8001e1a:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001e1c:	e743      	b.n	8001ca6 <RCC_GetClocksFreq+0x166>
 8001e1e:	6803      	ldr	r3, [r0, #0]
 8001e20:	6343      	str	r3, [r0, #52]	; 0x34
 8001e22:	e754      	b.n	8001cce <RCC_GetClocksFreq+0x18e>
 8001e24:	20000014 	.word	0x20000014
 8001e28:	f44f 6510 	mov.w	r5, #2304	; 0x900
 8001e2c:	f2c0 053d 	movt	r5, #61	; 0x3d
 8001e30:	fb05 f502 	mul.w	r5, r5, r2
 8001e34:	e7e3      	b.n	8001dfe <RCC_GetClocksFreq+0x2be>
 8001e36:	6803      	ldr	r3, [r0, #0]
 8001e38:	6383      	str	r3, [r0, #56]	; 0x38
 8001e3a:	e76c      	b.n	8001d16 <RCC_GetClocksFreq+0x1d6>

08001e3c <RCC_ADCCLKConfig>:
 8001e3c:	0f03      	lsrs	r3, r0, #28
 8001e3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e42:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e48:	bf14      	ite	ne
 8001e4a:	f422 5278 	bicne.w	r2, r2, #15872	; 0x3e00
 8001e4e:	f422 72f8 	biceq.w	r2, r2, #496	; 0x1f0
 8001e52:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e58:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e5e:	4310      	orrs	r0, r2
 8001e60:	62d8      	str	r0, [r3, #44]	; 0x2c
 8001e62:	4770      	bx	lr

08001e64 <RCC_I2CCLKConfig>:
 8001e64:	0f03      	lsrs	r3, r0, #28
 8001e66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e70:	bf14      	ite	ne
 8001e72:	f022 0220 	bicne.w	r2, r2, #32
 8001e76:	f022 0210 	biceq.w	r2, r2, #16
 8001e7a:	631a      	str	r2, [r3, #48]	; 0x30
 8001e7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e80:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e86:	4310      	orrs	r0, r2
 8001e88:	6318      	str	r0, [r3, #48]	; 0x30
 8001e8a:	4770      	bx	lr

08001e8c <RCC_TIMCLKConfig>:
 8001e8c:	0f03      	lsrs	r3, r0, #28
 8001e8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e92:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e98:	bf14      	ite	ne
 8001e9a:	f422 7200 	bicne.w	r2, r2, #512	; 0x200
 8001e9e:	f422 7280 	biceq.w	r2, r2, #256	; 0x100
 8001ea2:	631a      	str	r2, [r3, #48]	; 0x30
 8001ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ea8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001eac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001eae:	4310      	orrs	r0, r2
 8001eb0:	6318      	str	r0, [r3, #48]	; 0x30
 8001eb2:	4770      	bx	lr

08001eb4 <RCC_USARTCLKConfig>:
 8001eb4:	0f03      	lsrs	r3, r0, #28
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d80c      	bhi.n	8001ed6 <RCC_USARTCLKConfig+0x22>
 8001ebc:	e8df f003 	tbb	[pc, r3]
 8001ec0:	2e251c03 	.word	0x2e251c03
 8001ec4:	13          	.byte	0x13
 8001ec5:	00          	.byte	0x00
 8001ec6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ed0:	f022 0203 	bic.w	r2, r2, #3
 8001ed4:	631a      	str	r2, [r3, #48]	; 0x30
 8001ed6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eda:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ee0:	4310      	orrs	r0, r2
 8001ee2:	6318      	str	r0, [r3, #48]	; 0x30
 8001ee4:	4770      	bx	lr
 8001ee6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001eee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ef0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001ef4:	631a      	str	r2, [r3, #48]	; 0x30
 8001ef6:	e7ee      	b.n	8001ed6 <RCC_USARTCLKConfig+0x22>
 8001ef8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f02:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001f06:	631a      	str	r2, [r3, #48]	; 0x30
 8001f08:	e7e5      	b.n	8001ed6 <RCC_USARTCLKConfig+0x22>
 8001f0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f14:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001f18:	631a      	str	r2, [r3, #48]	; 0x30
 8001f1a:	e7dc      	b.n	8001ed6 <RCC_USARTCLKConfig+0x22>
 8001f1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f26:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001f2a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f2c:	e7d3      	b.n	8001ed6 <RCC_USARTCLKConfig+0x22>
 8001f2e:	bf00      	nop

08001f30 <RCC_USBCLKConfig>:
 8001f30:	23d8      	movs	r3, #216	; 0xd8
 8001f32:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001f36:	6018      	str	r0, [r3, #0]
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop

08001f3c <RCC_RTCCLKConfig>:
 8001f3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f40:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f44:	6a1a      	ldr	r2, [r3, #32]
 8001f46:	4302      	orrs	r2, r0
 8001f48:	621a      	str	r2, [r3, #32]
 8001f4a:	4770      	bx	lr

08001f4c <RCC_I2SCLKConfig>:
 8001f4c:	23dc      	movs	r3, #220	; 0xdc
 8001f4e:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001f52:	6018      	str	r0, [r3, #0]
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop

08001f58 <RCC_RTCCLKCmd>:
 8001f58:	f240 433c 	movw	r3, #1084	; 0x43c
 8001f5c:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001f60:	6018      	str	r0, [r3, #0]
 8001f62:	4770      	bx	lr

08001f64 <RCC_BackupResetCmd>:
 8001f64:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001f68:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001f6c:	6018      	str	r0, [r3, #0]
 8001f6e:	4770      	bx	lr

08001f70 <RCC_AHBPeriphClockCmd>:
 8001f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f74:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f78:	695a      	ldr	r2, [r3, #20]
 8001f7a:	b919      	cbnz	r1, 8001f84 <RCC_AHBPeriphClockCmd+0x14>
 8001f7c:	ea22 0000 	bic.w	r0, r2, r0
 8001f80:	6158      	str	r0, [r3, #20]
 8001f82:	4770      	bx	lr
 8001f84:	4310      	orrs	r0, r2
 8001f86:	6158      	str	r0, [r3, #20]
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop

08001f8c <RCC_APB2PeriphClockCmd>:
 8001f8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f94:	699a      	ldr	r2, [r3, #24]
 8001f96:	b919      	cbnz	r1, 8001fa0 <RCC_APB2PeriphClockCmd+0x14>
 8001f98:	ea22 0000 	bic.w	r0, r2, r0
 8001f9c:	6198      	str	r0, [r3, #24]
 8001f9e:	4770      	bx	lr
 8001fa0:	4310      	orrs	r0, r2
 8001fa2:	6198      	str	r0, [r3, #24]
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop

08001fa8 <RCC_APB1PeriphClockCmd>:
 8001fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fb0:	69da      	ldr	r2, [r3, #28]
 8001fb2:	b919      	cbnz	r1, 8001fbc <RCC_APB1PeriphClockCmd+0x14>
 8001fb4:	ea22 0000 	bic.w	r0, r2, r0
 8001fb8:	61d8      	str	r0, [r3, #28]
 8001fba:	4770      	bx	lr
 8001fbc:	4310      	orrs	r0, r2
 8001fbe:	61d8      	str	r0, [r3, #28]
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop

08001fc4 <RCC_AHBPeriphResetCmd>:
 8001fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fce:	b919      	cbnz	r1, 8001fd8 <RCC_AHBPeriphResetCmd+0x14>
 8001fd0:	ea22 0000 	bic.w	r0, r2, r0
 8001fd4:	6298      	str	r0, [r3, #40]	; 0x28
 8001fd6:	4770      	bx	lr
 8001fd8:	4310      	orrs	r0, r2
 8001fda:	6298      	str	r0, [r3, #40]	; 0x28
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop

08001fe0 <RCC_APB2PeriphResetCmd>:
 8001fe0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fe4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	b919      	cbnz	r1, 8001ff4 <RCC_APB2PeriphResetCmd+0x14>
 8001fec:	ea22 0000 	bic.w	r0, r2, r0
 8001ff0:	60d8      	str	r0, [r3, #12]
 8001ff2:	4770      	bx	lr
 8001ff4:	4310      	orrs	r0, r2
 8001ff6:	60d8      	str	r0, [r3, #12]
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop

08001ffc <RCC_APB1PeriphResetCmd>:
 8001ffc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002000:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002004:	691a      	ldr	r2, [r3, #16]
 8002006:	b919      	cbnz	r1, 8002010 <RCC_APB1PeriphResetCmd+0x14>
 8002008:	ea22 0000 	bic.w	r0, r2, r0
 800200c:	6118      	str	r0, [r3, #16]
 800200e:	4770      	bx	lr
 8002010:	4310      	orrs	r0, r2
 8002012:	6118      	str	r0, [r3, #16]
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop

08002018 <RCC_ITConfig>:
 8002018:	f241 0309 	movw	r3, #4105	; 0x1009
 800201c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002020:	781a      	ldrb	r2, [r3, #0]
 8002022:	b919      	cbnz	r1, 800202c <RCC_ITConfig+0x14>
 8002024:	ea22 0000 	bic.w	r0, r2, r0
 8002028:	7018      	strb	r0, [r3, #0]
 800202a:	4770      	bx	lr
 800202c:	4310      	orrs	r0, r2
 800202e:	7018      	strb	r0, [r3, #0]
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop

08002034 <RCC_GetFlagStatus>:
 8002034:	0943      	lsrs	r3, r0, #5
 8002036:	d10b      	bne.n	8002050 <RCC_GetFlagStatus+0x1c>
 8002038:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800203c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f000 001f 	and.w	r0, r0, #31
 8002046:	fa33 f000 	lsrs.w	r0, r3, r0
 800204a:	f000 0001 	and.w	r0, r0, #1
 800204e:	4770      	bx	lr
 8002050:	2b01      	cmp	r3, #1
 8002052:	d008      	beq.n	8002066 <RCC_GetFlagStatus+0x32>
 8002054:	2b04      	cmp	r3, #4
 8002056:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800205a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800205e:	bf0c      	ite	eq
 8002060:	685b      	ldreq	r3, [r3, #4]
 8002062:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 8002064:	e7ed      	b.n	8002042 <RCC_GetFlagStatus+0xe>
 8002066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	e7e7      	b.n	8002042 <RCC_GetFlagStatus+0xe>
 8002072:	bf00      	nop

08002074 <RCC_WaitForHSEStartUp>:
 8002074:	b500      	push	{lr}
 8002076:	b083      	sub	sp, #12
 8002078:	2300      	movs	r3, #0
 800207a:	9301      	str	r3, [sp, #4]
 800207c:	e000      	b.n	8002080 <RCC_WaitForHSEStartUp+0xc>
 800207e:	b948      	cbnz	r0, 8002094 <RCC_WaitForHSEStartUp+0x20>
 8002080:	2011      	movs	r0, #17
 8002082:	f7ff ffd7 	bl	8002034 <RCC_GetFlagStatus>
 8002086:	9b01      	ldr	r3, [sp, #4]
 8002088:	3301      	adds	r3, #1
 800208a:	9301      	str	r3, [sp, #4]
 800208c:	9b01      	ldr	r3, [sp, #4]
 800208e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002092:	d1f4      	bne.n	800207e <RCC_WaitForHSEStartUp+0xa>
 8002094:	2011      	movs	r0, #17
 8002096:	f7ff ffcd 	bl	8002034 <RCC_GetFlagStatus>
 800209a:	3000      	adds	r0, #0
 800209c:	bf18      	it	ne
 800209e:	2001      	movne	r0, #1
 80020a0:	b003      	add	sp, #12
 80020a2:	bd00      	pop	{pc}

080020a4 <RCC_ClearFlag>:
 80020a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020ae:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80020b2:	625a      	str	r2, [r3, #36]	; 0x24
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop

080020b8 <RCC_GetITStatus>:
 80020b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	4218      	tst	r0, r3
 80020c4:	bf0c      	ite	eq
 80020c6:	2000      	moveq	r0, #0
 80020c8:	2001      	movne	r0, #1
 80020ca:	4770      	bx	lr

080020cc <RCC_ClearITPendingBit>:
 80020cc:	f241 030a 	movw	r3, #4106	; 0x100a
 80020d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80020d4:	7018      	strb	r0, [r3, #0]
 80020d6:	4770      	bx	lr

080020d8 <Reset_Handler>:
 80020d8:	2100      	movs	r1, #0
 80020da:	e003      	b.n	80020e4 <LoopCopyDataInit>

080020dc <CopyDataInit>:
 80020dc:	4b0a      	ldr	r3, [pc, #40]	; (8002108 <LoopFillZerobss+0x10>)
 80020de:	585b      	ldr	r3, [r3, r1]
 80020e0:	5043      	str	r3, [r0, r1]
 80020e2:	3104      	adds	r1, #4

080020e4 <LoopCopyDataInit>:
 80020e4:	4809      	ldr	r0, [pc, #36]	; (800210c <LoopFillZerobss+0x14>)
 80020e6:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <LoopFillZerobss+0x18>)
 80020e8:	1842      	adds	r2, r0, r1
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d3f6      	bcc.n	80020dc <CopyDataInit>
 80020ee:	4a09      	ldr	r2, [pc, #36]	; (8002114 <LoopFillZerobss+0x1c>)
 80020f0:	e002      	b.n	80020f8 <LoopFillZerobss>

080020f2 <FillZerobss>:
 80020f2:	2300      	movs	r3, #0
 80020f4:	f842 3b04 	str.w	r3, [r2], #4

080020f8 <LoopFillZerobss>:
 80020f8:	4b07      	ldr	r3, [pc, #28]	; (8002118 <LoopFillZerobss+0x20>)
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d3f9      	bcc.n	80020f2 <FillZerobss>
 80020fe:	f7fe f96b 	bl	80003d8 <SystemInit>
 8002102:	f7fe fb01 	bl	8000708 <main>
 8002106:	4770      	bx	lr
 8002108:	08002140 	.word	0x08002140
 800210c:	20000000 	.word	0x20000000
 8002110:	20000040 	.word	0x20000040
 8002114:	20000040 	.word	0x20000040
 8002118:	20000050 	.word	0x20000050

0800211c <ADC1_2_IRQHandler>:
 800211c:	e7fe      	b.n	800211c <ADC1_2_IRQHandler>
	...

08002120 <sys_status_tab>:
 8002120:	0001 0000 0000 0000 0000 0002 0000 0000     ................
 8002130:	0000 0000 0000 0003 0000 0000 0000 0000     ................
