#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a7f14c8ff0 .scope module, "D_FlipFlop" "D_FlipFlop" 2 15;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clk";
o000001a7f14d3568 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7f14be620_0 .net "D", 0 0, o000001a7f14d3568;  0 drivers
v000001a7f14be760_0 .var "Q", 0 0;
o000001a7f14d35c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7f14bdd60_0 .net "clear", 0 0, o000001a7f14d35c8;  0 drivers
o000001a7f14d35f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7f14bdea0_0 .net "clk", 0 0, o000001a7f14d35f8;  0 drivers
E_000001a7f14bbd60 .event posedge, v000001a7f14bdea0_0;
S_000001a7f14c9180 .scope module, "Test_BinaryCounter" "Test_BinaryCounter" 2 58;
 .timescale 0 0;
P_000001a7f14bc5e0 .param/l "N" 0 2 59, +C4<000000000000000000000000000000011>;
v000001a7f152c4b0_0 .net "A", 3 0, L_000001a7f152aa70;  1 drivers
v000001a7f152aed0_0 .net "carry", 0 0, L_000001a7f14bff80;  1 drivers
v000001a7f152b3d0_0 .var "clear", 0 0;
v000001a7f152b150_0 .var "clk", 0 0;
v000001a7f152b470_0 .var "enable", 0 0;
S_000001a7f147d3b0 .scope module, "bc" "BinaryCounter" 2 66, 2 36 0, S_000001a7f14c9180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 1 "clk";
P_000001a7f14bbde0 .param/l "N" 0 2 37, +C4<000000000000000000000000000000011>;
L_000001a7f14bfe30 .functor BUF 1, v000001a7f152b470_0, C4<0>, C4<0>, C4<0>;
L_000001a7f14bff80 .functor BUF 1, L_000001a7f152e740, C4<0>, C4<0>, C4<0>;
v000001a7f152b010_0 .net "A", 3 0, L_000001a7f152aa70;  alias, 1 drivers
v000001a7f152b0b0_0 .net *"_ivl_12", 0 0, L_000001a7f14c0a00;  1 drivers
v000001a7f152bdd0_0 .net *"_ivl_20", 0 0, L_000001a7f14c01b0;  1 drivers
v000001a7f152bab0_0 .net *"_ivl_29", 0 0, L_000001a7f14c0840;  1 drivers
v000001a7f152bb50_0 .net *"_ivl_34", 0 0, L_000001a7f14bfe30;  1 drivers
v000001a7f152ad90_0 .net *"_ivl_39", 0 0, L_000001a7f152e740;  1 drivers
v000001a7f152b6f0_0 .net *"_ivl_4", 0 0, L_000001a7f14c07d0;  1 drivers
v000001a7f152ae30_0 .net "carry", 0 0, L_000001a7f14bff80;  alias, 1 drivers
v000001a7f152b5b0_0 .net "clear", 0 0, v000001a7f152b3d0_0;  1 drivers
v000001a7f152c410_0 .net "clk", 0 0, v000001a7f152b150_0;  1 drivers
v000001a7f152c050_0 .net "enable", 0 0, v000001a7f152b470_0;  1 drivers
v000001a7f152c230_0 .net "w", 4 0, L_000001a7f152d480;  1 drivers
L_000001a7f152be70 .part L_000001a7f152d480, 0, 1;
L_000001a7f152c2d0 .part L_000001a7f152d480, 0, 1;
L_000001a7f152c550 .part L_000001a7f152d480, 0, 1;
L_000001a7f152b790 .part L_000001a7f152aa70, 0, 1;
L_000001a7f152b830 .part L_000001a7f152d480, 1, 1;
L_000001a7f152b8d0 .part L_000001a7f152d480, 1, 1;
L_000001a7f152a6b0 .part L_000001a7f152d480, 1, 1;
L_000001a7f152b970 .part L_000001a7f152aa70, 1, 1;
L_000001a7f152bd30 .part L_000001a7f152d480, 2, 1;
L_000001a7f152ba10 .part L_000001a7f152d480, 2, 1;
L_000001a7f152bbf0 .part L_000001a7f152d480, 2, 1;
L_000001a7f152bc90 .part L_000001a7f152aa70, 2, 1;
L_000001a7f152aa70 .concat8 [ 1 1 1 1], v000001a7f14be1c0_0, v000001a7f152a7f0_0, v000001a7f152a9d0_0, v000001a7f152ac50_0;
L_000001a7f152e380 .part L_000001a7f152d480, 3, 1;
L_000001a7f152d660 .part L_000001a7f152d480, 3, 1;
L_000001a7f152cbc0 .part L_000001a7f152d480, 3, 1;
L_000001a7f152cda0 .part L_000001a7f152aa70, 3, 1;
LS_000001a7f152d480_0_0 .concat8 [ 1 1 1 1], L_000001a7f14bfe30, L_000001a7f14c07d0, L_000001a7f14c0a00, L_000001a7f14c01b0;
LS_000001a7f152d480_0_4 .concat8 [ 1 0 0 0], L_000001a7f14c0840;
L_000001a7f152d480 .concat8 [ 4 1 0 0], LS_000001a7f152d480_0_0, LS_000001a7f152d480_0_4;
L_000001a7f152e740 .part L_000001a7f152d480, 4, 1;
S_000001a7f147d540 .scope generate, "genblk1[0]" "genblk1[0]" 2 44, 2 44 0, S_000001a7f147d3b0;
 .timescale 0 0;
P_000001a7f14bc060 .param/l "i" 0 2 44, +C4<00>;
L_000001a7f14c07d0 .functor AND 1, L_000001a7f152c550, L_000001a7f152b790, C4<1>, C4<1>;
v000001a7f14be120_0 .net *"_ivl_3", 0 0, L_000001a7f152c550;  1 drivers
v000001a7f14be260_0 .net *"_ivl_4", 0 0, L_000001a7f152b790;  1 drivers
S_000001a7f1492ce0 .scope module, "f2" "JK_FlipFlop" 2 46, 2 23 0, S_000001a7f147d540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 1 "clk";
v000001a7f14bdf40_0 .net "J", 0 0, L_000001a7f152be70;  1 drivers
v000001a7f14bdfe0_0 .net "K", 0 0, L_000001a7f152c2d0;  1 drivers
v000001a7f14be1c0_0 .var "Q", 0 0;
v000001a7f14be080_0 .net "clear", 0 0, v000001a7f152b3d0_0;  alias, 1 drivers
v000001a7f14be800_0 .net "clk", 0 0, v000001a7f152b150_0;  alias, 1 drivers
E_000001a7f14bc1a0 .event posedge, v000001a7f14be800_0;
S_000001a7f1492e70 .scope generate, "genblk1[1]" "genblk1[1]" 2 44, 2 44 0, S_000001a7f147d3b0;
 .timescale 0 0;
P_000001a7f14bc2e0 .param/l "i" 0 2 44, +C4<01>;
L_000001a7f14c0a00 .functor AND 1, L_000001a7f152a6b0, L_000001a7f152b970, C4<1>, C4<1>;
v000001a7f152b510_0 .net *"_ivl_3", 0 0, L_000001a7f152a6b0;  1 drivers
v000001a7f152a930_0 .net *"_ivl_4", 0 0, L_000001a7f152b970;  1 drivers
S_000001a7f14c4a60 .scope module, "f2" "JK_FlipFlop" 2 46, 2 23 0, S_000001a7f1492e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 1 "clk";
v000001a7f14be300_0 .net "J", 0 0, L_000001a7f152b830;  1 drivers
v000001a7f152a750_0 .net "K", 0 0, L_000001a7f152b8d0;  1 drivers
v000001a7f152a7f0_0 .var "Q", 0 0;
v000001a7f152af70_0 .net "clear", 0 0, v000001a7f152b3d0_0;  alias, 1 drivers
v000001a7f152ab10_0 .net "clk", 0 0, v000001a7f152b150_0;  alias, 1 drivers
S_000001a7f14c4bf0 .scope generate, "genblk1[2]" "genblk1[2]" 2 44, 2 44 0, S_000001a7f147d3b0;
 .timescale 0 0;
P_000001a7f14bb920 .param/l "i" 0 2 44, +C4<010>;
L_000001a7f14c01b0 .functor AND 1, L_000001a7f152bbf0, L_000001a7f152bc90, C4<1>, C4<1>;
v000001a7f152b1f0_0 .net *"_ivl_3", 0 0, L_000001a7f152bbf0;  1 drivers
v000001a7f152abb0_0 .net *"_ivl_4", 0 0, L_000001a7f152bc90;  1 drivers
S_000001a7f14c4d80 .scope module, "f2" "JK_FlipFlop" 2 46, 2 23 0, S_000001a7f14c4bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 1 "clk";
v000001a7f152c370_0 .net "J", 0 0, L_000001a7f152bd30;  1 drivers
v000001a7f152b290_0 .net "K", 0 0, L_000001a7f152ba10;  1 drivers
v000001a7f152a9d0_0 .var "Q", 0 0;
v000001a7f152c190_0 .net "clear", 0 0, v000001a7f152b3d0_0;  alias, 1 drivers
v000001a7f152b650_0 .net "clk", 0 0, v000001a7f152b150_0;  alias, 1 drivers
S_000001a7f152c670 .scope generate, "genblk1[3]" "genblk1[3]" 2 44, 2 44 0, S_000001a7f147d3b0;
 .timescale 0 0;
P_000001a7f14bc620 .param/l "i" 0 2 44, +C4<011>;
L_000001a7f14c0840 .functor AND 1, L_000001a7f152cbc0, L_000001a7f152cda0, C4<1>, C4<1>;
v000001a7f152a890_0 .net *"_ivl_3", 0 0, L_000001a7f152cbc0;  1 drivers
v000001a7f152b330_0 .net *"_ivl_4", 0 0, L_000001a7f152cda0;  1 drivers
S_000001a7f152c800 .scope module, "f2" "JK_FlipFlop" 2 46, 2 23 0, S_000001a7f152c670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 1 "clk";
v000001a7f152bf10_0 .net "J", 0 0, L_000001a7f152e380;  1 drivers
v000001a7f152c0f0_0 .net "K", 0 0, L_000001a7f152d660;  1 drivers
v000001a7f152ac50_0 .var "Q", 0 0;
v000001a7f152bfb0_0 .net "clear", 0 0, v000001a7f152b3d0_0;  alias, 1 drivers
v000001a7f152acf0_0 .net "clk", 0 0, v000001a7f152b150_0;  alias, 1 drivers
    .scope S_000001a7f14c8ff0;
T_0 ;
    %wait E_000001a7f14bbd60;
    %load/vec4 v000001a7f14bdd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f14be760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a7f14be620_0;
    %assign/vec4 v000001a7f14be760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a7f1492ce0;
T_1 ;
    %wait E_000001a7f14bc1a0;
    %load/vec4 v000001a7f14be080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f14be1c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a7f14bdf40_0;
    %load/vec4 v000001a7f14bdfe0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a7f14bdf40_0;
    %assign/vec4 v000001a7f14be1c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001a7f14bdf40_0;
    %load/vec4 v000001a7f14bdfe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001a7f14be1c0_0;
    %inv;
    %assign/vec4 v000001a7f14be1c0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a7f14c4a60;
T_2 ;
    %wait E_000001a7f14bc1a0;
    %load/vec4 v000001a7f152af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f152a7f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a7f14be300_0;
    %load/vec4 v000001a7f152a750_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001a7f14be300_0;
    %assign/vec4 v000001a7f152a7f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a7f14be300_0;
    %load/vec4 v000001a7f152a750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001a7f152a7f0_0;
    %inv;
    %assign/vec4 v000001a7f152a7f0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a7f14c4d80;
T_3 ;
    %wait E_000001a7f14bc1a0;
    %load/vec4 v000001a7f152c190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f152a9d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a7f152c370_0;
    %load/vec4 v000001a7f152b290_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001a7f152c370_0;
    %assign/vec4 v000001a7f152a9d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001a7f152c370_0;
    %load/vec4 v000001a7f152b290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a7f152a9d0_0;
    %inv;
    %assign/vec4 v000001a7f152a9d0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a7f152c800;
T_4 ;
    %wait E_000001a7f14bc1a0;
    %load/vec4 v000001a7f152bfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f152ac50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a7f152bf10_0;
    %load/vec4 v000001a7f152c0f0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a7f152bf10_0;
    %assign/vec4 v000001a7f152ac50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a7f152bf10_0;
    %load/vec4 v000001a7f152c0f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a7f152ac50_0;
    %inv;
    %assign/vec4 v000001a7f152ac50_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a7f14c9180;
T_5 ;
    %vpi_call 2 71 "$monitor", $time, " carry=%b, A[3]=%b, A[2]=%b, A[1]=%b, A[0]=%b", v000001a7f152aed0_0, &PV<v000001a7f152c4b0_0, 3, 1>, &PV<v000001a7f152c4b0_0, 2, 1>, &PV<v000001a7f152c4b0_0, 1, 1>, &PV<v000001a7f152c4b0_0, 0, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f152b150_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7f152b150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7f152b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a7f152b3d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f152b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7f152b3d0_0, 0;
T_5.0 ;
    %load/vec4 v000001a7f152aed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_5.1, 4;
    %delay 10, 0;
    %load/vec4 v000001a7f152b150_0;
    %inv;
    %assign/vec4 v000001a7f152b150_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "counter_general.vl";
