{"version":3,"sources":["../../src/cpu/dec.ts"],"names":["createDecR","opCode","register","InstructionDefinition","decrementRegister"],"mappings":";;;;;;;AAAA;;AAGO,IAAMA,UAAU,GAAG,SAAbA,UAAa,CACxBC,MADwB,EAExBC,QAFwB;AAAA,SAIxB,IAAIC,mCAAJ,CAA0BF,MAA1B,gBAAyCC,QAAzC,GAAqDE,iBAArD,CACEF,QADF,CAJwB;AAAA,CAAnB","sourcesContent":["import { Instruction, InstructionDefinition, OpCode } from \"./instructions\";\nimport { ByteRegister } from \"./registers\";\n\nexport const createDecR = (\n  opCode: OpCode,\n  register: ByteRegister\n): Instruction =>\n  new InstructionDefinition(opCode, `DEC ${register}`).decrementRegister(\n    register\n  );\n"],"file":"dec.js"}