
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8487773 heartbeat IPC: 1.76276 cumulative IPC: 1.76276 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14119474 heartbeat IPC: 1.77566 cumulative IPC: 1.76919 (Simulation time: 0 hr 2 min 15 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19724889 heartbeat IPC: 1.78399 cumulative IPC: 1.7741 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25370376 heartbeat IPC: 1.77133 cumulative IPC: 1.7734 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 31005530 heartbeat IPC: 1.77457 cumulative IPC: 1.77364 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36594581 heartbeat IPC: 1.78921 cumulative IPC: 1.77621 (Simulation time: 0 hr 5 min 39 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42192368 heartbeat IPC: 1.78642 cumulative IPC: 1.77766 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47859179 heartbeat IPC: 1.76466 cumulative IPC: 1.77603 (Simulation time: 0 hr 7 min 21 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53466118 heartbeat IPC: 1.7835 cumulative IPC: 1.77686 (Simulation time: 0 hr 8 min 10 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 59026269 heartbeat IPC: 1.79851 cumulative IPC: 1.779 (Simulation time: 0 hr 9 min 2 sec) 
Finished CPU 0 instructions: 100000003 cycles: 56211407 cumulative IPC: 1.779 (Simulation time: 0 hr 9 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.779 instructions: 100000003 cycles: 56211407
cpu0_DTLB TOTAL     ACCESS:   16101871  HIT:   15018801  MISS:    1083070
cpu0_DTLB LOAD      ACCESS:   10874683  HIT:    9809365  MISS:    1065318
cpu0_DTLB RFO       ACCESS:    5227188  HIT:    5209436  MISS:      17752
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.5304 cycles
cpu0_ITLB TOTAL     ACCESS:    1803846  HIT:    1803846  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1803846  HIT:    1803846  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2749692  HIT:    2749692  MISS:          0
cpu0_L1I LOAD      ACCESS:    2749692  HIT:    2749692  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083070  HIT:    1076118  MISS:       6952
cpu0_STLB LOAD      ACCESS:    1065318  HIT:    1060419  MISS:       4899
cpu0_STLB RFO       ACCESS:      17752  HIT:      15699  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 213.601 cycles
cpu0_L1D TOTAL     ACCESS:   18598833  HIT:   17938046  MISS:     660787
cpu0_L1D LOAD      ACCESS:   10915339  HIT:   10434608  MISS:     480731
cpu0_L1D RFO       ACCESS:    7676856  HIT:    7501435  MISS:     175421
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6638  HIT:       2003  MISS:       4635
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.526 cycles
cpu0_L2C TOTAL     ACCESS:     838851  HIT:     409937  MISS:     428914
cpu0_L2C LOAD      ACCESS:     480704  HIT:     197412  MISS:     283292
cpu0_L2C RFO       ACCESS:     175373  HIT:      34917  MISS:     140456
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178139  HIT:     173207  MISS:       4932
cpu0_L2C TRANSLATION ACCESS:       4635  HIT:       4401  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.91 cycles
LLC TOTAL     ACCESS:     580529  HIT:     243566  MISS:     336963
LLC LOAD      ACCESS:     283292  HIT:      92951  MISS:     190341
LLC RFO       ACCESS:     140456  HIT:      63783  MISS:      76673
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156547  HIT:      86744  MISS:      69803
LLC TRANSLATION ACCESS:        234  HIT:         88  MISS:        146
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 221.674 cycles
OPTgen accesses: 7361
OPTgen hits: 2818
OPTgen hit rate: 38.2828



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      19203  ROW_BUFFER_MISS:     247957
 DBUS AVG_CONGESTED_CYCLE:    3.99729
 WQ ROW_BUFFER_HIT:       5363  ROW_BUFFER_MISS:      75882  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.718
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

