<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4186" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4186{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4186{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4186{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4186{left:69px;bottom:572px;letter-spacing:0.13px;}
#t5_4186{left:151px;bottom:572px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t6_4186{left:69px;bottom:523px;letter-spacing:-0.09px;}
#t7_4186{left:154px;bottom:523px;letter-spacing:-0.09px;}
#t8_4186{left:69px;bottom:500px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t9_4186{left:502px;bottom:507px;}
#ta_4186{left:517px;bottom:500px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tb_4186{left:69px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_4186{left:69px;bottom:467px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#td_4186{left:69px;bottom:450px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#te_4186{left:69px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_4186{left:69px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_4186{left:69px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_4186{left:69px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_4186{left:69px;bottom:350px;}
#tj_4186{left:95px;bottom:354px;letter-spacing:-0.17px;}
#tk_4186{left:132px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_4186{left:69px;bottom:327px;}
#tm_4186{left:95px;bottom:331px;letter-spacing:-0.17px;}
#tn_4186{left:157px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_4186{left:69px;bottom:308px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tp_4186{left:69px;bottom:291px;letter-spacing:-0.13px;}
#tq_4186{left:282px;bottom:1086px;letter-spacing:0.15px;word-spacing:-0.02px;}
#tr_4186{left:76px;bottom:1063px;letter-spacing:-0.14px;}
#ts_4186{left:153px;bottom:1063px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tt_4186{left:237px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tu_4186{left:525px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tv_4186{left:92px;bottom:1039px;letter-spacing:-0.1px;}
#tw_4186{left:139px;bottom:1039px;letter-spacing:-0.15px;}
#tx_4186{left:236px;bottom:1039px;letter-spacing:-0.14px;}
#ty_4186{left:304px;bottom:1039px;letter-spacing:-0.11px;}
#tz_4186{left:88px;bottom:1014px;letter-spacing:-0.11px;}
#t10_4186{left:139px;bottom:1014px;letter-spacing:-0.14px;}
#t11_4186{left:139px;bottom:998px;letter-spacing:-0.12px;}
#t12_4186{left:236px;bottom:1014px;}
#t13_4186{left:304px;bottom:1014px;letter-spacing:-0.12px;}
#t14_4186{left:304px;bottom:993px;letter-spacing:-0.11px;}
#t15_4186{left:304px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t16_4186{left:304px;bottom:959px;letter-spacing:-0.11px;}
#t17_4186{left:304px;bottom:943px;letter-spacing:-0.11px;}
#t18_4186{left:304px;bottom:926px;letter-spacing:-0.11px;}
#t19_4186{left:304px;bottom:909px;letter-spacing:-0.11px;}
#t1a_4186{left:304px;bottom:888px;letter-spacing:-0.11px;}
#t1b_4186{left:304px;bottom:871px;letter-spacing:-0.12px;}
#t1c_4186{left:304px;bottom:854px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t1d_4186{left:304px;bottom:837px;letter-spacing:-0.11px;}
#t1e_4186{left:84px;bottom:813px;letter-spacing:-0.13px;}
#t1f_4186{left:139px;bottom:813px;letter-spacing:-0.13px;}
#t1g_4186{left:236px;bottom:813px;}
#t1h_4186{left:304px;bottom:813px;letter-spacing:-0.12px;}
#t1i_4186{left:304px;bottom:791px;letter-spacing:-0.11px;}
#t1j_4186{left:304px;bottom:774px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#t1k_4186{left:304px;bottom:758px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1l_4186{left:304px;bottom:741px;letter-spacing:-0.11px;}
#t1m_4186{left:304px;bottom:724px;letter-spacing:-0.12px;}
#t1n_4186{left:304px;bottom:703px;letter-spacing:-0.11px;}
#t1o_4186{left:304px;bottom:686px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t1p_4186{left:304px;bottom:669px;letter-spacing:-0.11px;}
#t1q_4186{left:304px;bottom:648px;letter-spacing:-0.11px;}
#t1r_4186{left:304px;bottom:631px;letter-spacing:-0.11px;}
#t1s_4186{left:279px;bottom:246px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t1t_4186{left:98px;bottom:224px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1u_4186{left:335px;bottom:224px;letter-spacing:-0.12px;}
#t1v_4186{left:675px;bottom:224px;letter-spacing:-0.13px;}
#t1w_4186{left:78px;bottom:199px;letter-spacing:-0.12px;}
#t1x_4186{left:197px;bottom:199px;letter-spacing:-0.11px;}
#t1y_4186{left:197px;bottom:182px;letter-spacing:-0.11px;}
#t1z_4186{left:553px;bottom:199px;letter-spacing:-0.12px;}
#t20_4186{left:96px;bottom:158px;letter-spacing:-0.12px;}
#t21_4186{left:108px;bottom:141px;letter-spacing:-0.14px;}
#t22_4186{left:197px;bottom:158px;letter-spacing:-0.11px;}
#t23_4186{left:197px;bottom:141px;letter-spacing:-0.12px;}
#t24_4186{left:553px;bottom:158px;letter-spacing:-0.12px;}

.s1_4186{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4186{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4186{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4186{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4186{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4186{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4186{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4186{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_4186{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_4186{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_4186{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4186" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4186Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4186" style="-webkit-user-select: none;"><object width="935" height="1210" data="4186/4186.svg" type="image/svg+xml" id="pdf4186" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4186" class="t s1_4186">33-24 </span><span id="t2_4186" class="t s1_4186">Vol. 3C </span>
<span id="t3_4186" class="t s2_4186">INTEL® PROCESSOR TRACE </span>
<span id="t4_4186" class="t s3_4186">33.2.9 </span><span id="t5_4186" class="t s3_4186">Interaction of Intel® Processor Trace and Other Processor Features </span>
<span id="t6_4186" class="t s4_4186">33.2.9.1 </span><span id="t7_4186" class="t s4_4186">Intel® Transactional Synchronization Extensions (Intel® TSX) </span>
<span id="t8_4186" class="t s5_4186">The operation of Intel TSX is described in Chapter 14 of the Intel </span>
<span id="t9_4186" class="t s6_4186">® </span>
<span id="ta_4186" class="t s5_4186">64 and IA-32 Architectures Software Developer’s </span>
<span id="tb_4186" class="t s5_4186">Manual, Volume 1. For tracing purpose, packet generation does not distinguish between hardware lock elision </span>
<span id="tc_4186" class="t s5_4186">(HLE) and restricted transactional memory (RTM), but speculative execution does have impacts on the trace </span>
<span id="td_4186" class="t s5_4186">output. Specifically, packets are generated as instructions complete, even for instructions in a transactional region </span>
<span id="te_4186" class="t s5_4186">that is later aborted. For this reason, debugging software will need indication of the beginning and end of a trans- </span>
<span id="tf_4186" class="t s5_4186">actional region; this will allow software to understand when instructions are part of a transactional region and </span>
<span id="tg_4186" class="t s5_4186">whether that region has been committed. </span>
<span id="th_4186" class="t s5_4186">To enable this, TSX information is included in a MODE packet leaf. The mode bits in the leaf are: </span>
<span id="ti_4186" class="t s7_4186">• </span><span id="tj_4186" class="t s8_4186">InTX</span><span id="tk_4186" class="t s5_4186">: Set to 1 on an TSX transaction begin, and cleared on transaction commit or abort. </span>
<span id="tl_4186" class="t s7_4186">• </span><span id="tm_4186" class="t s8_4186">TXAbort</span><span id="tn_4186" class="t s5_4186">: Set to 1 only when InTX transitions from 1 to 0 on an abort. Cleared otherwise. </span>
<span id="to_4186" class="t s5_4186">If BranchEn=1, this MODE packet will be sent each time the transaction status changes. See Table 33-10 for </span>
<span id="tp_4186" class="t s5_4186">details. </span>
<span id="tq_4186" class="t s9_4186">Table 33-9. IA32_RTIT_OUTPUT_MASK_PTRS MSR </span>
<span id="tr_4186" class="t sa_4186">Position </span><span id="ts_4186" class="t sa_4186">Bit Name </span><span id="tt_4186" class="t sa_4186">At Reset </span><span id="tu_4186" class="t sa_4186">Bit Description </span>
<span id="tv_4186" class="t sb_4186">6:0 </span><span id="tw_4186" class="t sb_4186">LowerMask </span><span id="tx_4186" class="t sb_4186">7FH </span><span id="ty_4186" class="t sb_4186">Forced to 1, writes are ignored. </span>
<span id="tz_4186" class="t sb_4186">31:7 </span><span id="t10_4186" class="t sb_4186">MaskOrTableO </span>
<span id="t11_4186" class="t sb_4186">ffset </span>
<span id="t12_4186" class="t sb_4186">0 </span><span id="t13_4186" class="t sb_4186">The use of this field depends on the value of IA32_RTIT_CTL.ToPA: </span>
<span id="t14_4186" class="t sb_4186">0: This field holds bits 31:7 of the mask value for the single, contiguous physical output </span>
<span id="t15_4186" class="t sb_4186">region. The size of this field indicates that regions can be of size 128B up to 4GB. This value </span>
<span id="t16_4186" class="t sb_4186">(combined with the lower 7 bits, which are reserved to 1) will be ANDed with the </span>
<span id="t17_4186" class="t sb_4186">OutputOffset field to determine the next write address. All 1s in this field should be </span>
<span id="t18_4186" class="t sb_4186">consecutive and starting at bit 7, otherwise the region will not be contiguous, and an </span>
<span id="t19_4186" class="t sb_4186">operational error (Section 33.3.10) will be signaled when TraceEn is set. </span>
<span id="t1a_4186" class="t sb_4186">1: This field holds bits 27:3 of the offset pointer into the current ToPA table. This value can </span>
<span id="t1b_4186" class="t sb_4186">be added to the IA32_RTIT_OUTPUT_BASE value to produce a pointer to the current ToPA </span>
<span id="t1c_4186" class="t sb_4186">table entry, which itself is a pointer to the current output region. In this scenario, the lower 7 </span>
<span id="t1d_4186" class="t sb_4186">reserved bits are ignored. This field supports tables up to 256 MBytes in size. </span>
<span id="t1e_4186" class="t sb_4186">63:32 </span><span id="t1f_4186" class="t sb_4186">OutputOffset </span><span id="t1g_4186" class="t sb_4186">0 </span><span id="t1h_4186" class="t sb_4186">The use of this field depends on the value of IA32_RTIT_CTL.ToPA: </span>
<span id="t1i_4186" class="t sb_4186">0: This is bits 31:0 of the offset pointer into the single, contiguous physical output region. </span>
<span id="t1j_4186" class="t sb_4186">This value will be added to the IA32_RTIT_OUTPUT_BASE value to form the physical address </span>
<span id="t1k_4186" class="t sb_4186">at which the next byte of packet output data will be written. This value must be less than or </span>
<span id="t1l_4186" class="t sb_4186">equal to the MaskOrTableOffset field, otherwise an operational error (Section 33.3.10) will </span>
<span id="t1m_4186" class="t sb_4186">be signaled when TraceEn is set. </span>
<span id="t1n_4186" class="t sb_4186">1: This field holds bits 31:0 of the offset pointer into the current ToPA output region. This </span>
<span id="t1o_4186" class="t sb_4186">value will be added to the output region base field, found in the current ToPA table entry, to </span>
<span id="t1p_4186" class="t sb_4186">form the physical address at which the next byte of trace output data will be written. </span>
<span id="t1q_4186" class="t sb_4186">This value must be less than the ToPA entry size, otherwise an operational error (Section </span>
<span id="t1r_4186" class="t sb_4186">33.3.10) will be signaled when TraceEn is set. </span>
<span id="t1s_4186" class="t s9_4186">Table 33-10. TSX Packet Scenarios with BranchEn=1 </span>
<span id="t1t_4186" class="t sa_4186">TSX Event </span><span id="t1u_4186" class="t sa_4186">Instruction </span><span id="t1v_4186" class="t sa_4186">Packets </span>
<span id="t1w_4186" class="t sb_4186">Transaction Begin </span><span id="t1x_4186" class="t sb_4186">Either XBEGIN or XACQUIRE lock (the latter if executed </span>
<span id="t1y_4186" class="t sb_4186">transactionally) </span>
<span id="t1z_4186" class="t sb_4186">MODE(TXAbort=0, InTX=1), FUP(CurrentIP) </span>
<span id="t20_4186" class="t sb_4186">Transaction </span>
<span id="t21_4186" class="t sb_4186">Commit </span>
<span id="t22_4186" class="t sb_4186">Either XEND or XRELEASE lock, if transactional execution </span>
<span id="t23_4186" class="t sb_4186">ends. This happens only on the outermost commit </span>
<span id="t24_4186" class="t sb_4186">MODE(TXAbort=0, InTX=0), FUP(CurrentIP) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
