{
    "TRA": 42,
    "CP": 0,
    "ACC": 0.0,
    "TRR": 1,
    "TRRC": 0,
    "TRRW": 1,
    "ACCRR": 0.0,
    "MISSREGS": [
        "0x40000518",
        "0x40000578",
        "0x40002008",
        "0x40002120",
        "0x40002304",
        "0x40002308",
        "0x40002500",
        "0x40002508",
        "0x4000250c",
        "0x40002510",
        "0x40002514",
        "0x40002524",
        "0x40002534",
        "0x40002538",
        "0x40002544",
        "0x40002548",
        "0x4000256c",
        "0x4000b000",
        "0x4000b004",
        "0x4000b008",
        "0x4000b104",
        "0x4000b304",
        "0x4000b508",
        "0x40010304",
        "0x40010504",
        "0x40010508",
        "0x4001050c",
        "0x4001114c",
        "0x40011304",
        "0x40011308",
        "0x40011348",
        "0x4001154c",
        "0x4001e400",
        "0x4001e504",
        "0x4001e508"
    ],
    "MISSCATS": [
        "0x40002000",
        "0x4000200c"
    ],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40000400",
            "0x40000418",
            "TIMx capture/compare mode register 1 (TIMx_CCMR1)",
            "CR",
            "SR",
            1,
            0,
            "NO",
            ""
        ]
    ],
    "NUMPER": 10,
    "NUMSRSITES": 3,
    "SRSITES": [
        "0x1ee",
        "0x140f6",
        "0x144e4"
    ],
    "INTERRUPTS": [
        32,
        33,
        18,
        27
    ],
    "NUMINTERRUPTS": 4
}