/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [22:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  reg [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(celloutsig_1_13z ? celloutsig_1_3z[10] : celloutsig_1_15z);
  assign celloutsig_0_5z = !(celloutsig_0_2z[2] ? celloutsig_0_4z[0] : celloutsig_0_0z);
  assign celloutsig_0_8z = !(celloutsig_0_3z[10] ? in_data[32] : celloutsig_0_6z);
  assign celloutsig_0_15z = !(celloutsig_0_6z ? celloutsig_0_13z[20] : celloutsig_0_14z);
  assign celloutsig_1_5z = ~celloutsig_1_2z[5];
  assign celloutsig_0_0z = ~((in_data[76] | in_data[71]) & in_data[95]);
  assign celloutsig_1_8z = ~((in_data[123] | celloutsig_1_6z[3]) & celloutsig_1_5z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z[0] | celloutsig_1_4z[4]) & celloutsig_1_1z);
  assign celloutsig_1_13z = ~((celloutsig_1_3z[5] | celloutsig_1_3z[15]) & celloutsig_1_10z[8]);
  assign celloutsig_1_14z = ~((celloutsig_1_4z[0] | celloutsig_1_3z[2]) & celloutsig_1_8z);
  assign celloutsig_1_15z = ~((celloutsig_1_14z | celloutsig_1_13z) & celloutsig_1_10z[7]);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_3z[10]) & celloutsig_0_4z[3]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z[4] | celloutsig_0_3z[3]) & celloutsig_0_2z[0]);
  assign celloutsig_0_1z = ~((in_data[81] | in_data[47]) & in_data[22]);
  assign celloutsig_0_14z = { in_data[67:62], celloutsig_0_5z } >= { celloutsig_0_9z[5], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_13z } && celloutsig_1_3z[14:9];
  assign celloutsig_0_11z = { in_data[32:27], celloutsig_0_1z, celloutsig_0_7z } && { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && in_data[136:124];
  assign celloutsig_0_4z = celloutsig_0_3z[8:4] * { celloutsig_0_3z[7:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_9z[5:3], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z } * { celloutsig_0_3z[7:2], celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[13:11], celloutsig_0_0z, celloutsig_0_1z } * in_data[56:52];
  assign celloutsig_1_3z = { celloutsig_1_2z[6:4], celloutsig_1_2z, celloutsig_1_1z } * in_data[160:144];
  assign celloutsig_1_6z = ~ celloutsig_1_4z[4:1];
  assign celloutsig_0_9z = ~ { in_data[77:67], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_13z = { in_data[77:58], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } >> { celloutsig_0_9z[12:9], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[145:142] >> in_data[145:142];
  assign celloutsig_0_3z = in_data[80:66] <<< in_data[26:12];
  assign celloutsig_0_10z = celloutsig_0_4z[3:1] <<< { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_23z, celloutsig_0_23z } <<< { celloutsig_0_16z[4:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[160:151], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ^ in_data[130:118];
  always_latch
    if (clkin_data[96]) celloutsig_0_23z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_23z = in_data[3:1];
  always_latch
    if (!clkin_data[160]) celloutsig_1_4z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_4z = celloutsig_1_3z[9:5];
  assign { celloutsig_1_10z[4], celloutsig_1_10z[8:5] } = { celloutsig_1_8z, celloutsig_1_4z[4:1] } ^ { celloutsig_1_2z[7], celloutsig_1_2z[11:8] };
  assign { out_data[100], out_data[104:101], out_data[110:105] } = { celloutsig_1_10z[4], celloutsig_1_10z[8:5], celloutsig_1_3z[12:7] } ^ { celloutsig_1_4z[4], celloutsig_1_0z, in_data[166:162], celloutsig_1_9z };
  assign celloutsig_1_10z[3:0] = 4'h0;
  assign { out_data[128], out_data[99:96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_4z[3:0], celloutsig_0_23z, celloutsig_0_24z };
endmodule
