Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 648b256be898471b887c57472cddac5c --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Multiplier_tb_behav xil_defaultlib.Multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'data' [D:/VivadoProject/project_4/project_4.srcs/sources_1/new/Multiplier.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture unsign_multiplier_arch of entity xil_defaultlib.unsign_multiplier [unsign_multiplier_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture sign_multiplier_arch of entity xil_defaultlib.sign_multiplier [sign_multiplier_default]
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multiplier_tb_behav
