## Hi there ðŸ‘‹
Iâ€™m Raj
Iâ€™m a Computer Engineering graduate student with a strong focus on ASIC/FPGA Design & Verification and Embedded Systems. I enjoy building reliable, high-performance hardwareâ€”from RTL design and UVM-based verification to FPGA prototyping and system bring-up.

ðŸ”§ What I work on
ASIC / FPGA Design & Verification: RTL (Verilog/SystemVerilog), UVM, functional & coverage-driven verification
Computer Architecture: Pipelined processors, AXI/I2C protocols, SoC-level concepts
Embedded Systems: Bare-metal & RTOS-based firmware, hardware/software integration
Automation & Tooling: Regression scripting, test automation, workflow optimization

ðŸ§  Technical Skills
HDL: Verilog, SystemVerilog, VHDL
Verification: UVM, functional coverage, assertions, waveform debugging
Programming: C, C++, Python, Tcl
EDA & Tools: Vivado, ModelSim/Questa, Synopsys VCS (simulation), Git
Platforms: FPGA (Basys/Xilinx), embedded MCUs, lab bring-up

ðŸš€ What Iâ€™m aiming for
Iâ€™m actively seeking internship and full-time roles in Design Verification, ASIC/FPGA Design, and Embedded Systems, where I can contribute to production-quality hardware and continue learning from industry experts.

<!--
**RajBalan2002/RajBalan2002** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
