[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DAC8550IBDGKR production of TEXAS INSTRUMENTS from the text:VDD\nVOUT\nShift Register\nGNDSYNC\nSCLK\nDINDAC Register16-Bit DAC\n1616VREF REF (+)\nPWB\nControlResistor\nNetworkVFB\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017\nDAC8550 16-bit, Ultra-Low Glitch, Voltage Output Digital-To-Analog Converter\n11Features\n1•Relative Accuracy: 8LSB\n•Glitch Energy: 0.1nV-s\n•Micro Power Operation: 140μAat2.7V\n•Power-On Reset toMidscale\n•Power Supply: 2.7Vto5.5V\n•16-Bit Monotonic\n•Settling Time: 10μsto±0.003% FSR\n•Low-Power Serial Interface with Schmitt-Triggered\nInputs\n•On-Chip Output Buffer Amplifier with Rail-to-Rail\nOutput Amplifier\n•Power-Down Capability\n•2\'sComplement Input\n•SYNC Interrupt Facility\n•Drop-In Compatible with DAC8531/01 and\nDAC8551 (Binary Input)\n•Available inaTiny MSOP-8 Package\n2Applications\n•Process Control\n•Data Acquisition Systems\n•Closed-Loop Servo-Control\n•PCPeripherals\n•Portable Instrumentation\n•Programmable Attenuation3Description\nThe DAC8550 isasmall, low-power, voltage output,\n16-bit digital-to-analog converter (DAC). Itis\nmonotonic, provides good linearity, and minimizes\nundesired code-to-code transient voltages. The\nDAC8550 uses aversatile, 3-wire serial interface that\noperates atclock rates ofupto30MHz and is\ncompatible with standard SPI™,QSPI ™,\nMicrowire ™,and digital signal processor (DSP)\ninterfaces.\nThe DAC8550 requires anexternal reference voltage\ntosetitsoutput range. The DAC8550 incorporates a\npower-on reset circuit that ensures that theDAC\noutput powers upatmidscale andremains there until\navalid write takes place tothedevice. The DAC8550\ncontains apower-down feature, accessed over the\nserial interface, thatreduces thecurrent consumption\nofthedevice to200nAat5V.\nThe low-power consumption ofthisdevice innormal\noperation makes itideal forportable, battery-operated\nequipment. Power consumption is0.38 mW at2.7V,\nreducing toless than 1μWinpower-down mode.\nTheDAC8550 isavailable inanMSOP-8 package.\nForadditional flexibilty, see theDAC8551, abinary-\ncoded counterpart totheDAC8550.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDAC8550 VSSOP (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nFunctional Block Diagram\n2DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Timing Characteristics ............................................... 7\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 16\n7.1 Overview ................................................................. 16\n7.2 Functional Block Diagram ....................................... 16\n7.3 Feature Description ................................................. 16\n7.4 Device Functional Modes ........................................ 187.5 Programming ........................................................... 18\n8Application andImplementation ........................ 20\n8.1 Application Information ............................................ 20\n8.2 Typical Applications ................................................ 21\n8.3 System Examples ................................................... 23\n9Power Supply Recommendations ...................... 24\n10Layout ................................................................... 24\n10.1 Layout Guidelines ................................................. 24\n10.2 Layout Example .................................................... 24\n11Device andDocumentation Support ................. 25\n11.1 Documentation Support ........................................ 25\n11.2 Receiving Notification ofDocumentation Updates 25\n11.3 Community Resources .......................................... 25\n11.4 Trademarks ........................................................... 25\n11.5 Electrostatic Discharge Caution ............................ 25\n11.6 Glossary ................................................................ 25\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 25\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(February 2017) toRevision H Page\n•Changed theVILTest Conditions From: VDD=5VTo:3V≤VDD≤5.5VandFrom: VDD=3VTo:2.7V≤VDD<3V\nintheElectrical Characteristics .............................................................................................................................................. 6\n•Changed theVIHTest Conditions From: VDD=5VTo:3V≤VDD≤5.5VandFrom: VDD=3VTo:2.7V≤VDD<3V\nintheElectrical Characteristics .............................................................................................................................................. 6\nChanges from Revision F(March 2016) toRevision G Page\n•Relative accuracy DAC8550, Deleted theTYP value of±3,Changed theMAX value From: ±8To:±16inthe\nElectrical Characteristics ....................................................................................................................................................... 6\n•Relative accuracy DAC8550B, Deleted theTYP value of±3,Changed theMAX value From: ±8To:±12inthe\nElectrical Characteristics ....................................................................................................................................................... 6\nChanges from Revision E(March 2012) toRevision F Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n•Changed Differential nonlinearity Test Conditions From: 16-bit monotonic To:three separate entries intheElectrical\nCharacteristics ....................................................................................................................................................................... 6\nChanges from Revision D(October 2006) toRevision E Page\n•Changed low-level input voltage values inElectrcial Characteristics ..................................................................................... 6\n•Changed high-level input voltage values inElectrcial Characteristics ................................................................................... 6\n3DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedChanges from Revision C(March 2006) toRevision D Page\n•Changed Features .................................................................................................................................................................. 1\n•Changed relative accuracy feature from 8LSB (Max) to3LSB ............................................................................................ 1\n•Changed micropower operation feature from 200μAat5Vto140μAat2.7V.................................................................... 1\n•Changed power consumption from 1mW at5Vto0.38 mW at2.7V.................................................................................. 1\n•Changed power-down consumption from 1mW toless than 1mW inDescription ............................................................... 1\n•Changed relative accuracy forDAC8550 typical value from ±5to±3.................................................................................... 6\n•Changed reference current input range forVREF=5Vfrom 50to40.................................................................................... 6\n•Deleted reference current included from IDD(normal mode) testconditions .......................................................................... 6\n•Changed IDD(normal mode) typical values from 200and180to160and140...................................................................... 6\n•Changed Timing Diagram andTiming Characteristics ........................................................................................................... 7\n1\n2\n3\n4DAC85508\n7\n6\n5V\nV\nV\nVDD\nREF\nFB\nOUTGND\nD\nSCLK\nSYNCIN\n4DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nDGK Package\n8-Pin VSSOP\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nVDD 1 PWR Power-supply input\nVREF 2 I Reference voltage input\nVFB 3 I Feedback connection fortheoutput amplifier\nVOUT 4 O Analog output voltage from DAC. Theoutput amplifier hasrail-to-rail operation.\nSYNC 5 ILevel-triggered control input (active LOW). This istheframe synchronization signal fortheinput data.\nWhen SYNC goes LOW, itenables theinput shift register anddata istransferred inonthefalling edges\nofthefollowing clocks. TheDAC isupdated following the24th clock (unless SYNC istaken HIGH before\nthisedge, inwhich case therising edge ofSYNC acts asaninterrupt andthewrite sequence isignored\nbytheDAC8550). Schmitt-Trigger logic input.\nSCLK 6 I Serial clock input. Data canbetransferred atrates upto30MHz Schmitt-Trigger logic input.\nDIN 7 ISerial data input. Data isclocked intothe24-bit input shift register oneach falling edge oftheserial clock\ninput. Schmitt-Trigger logic input.\nGND 8 GND Ground reference point forallcircuitry onthepart\n5DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage GND –0.3 6 V\nDigital input voltage range GND –0.3 VDD+0.3 V\nOutput voltage GND –0.3 VDD+0.3 V\nJunction temperature, TJ(max) 150 °C\nOperating temperature, TA –40 105 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n6.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nVDD Supply voltage 2.7 5.5 V\nDIGITAL INPUTS\nDIN Digital input voltage SCLK andSYNC 0 VDD V\nREFERENCE INPUT\nVREF Reference input voltage 0 VDD V\nAMPLIFIER FEEDBACK INPUT\nVFB Output amplifier feedback input VO V\nTEMPERATURE RANGE\nTA Operating ambient temperature –40 105 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)DAC8550\nUNIT DGK (VSSOP)\n8PINS\nRθJA Junction-to-ambient thermal resistance 206 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 44 °C/W\nRθJB Junction-to-board thermal resistance 94.2 °C/W\nψJT Junction-to-top characterization parameter 10.2 °C/W\nψJB Junction-to-board characterization parameter 92.7 °C/W\n6DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated(1) Linearity calculated using areduced code range –32283 and32063 atVREF=5V,codes –31798 and31358 atVREF=2.5V; output\nunloaded, 100mV headroom between reference andsupply.\n(2) Specified bydesign andcharacterization, notproduction tested.6.5 Electrical Characteristics\nVDD=2.7Vto5.5V,–40°Cto105°Crange (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSTATIC PERFORMANCE(1)\nResolution 16 Bits\nEL Relative accuracyMeasured bylinepassing through codes\n–32283 and32063 atVREF=5V,codes\n–31798 and31358 atVREF=2.5VDAC8550 ±16\nLSB\nDAC8550B ±12\nED Differential nonlinearity2.5V≤VREF≤5.5V,0°C≤TA≤105°C ±1 LSB\n4.2V<VREF≤5.5V,-40°C≤TA≤105°C ±1 LSB\n2.5V≤VREF≤4.2V,-40°C≤TA≤0°C ±2 LSB\nEO Zero-code error Measured bylinepassing through codes –32283 and32063 ±2 ±12 mV\nEFS Full-scale error Measured bylinepassing through codes –32283 and32063 ±0.05% ±0.5% mV\nEG Gain error Measured bylinepassing through codes –32283 and32063 ±0.02% ±0.2% mV\nZero-code error drift ±5 μV/°C\nGain temperature coefficient ±1ppm of\nFSR/ °C\nPSRR Power-supply rejection ratio RL=2kΩ,CL=200pF 0.75 mV/V\nOUTPUT CHARACTERISTICS(2)\nVO Output voltage range 0 VREF V\ntSD Output voltage settling timeTo±0.003% FSR, 1200h to8D00h, RL=2kΩ,0pF<CL<200pF 8 10\nμs\nRL=2kΩ,CL=500pF 12\nSR Slew rate 1.8 V/μs\nCapacitive load stabilityRL=∞ 470\npF\nRL=2kΩ 1000\nCode change glitch impulse 1LSB change around major carry 0.1 nV-s\nDigital feedthrough SCLK toggling, FSYNC high 0.1 nV-s\nzO DCoutput impedance Atmid-code input 1 Ω\nIOS Short-circuit currentVDD=5V 50\nmA\nVDD=3V 20\ntON Power-up timeComing outofpower-down mode, VDD=5V 2.5\nμs\nComing outofpower-down mode, VDD=3V 5\nACPERFORMANCE\nSNR Signal-to-noise ratioBW=20kHz, VDD=5V,fOUT=1kHz,\n1st19harmonics removed forSNR calculation95 dB\nTHD Total harmonic distortionBW=20kHz, VDD=5V,fOUT=1kHz,\n1st19harmonics removed forSNR calculation–85 dB\nSFDR Spurious-free dynamic rangeBW=20kHz, VDD=5V,fOUT=1kHz,\n1st19harmonics removed forSNR calculation87 dB\nSINAD Signal-to-noise anddistortionBW=20kHz, VDD=5V,fOUT=1kHz,\n1st19harmonics removed forSNR calculation84 dB\nREFERENCE INPUT\nVREF Reference voltage 0 VDD V\nII(REF) Reference current input rangeVREF=VDD=5V 40 75\nμA\nVREF=VDD=3.6V 30 45\nzI(REF) Reference input impedance 125 kΩ\nLOGIC INPUTS(2)\nInput current ±1 μA\nVIL Low-level input voltage3V≤VDD≤5.5V 0.3×VDDV\n2.7V≤VDD<3V 0.1×VDD\nVIH High-level input voltage3V≤VDD≤5.5V 0.7×VDDV\n2.7V≤VDD<3V 0.9×VDD\nPincapacitance 3 pF\nSCLK 1 24\nSYNC\nDINDB23 DB0 DB23t8\nt6t3t2t1\nt7t9\nt5t4\n7DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVDD=2.7Vto5.5V,–40°Cto105°Crange (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER REQUIREMENTS\nIDD Supply currentNormal mode, input code equals mid-\nscale, noload, does notinclude reference\ncurrent, VIH=VDD,VIL=GNDVDD=3.6Vto5.5V 160 250\nμAVDD=2.7Vto3.6V 140 240\nAllpower-down modes,\nVIH=VDD,VIL=GNDVDD=3.6Vto5.5V 0.2 2\nVDD=2.7Vto3.6V 0.05 2\nPOWER EFFICIENCY\nIOUT/IDD ILOAD =2mA, VDD=5V 89%\n(1) Allinput signals arespecified with tR=tF=5ns(10% to90% ofVDD)andtimed from avoltage level of(VIL+VIH)/2.\n(2) See Figure 1.\n(3) Maximum SCLK frequency is30MHz atVDD=3.6Vto5.5Vand20MHz atVDD=2.7Vto3.6V.6.6 Timing Characteristics\nVDD=2.7Vto5.5V,allspecifications –40°Cto105°C(unless otherwise noted)(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nt1(3)SCLK cycle timeVDD=2.7Vto3.6V 50\nns\nVDD=3.6Vto5.5V 33\nt2 SCLK HIGH timeVDD=2.7Vto3.6V 13\nns\nVDD=3.6Vto5.5V 13\nt3 SCLK LOW timeVDD=2.7Vto3.6V 22.5\nns\nVDD=3.6Vto5.5V 13\nt4 SYNC toSCLK rising edge setup timeVDD=2.7Vto3.6V 0\nns\nVDD=3.6Vto5.5V 0\nt5 Data setup timeVDD=2.7Vto3.6V 5\nns\nVDD=3.6Vto5.5V 5\nt6 Data hold timeVDD=2.7Vto3.6V 4.5\nns\nVDD=3.6Vto5.5V 4.5\nt7 24th SCLK falling edge toSYNC rising edgeVDD=2.7Vto3.6V 0\nns\nVDD=3.6Vto5.5V 0\nt8 Minimum SYNC HIGH timeVDD=2.7Vto3.6V 50\nns\nVDD=3.6Vto5.5V 33\nt9 24th SCLK falling edge toSYNC falling edge VDD=2.7Vto5.5V 100 ns\nFigure 1.Serial Write Operation\n6\n5\n4\n3\n2\n1\n0\n0 10 2 4 6 8\nI (mA)(SOURCE/SINK)VOUT(mV)DAC□Loaded□with□FFFFh\nDAC□Loaded□with□0000hV =□5.5VDD\nVREF DD=□V /c4510mV\n0\n/c455\n/c4510\n/c4540 120 0 40 80\nT emperature□( /c176C)Error□(mV)V =□5VDD\nV =□4.99VREF\n10\n5\n0\n/c455\n/c4540 120 0 40 80\nT emperature□( C) /c176Error□(mV)V =□5VDD\nV =□4.99VREF\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)V =□5V,□V =□4.99VDD REF\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)V =□5V,□V =□4.99VDD REF\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)V =□5V,□V =□4.99VDD REF\n8DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated6.7 Typical Characteristics\n6.7.1 VDD=5V\natTA=25°C,unless otherwise noted\nFigure 2.Linearity Error andDifferential Linearity Error\nvsDigital Input Code (–40°C)Figure 3.Linearity Error andDifferential Linearity Error\nvsDigital Input Code\nFigure 4.Linearity Error andDifferential Linearity Error\nvsDigital Input Code (105°C)Figure 5.Zero-Scale Error vsTemperature\nFigure 6.Full-Scale Error vsTemperature Figure 7.Source andSink Current Capability\n1800\n1600\n1400\n1200\n1000\n800\n600\n400\n200\n0\n0 1 2 3 4 5\nV (V)LOGICIDD(/c109A)TA=□25 /c176C,□SCL□Input□(all□other□inputs□=□GND)\nVDD REF=□V =□5.5V\nTime□(2 s/div) /c109V =□5V\nV =□4.096V\nFrom□Code:□D000\nTo□Code:□FFFFDD\nREFTrigger□Pulse□5V/div\nZoomed□Rising□Edge\n1mV/divRising□Edge\n1V/div\n300\n280\n260\n240\n220\n200\n180\n160\n140\n120\n100\n2.7 3.1 3.5 4.3 3.9 4.7 5.1 5.5\nV (V)DDIDD(/c109A)VREF DD=□V\nReference□Current□Included,□No□Load\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n2.7 3.1 3.5 4.3 4.7 5.1 5.5\nV (V)DDPower-Down□Current□(/c109A)VREF DD=□V\n300\n250\n200\n150\n100\n50\n0\n0 8192 24576 40960 57344 65536 16384 32768 49152\nDigital□Input□CodeIDD(/c109A)VDD REF=□V =□5V\nReference□Current□Included\n250\n200\n150\n100\n50\n0I ( A)/c109\nDDV =□V =□5VREF DD\n/c4540 /c4510 110 20 50 80\nT emperature□( C) /c176\n9DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedVDD=5V(continued)\natTA=25°C,unless otherwise noted\nFigure 8.Supply Current vsDigital Input Code Figure 9.Power-Supply Current vsTemperature\nFigure 10.Supply Current vsSupply Voltage Figure 11.Power-Down Current vsSupply Voltage\nFigure 12.Supply Current vsLogic Input Voltage5V\nFigure 13.Full-Scale Settling Time: Rising Edge\nTime□(400ns/div)V =□5V\nV =□4.096V\nFrom□Code:□8000\nTo□Code:□7FFF\nGlitch:□0.16nV-s\nMeasured□Worst□CaseDD\nREF V (500 V/div)/c109\nOUT\nTime□(400ns/div)V =□5V\nV =□4.096V\nFrom□Code:□8000\nTo□Code:□8010\nGlitch:□0.04nV-sDD\nREFV (500 V/div)/c109\nOUT\nTime□(2 s/div) /c109V =□5V\nV =□4.096V\nFrom□Code:□CFFF\nTo□Code:□4000DD\nREFTrigger□Pulse□5V/div\nZoomed□Falling□Edge\n1mV/divFalling\nEdge\n1V/div\nTime□(400ns/div)V =□5V\nV =□4.096V\nFrom□Code:□7FFF\nTo□Code:□8000\nGlitch:□0.08nV-sDD\nREFV (500 V/div)/c109\nOUT\nTime□(2 s/div) /c109V =□5V\nV =□4.096V\nFrom□Code:□FFFF\nTo□Code:□0000DD\nREFTrigger□Pulse□5V/div\nZoomed□Falling□Edge\n1mV/divFalling\nEdge\n1V/div\nTime□(2 s/div) /c109V =□5V\nV =□4.096V\nFrom□Code:□4000\nTo□Code:□CFFFDD\nREFTrigger□Pulse□5V/div\nZoomed□Rising□Edge\n1mV/divRising\nEdge\n1V/div\n10DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedVDD=5V(continued)\natTA=25°C,unless otherwise noted\n5V\nFigure 14.Full-Scale Settling Time: Falling Edge5V\nFigure 15.Half-Scale Settling Time: Rising Edge\n5V\nFigure 16.Half-Scale Settling Time: Falling Edge5V 1-LSB Step\nFigure 17.Glitch Energy: Rising Edge\n5V 1-LSB Step\nFigure 18.Glitch Energy: Falling Edge5V 16-LSB Step\nFigure 19.Glitch Energy: Rising Edge\n98\n96\n94\n92\n90\n88\n86\n84\n0 0.5 1.0 1.5 2.0 3.0 3.5 4.5 2.5 4.0 5.5\nf (kHz)OUTSNR□(dB)VREF DD=□V =□5V\n-1dB□FSR□Digital□Input\nf =□1MSPSS\nMeasurement□Bandwidth□=□20kHz\n/c4510\n/c4530\n/c4550\n/c4570\n/c4590\n/c45110\n/c45130\n0 20 5 10 15\nFrequency□(kHz)Gain□(dB)V =□5VDD\nV =□4.096VREF\nf =□1kHzOUT\nf =□1MSPSCLK\n/c4540\n/c4550\n/c4560\n/c4570\n/c4580\n/c4590\n/c45100\n0 5 1 2 3 4\nf (kHz)OUTTHD (dB)THD\n2nd□Harmonic 3rd□HarmonicV =□5VDD\nV =□4.9VREF\n-1dB□FSR□Digital□Input\nf =□1MSPSS\nMeasurement□Bandwidth□=□20kHz\nTime□(400ns/div)V =□5V\nV =□4.096V\nFrom□Code:□80FF\nTo□Code:□8000\nGlitch:□Not□Detected\nTheoretical□Worst□CaseDD\nREF\nV (5mV/div)OUT\nTime□(400ns/div)V =□5V\nV =□4.096V\nFrom□Code:□8010\nTo□Code:□8000\nGlitch:□0.08nV-sDD\nREF\nV (500 V/div)/c109\nOUT\nTime□(400ns/div)V =□5V\nV =□4.096V\nFrom□Code:□8000\nTo□Code:□80FF\nGlitch:□Not□Detected\nTheoretical□Worst□CaseDD\nREF V (5mV/div)OUT\n11DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedVDD=5V(continued)\natTA=25°C,unless otherwise noted\n5V 16-LSB Step\nFigure 20.Glitch Energy: Falling Edge5V 256-LSB Step\nFigure 21.Glitch Energy: Rising Edge\n5V 256-LSB Step\nFigure 22.Glitch Energy: Falling Edge Figure 23.Total Harmonic Distortion vsOutput Frequency\nFigure 24.Signal-to-Noise Ratio vsOutput Frequency Figure 25.Power Spectral Density\n10\n5\n0\n/c455\n/c4540 120 0 40 80\nT emperature□( C) /c176Error□(mV)V =□2.7VDD\nV =□2.69VREF\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)V =□2.7V,□V =□2.69VDD REF\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)V =□2.7V,□V =□2.69VDD REF\n6\n4\n2\n0\n/c452\n/c454\n/c456LE□(LSB)\n0 8192 16384 24576 32768\nDigital□Input□Code40960 49152 57344 655361.0\n0.5\n0\n/c450.5\n/c451.0DLE□(LSB)V =□2.7V,□V =□2.69VDD REF\n350\n300\n250\n200\n150\n100\n100 100k 1k 10k\nFrequency□(Hz)Voltage□Noise□(nV/ )/c214HzVDD=□5V\nVREF=□4.99V\nCode□=□7FFFh\nNo□Load\n12DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedVDD=5V(continued)\natTA=25°C,unless otherwise noted\nFigure 26.Output Noise Density\n6.7.2 VDD=2.7V\natTA=25°C,unless otherwise noted\nFigure 27.Linearity Error andDifferential Linearity Error\nvsDigital Input Code (–40°C)Figure 28.Linearity Error andDifferential Linearity Error\nvsDigital Input Code\nFigure 29.Linearity Error andDifferential Linearity Error\nvsDigital Input Code (105°C)Figure 30.Zero-Scale Error vsTemperature\n800\n700\n600\n500\n400\n300\n200\n100\n0\n0 2.72.5 2.0 1.5 1.0 0.5\nV (V)LOGICIDD(/c109A)TA=□25 /c176C,□SCL□Input□(all□other□inputs□=□GND)\nVDD REF=□V =□2.7V\nTime□(2 s/div) /c109V =□2.7V\nV =□2.5V\nFrom□Code:□0000\nTo□Code:□FFFFDD\nREFTrigger□Pulse□2.7V/div\nZoomed□Rising□Edge\n1mV/divRising\nEdge\n0.5V/div\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0\n0 8192 24576 40960 57344 65536 16384 32768 49152\nDigital□Input□CodeI ( A)/c109\nDDV =□V =□2.7VDD REF\nReference□Current□Included\n250\n200\n150\n100\n50\n0IDD( A)/c109VREF DD=□V =□2.7V\n/c4540 /c4510 110 20 50 80\nT emperature□( C) /c176\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0\n0 10 2 4 6 8\nI (mA)(SOURCE/SINK)VOUT(mV)DAC□Loaded□with□FFFFh\nDAC□Loaded□with□0000hV =□2.7VDD\nVREF DD=□V /c4510mV\n5\n0\n/c455\n/c4510\n/c4540 120 0 40 80\nT emperature□( C) /c176Error□(mV)V =□2.7VDD\nV =□2.69VREF\n13DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedVDD=2.7V(continued)\natTA=25°C,unless otherwise noted\nFigure 31.Full-Scale Error vsTemperature Figure 32.Source andSink Current Capability\nFigure 33.Supply Current vsDigital Input Code Figure 34.Power-Supply Current vsTemperature\nFigure 35.Supply Current vsLogic Input Voltage2.7V\nFigure 36.Full-Scale Settling Time: Rising Edge\nTime□(400ns/div)V =□2.7V\nV =□2.5V\nFrom□Code:□8000\nTo□Code:□7FFF\nGlitch:□0.16nV-s\nMeasured□Worst□CaseDD\nREF V (200 V/div)/c109\nOUT\nTime□(400ns/div)V =□2.7V\nV =□2.5V\nFrom□Code:□8000\nTo□Code:□8010\nGlitch:□0.04nV-sDD\nREFV (200 V/div)/c109\nOUT\nTime□(2 s/div) /c109V =□2.7V\nV =□2.5V\nFrom□Code:□CFFF\nTo□Code:□4000DD\nREFTrigger□Pulse□2.7V/div\nZoomed□Falling□Edge\n1mV/divFalling\nEdge\n0.5V/div\nTime□(400ns/div)V =□2.7V\nV =□2.5V\nFrom□Code:□7FFF\nTo□Code:□8000\nGlitch:□0.08nV-sDD\nREFV (200 V/div)/c109\nOUT\nTime□(2 s/div) /c109V =□2.7V\nV =□2.5V\nFrom□Code:□FFFF\nTo□Code:□0000DD\nREFTrigger□Pulse□2.7V/div\nZoomed□Falling□Edge\n1mV/div Falling\nEdge\n0.5V/div\nTime□(2 s/div) /c109V =□2.7V\nV =□2.5V\nFrom□Code:□4000\nTo□Code:□CFFFDD\nREFTrigger□Pulse□2.7V/div\nZoomed□Rising□Edge\n1mV/divRising\nEdge\n0.5V/div\n14DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedVDD=2.7V(continued)\natTA=25°C,unless otherwise noted\n2.7V\nFigure 37.Full-Scale Settling Time: Falling Edge2.7V\nFigure 38.Half-Scale Settling Time: Rising Edge\n2.7V\nFigure 39.Half-Scale Settling Time: Falling Edge2.7V 1-LSB Step\nFigure 40.Glitch Energy: Rising Edge\n2.7V 1-LSB Step\nFigure 41.Glitch Energy: Falling Edge2.7V 16-LSB Step\nFigure 42.Glitch Energy: Rising Edge\nTime□(400ns/div)V =□2.7V\nV =□2.5V\nFrom□Code:□80FF\nTo□Code:□8000\nGlitch:□Not□Detected\nTheoretical□Worst□CaseDD\nREF\nV (5mV/div)OUT\nTime□(400ns/div)V =□2.7V\nV =□2.5V\nFrom□Code:□8010\nTo□Code:□8000\nGlitch:□0.12nV-sDD\nREF\nV (200 V/div)/c109\nOUT\nTime□(400ns/div)V =□2.7V\nV =□2.5V\nFrom□Code:□8000\nTo□Code:□80FF\nGlitch:□Not□Detected\nTheoretical□Worst□CaseDD\nREF V (5mV/div)OUT\n15DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedVDD=2.7V(continued)\natTA=25°C,unless otherwise noted\n2.7V 16-LSB Step\nFigure 43.Glitch Energy: Falling Edge2.7V 256-LSB Step\nFigure 44.Glitch Energy: Rising Edge\n2.7V 256-LSB Step\nFigure 45.Glitch Energy: Falling Edge\nREF REF\nOV V DV2 65536/c180/c61 /c43\nDAC\nRegisterREF(+)\nResistor String\nREF( ) /c45\nGNDVREF\nVOUT62k/c8750k/c87 50k/c87\nVFB\nCopyright © 2016, Texas Instruments Incorporated\nVDD\nVOUT\nShift Register\nGNDSYNC\nSCLK\nDINDAC Register16-Bit DAC\n1616VREF REF (+)\nPWB\nControlResistor\nNetworkVFB\nCopyright © 2016, Texas Instruments Incorporated\n16DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe DAC8550 isasmall, low-power, voltage output, single-channel, 16-bit DAC. The device ismonotonic by\ndesign, provides excellent linearity, and minimizes undesired code-to-code transient voltages. The DAC8550\nuses aversatile, three-wire serial interface thatoperates atclock rates ofupto30MHz andiscompatible with\nstandard SPI, QSPI, Microwire, anddigital signal processor (DSP) interfaces.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 DAC Section\nThe architecture oftheDAC8850 consists ofastring DAC followed byanoutput buffer amplifier. Figure 46\nshows theblock diagram oftheDAC architecture.\nFigure 46.DAC8550 Architecture\nTheinput coding totheDAC8550 is2\'scomplement, sotheideal output voltage isgiven byEquation 1.\nwhere\n•D=decimal equivalent ofthe2\'scomplement code thatisloaded totheDAC register (1)\nInEquation 1,Dranges from –32768 to32767 where D=0iscentered atVREF/2.\nR\nR\nR\nRTo□Output\nAmplifierR\n17DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.1.1 Resistor String\nThe resistor string section isshown inFigure 47.Itissimply astring ofresistors, each ofvalue R.The code\nloaded intotheDAC register determines atwhich node onthestring thevoltage istapped offtobefedintothe\noutput amplifier byclosing one oftheswitches connecting thestring totheamplifier. Monotonicity isensured\nbecause ofthestring resistor architecture.\n7.3.1.2 Output Amplifier\nThe output buffer amplifier iscapable ofgenerating rail-to-rail output voltages with arange of0VtoVDD.Itis\ncapable ofdriving aload of2kΩinparallel with 1000 pFtoGND. The source andsink capabilities oftheoutput\namplifier canbeseen intheTypical Characteristics .Theslew rateis1.8V/μswith afull-scale setting time of8μs\nwith theoutput unloaded.\nThe inverting input oftheoutput amplifier isbrought outtotheVFBpin. This architecture allows forbetter\naccuracy incritical applications bytying theVFBpoint andtheamplifier output together directly attheload. Other\nsignal conditioning circuitry may also beconnected between these points forspecific applications.\nFigure 47.Resistor String\n7.3.2 Power-On Reset\nThe DAC8550 contains apower-on reset circuit thatcontrols theoutput voltage during power-up. Onpower-up,\ntheoutput voltages aresettomidscale; they remain thatway until avalid write sequence ismade totheDAC.\nThepower-on reset isuseful inapplications where itisimportant toknow thestate oftheoutput oftheDAC while\nitisintheprocess ofpowering up.\nVOUT Resistor\nString\nDAC\nPower-Down\nCircuitryResistor\nNetworkVFB\nAmplifier\nCopyright © 2016, Texas Instruments Incorporated\n18DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Power-Down Modes\nThe DAC8550 supports four separate modes ofoperation. These modes areprogrammable bysetting twobits\n(PD1 and PD0) inthecontrol register. Table 1shows how thestate ofthebitscorresponds tothemode of\noperation ofthedevice.\nTable 1.Operating Modes\nPD1 (DB17) PD0 (DB16) OPERATING MODE\n0 0 Normal operation\n— — Power-down modes\n0 1 Output typically 1kΩtoGND\n1 0 Output typically 100kΩtoGND\n1 1 High-Z\nWhen both bitsaresetto0,thedevice works normally with atypical current consumption of200μAat5V.\nHowever, forthethree power-down modes, thesupply current falls to200 nAat5V(50nAat3V).Notonly\ndoes thesupply current fall,buttheoutput stage isalso internally switched from theoutput oftheamplifier toa\nresistor network ofknown values. The advantage with thisconfiguration isthat theoutput impedance ofthe\ndevice isknown while inpower-down mode. There arethree different options. The output isconnected internally\ntoGND through a1-kΩresistor, a100-kΩresistor, oritisleftopen-circuited (High-Z). The output stage is\nillustrated inFigure 48.\nFigure 48.Output Stage During Power-Down\nAllanalog circuitry isshut down when thepower-down mode isactivated. However, thecontents oftheDAC\nregister areunaffected when inpower-down. Thetime toexitpower-down istypically 2.5μsforVDD=5V,and5\nμsforVDD=3V.See theTypical Characteristics formore information.\n7.5 Programming\n7.5.1 Serial Interface\nThe DAC8550 hasa3-wire serial interface (SYNC, SCLK, and DIN),which iscompatible with SPI, QSPI, and\nMicrowire interface standards, aswell asmost DSP interfaces. See Figure 1foranexample ofatypical write\nsequence.\nThe write sequence begins bybringing theSYNC lineLOW. Data from theDINlineareclocked intothe24-bit\nshift register oneach falling edge ofSCLK. The serial clock frequency canbeashigh as30MHz, making the\nDAC8550 compatible with high-speed DSPs. Onthe24th falling edge oftheserial clock, thelastdata bitis\nclocked inandtheprogrammed function isexcuted (that is,achange inDAC register contents and/or achange\ninthemode ofoperation).\nCLK\nSYNC\nDIN\nValid□Write□Sequence:□Output□Updates\non□the□24th□Falling□Edge24th□Falling□Edge 24th□Falling□Edge\nDB23 DB80 DB23 DB80\n19DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedProgramming (continued)\nAtthispoint, theSYNC linemay bekept LOW orbrought HIGH. Ineither case, itmust bebrought HIGH fora\nminimum of33nsbefore thenext write sequence sothat afalling edge ofSYNC can initiate thenext write\nsequence. Since theSYNC buffer draws more current when theSYNC signal isHIGH than itdoes when itis\nLOW, SYNC should beidled LOW between write sequences forlowest power operation ofthepart. As\nmentioned above, itmust bebrought HIGH again justbefore thenext write sequence.\n7.5.2 Input Shift Register\nTheinput shift register is24bitswide, asshown inFigure 49.Thefirstsixbitsareunused bits. Thenext twobits\n(PD1 andPD0) arecontrol bitsthatcontrol which mode ofoperation thepart isin(normal mode oranyoneof\nthree power-down modes). Foramore complete description ofthevarious modes seePower-Down Modes .The\nnext 16bitsarethedata bits. These bitsaretransferred totheDAC register onthe24th falling edge ofSCLK.\n23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nUnused PD1 PD0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nFigure 49.DAC8550 Data Input Register Format\n7.5.3 SYNC Interrupt\nInanormal write sequence, theSYNC lineiskept LOW foratleast 24falling edges ofSCLK and theDAC is\nupdated onthe24th falling edge. However, ifSYNC isbrought HIGH before the24th falling edge, itacts asan\ninterrupt tothewrite sequence. The shift register isreset andthewrite sequence isseen asinvalid. Neither an\nupdate oftheDAC register contents norachange intheoperating mode occurs, asshown inFigure 50.\nFigure 50.SYNC Interrupt Facility\nODV 1065536/c61 /c180\nREF 1 2 2\nO REF REF\n1 1V R R R DV V V2 65536 R R/c233 /c249 /c230 /c246 /c230 /c246 /c43 /c230 /c246/c61 /c43 /c180 /c180 /c45 /c180/c234 /c250 /c231 /c247 /c231 /c247 /c231 /c247/c232 /c248/c234 /c250 /c232 /c248 /c232 /c248 /c235 /c251\nVFB\nVREFVREF\n+6V\n5V\n/c456VOPA703\nDAC8550\n10 F/c109 0.1 F/c109R1\n10k/c87R2\n10k/c87\nThree-Wire\nSerial InterfaceVOUT\nCopyright © 2016, Texas Instruments Incorporated\n20DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe low-power consumption oftheDAC8550 lends itself toapplications such asloop-powered control where the\ncurrent dissipation ofeach device iscritical. Thelowpower consumption also allows theDAC8550 tobepowered\nusing only aprecision reference forincreased accuracy. The low-power operation coupled with theultra-low\npower power-down modes also make theDAC8550 agreat choice forbattery andportable applications.\n8.1.1 Bipolar Operation Using DAC8550\nThe DAC8550 hasbeen designed forsingle-supply operation, butabipolar output range isalso possible using\nthecircuit inFigure 51.The circuit shown gives anoutput voltage range of±VREF.Rail-to-rail operation atthe\namplifier output isachievable using anOPA703 astheoutput amplifier. See CMOS, Rail-to-Rail, I/OOperational\nAmplifier (SBOS180 )formore information.\nFigure 51.Bipolar Output Range\nTheoutput voltage foranyinput code iscalculated with Equation 2andEquation 3.\nwhere\n•Drepresents theinput code in2\'scomplement (–32768 to32767)\n•VREF=5V\n•R1=R2=10kΩ (2)\n(3)\nUsing thisexample, anoutput voltage range of±5Vwith 8000h corresponding toa–5-Voutput and 8FFFh\ncorresponding toa5-Voutput canbeachieved. Similarly, using VREF=2.5V,a±2.5-V output voltage range can\nbeachieved.\nREG ref\nOUT N1 3V V Code 2475I (Code) 1R 25 2 R/c230 /c246/c230 /c246 /c180 /c87/c231 /c247/c61 /c43 /c180 /c43 /c231 /c247/c231 /c247 /c87 /c180 /c232 /c248/c232 /c248\nU1\nDAC8550\n2475 \x9f\x03\x03 25 \x9f\x03\x03RLIMXTR116\nVOUT\nReturnC2 || C3\n0.1001 µF\nV+ V refR1\n102.4 N\x9f\x03R2\n49.9 \x9f\x03C1\n2.2 µF\nR3\n25.6 N\x9fVREG\nVref\nIIN\nIRETReferenceRegulator\n+\n±U2V+\nQ1Q1V+\nIOEBV+\nCopyright © 2016, Texas Instruments Incorporated\n21DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated8.2 Typical Applications\n8.2.1 Loop-Powered 2-Wire 4-mA to20-mA Transmitter With XTR116\nFigure 52.Loop-Powered Transmitter\n8.2.1.1 Design Requirements\nThis design iscommonly referred toasaloop-powered, or2-wire, 4-mA to20-mA transmitter. The transmitter\nhasonly twoexternal input terminals: asupply connection andanoutput, orreturn, connection. The transmitter\ncommunicates back toitshost, typically aPLC analog input module, byprecisely controlling themagnitude ofits\nreturn current. Inorder toconform tothe4-mA to20-mA communication standard, thecomplete transmitter must\nconsume less than 4mAofcurrent. TheDAC8550 enables theaccurate control oftheloop-current from 4mAto\n20mAin16-bit steps.\n8.2.1.2 Detailed Design Procedure\nAlthough itispossible torecreate theloop-powered circuit using discrete components, theXTR116 provides\nsimplicity andimproved performance duetothematched internal resistors. Theoutput current canbemodified if\nnecessary bylooking using Equation 4.\n(4)\nFormore details ofthisapplication, see2-wire, 4-mA to20-mA Transmitter, EMC/EMI Tested Reference Design\n(TIDUAO7 ).Itcovers indetail thedesign ofthiscircuit aswellashow toprotect itfrom EMC/EMI tests.\n8.2.1.3 Application Curves\nTotal unadjusted error (TUE) isagood estimate fortheperformance oftheoutput asshown inFigure 53.The\nlinearity oftheoutput orINLisinFigure 54.\n5 V200 µA 1.2 mA5 k/c43 /c61/c87\nREF02\nThree-Wire\nSerial\nInterface+5V\n285 A/c109\nV = 0V to 5VOUTSYNC\nSCLK\nDIN+15V\nDAC8550\nCopyright © 2016, Texas Instruments Incorporated\nCodeTotal Unadjusted Error  (%FSR)\n-0.1-0.0500.050.1\n0 10k 20k 30k 40k 50k 60k  65535\nD001\nCodeIntegral Nonlinearity (LSBs)\n-10-8-6-4-20246810\n0 10k 20k 30k 40k 50k 60k  65535\nD002\n22DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 53.Total Unadjusted Error Figure 54.Integral Nonlineareity\n8.2.2 Using REF02 asaPower Supply forDAC8550\nFigure 55.REF02 asaPower Supply totheDAC8550\n8.2.2.1 Design Requirements\nDue totheextremely lowsupply current required bytheDAC8550, analternative option istouseaREF02 to\nsupply therequired voltage tothedevice, asshown inFigure 55.See +5V Precision Voltage Reference\n(SBVS003 )formore information.\n8.2.2.2 Detailed Design Procedure\nThis configuration isespecially useful ifthepower supply isquite noisy orifthesystem supply voltages areat\nsome value other than 5V.The REF02 outputs asteady supply voltage fortheDAC8550. IftheREF02 isused,\nthecurrent itneeds tosupply totheDAC8550 is250μA.This configuration iswith noload ontheoutput ofthe\nDAC. When aDAC output isloaded, theREF02 also needs tosupply thecurrent totheload. The total typical\ncurrent required (with a5-kΩload ontheDAC output) iscalculated with Equation 5.\n(5)\nThe load regulation oftheREF02 istypically 0.005%/mA, resulting inanerror of299μVforthe1.2-mA current\ndrawn from it.This value corresponds toan8.9-LSB error.\n68HC11(1)\nPC7\nSCK\nMOSISYNC\nSCLK\nDIN\nNOTE:□(1)□Additional□pins□omitted□for□clarity.DAC8550(1)\nMicrowireTM\nCS\nSK\nSOSYNC\nSCLK\nDIN\nNOTE:□(1)□Additional□pins□omitted□for□clarity.DAC8550(1)\n80C51/80L51(1)\nP3.3\nTXD\nRXDSYNC\nSCLK\nDIN\nNOTE:□(1)□Additional□pins□omitted□for□clarity.DAC8550(1)\n23DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated8.3 System Examples\n8.3.1 Microprocessor Interfacing\n8.3.1.1 DAC8550 to8051 Interface\nSee Figure 56foraserial interface between theDAC8550 andatypical 8051-type microcontroller. Thesetup for\ntheinterface isasfollows: TXD ofthe8051 drives SCLK oftheDAC8550, while RXD drives theserial data lineof\nthedevice. The SYNC signal isderived from abit-programmable pinontheport ofthe8051. Inthiscase, port\nlineP3.3 isused. When data aretobetransmitted totheDAC8550, P3.3 istaken LOW. The8051 transmits data\nin8-bit bytes; thus, only eight falling clock edges occur inthetransmit cycle. Toload data totheDAC, P3.3 isleft\nLOW after thefirsteight bitsaretransmitted, then asecond write cycle isinitiated totransmit thesecond byte of\ndata. P3.3 istaken HIGH following thecompletion ofthethird write cycle. The 8051 outputs theserial data ina\nformat that hastheLSB first. The DAC8550 requires itsdata with theMSB asthefirstbitreceived. The 8051\ntransmit routine must therefore take thisintoaccount, andmirror thedata asneeded.\nFigure 56.DAC8550 to80C51 or80L51 Interface\n8.3.1.2 DAC8550 toMicrowire Interface\nFigure 57shows aninterface between theDAC8550 and any Microwire-compatible device. Serial data are\nshifted outonthefalling edge oftheserial clock and clocked intotheDAC8550 ontherising edge oftheSK\nsignal.\nFigure 57.DAC8550 toMicrowire Interface\n8.3.1.3 DAC8550 to68HC11 Interface\nFigure 58shows aserial interface between theDAC8550 andthe68HC11 microcontroller. SCK ofthe68HC11\ndrives theSCLK oftheDAC8550, while theMOSI output drives theserial data lineoftheDAC. The SYNC signal\nisderived from aportline(PC7), similar tothe8051 diagram.\nFigure 58.DAC8550 to68HC11 Interface\n1\n2\n3\n4 5678\n24DAC8550\nSLAS476H –MARCH 2006 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments IncorporatedSystem Examples (continued)\nThe 68HC11 should beconfigured sothat itsCPOL bitis\'0\'and itsCPHA bitis\'1\'.This configuration causes\ndata appearing ontheMOSI output tobevalid onthefalling edge ofSCK. When data arebeing transmitted to\ntheDAC, theSYNC lineisheld LOW (PC7). Serial data from the68HC11 aretransmitted in8-bit bytes with only\neight falling clock edges occurring inthetransmit cycle. (Data aretransmitted MSB first.) Inorder toload data to\ntheDAC8550, PC7 isleftLOW after thefirst eight bitsaretransferred, then asecond and third serial write\noperation areperformed totheDAC. PC7 istaken HIGH attheendofthisprocedure.\n9Power Supply Recommendations\nTheDAC8550 canoperate within thespecified supply voltage range of2.7Vto5.5V.Thepower applied toVDD\nshould bewell-regulated and low-noise. Switching power supplies and dc/dc converters often have high-\nfrequency glitches orspikes riding ontheoutput voltage. Inaddition, digital components cancreate similar high-\nfrequency spikes. This noise caneasily couple intotheDAC output voltage through various paths between the\npower connections and analog output. Inorder tofurther minimize noise from thepower supply, astrong\nrecommendation istoinclude a1-μFto10-μFcapacitor and0.1-μFbypass capacitor. The current consumption\nontheVDDpin, theshort-circuit current limit, and theload current forthedevice islisted intheElectrical\nCharacteristics .Thepower supply must meet theaforementioned current requirements.\n10Layout\n10.1 Layout Guidelines\nAprecision analog component requires careful layout, adequate bypassing, and clean, well-regulated power\nsupplies.\nThe DAC8550 offers single-supply operation and isused often inclose proximity with digital logic,\nmicrocontrollers, microprocessors, anddigital signal processors. Themore digital logic present inthedesign and\nthehigher theswitching speed, themore difficult itistokeep digital noise from appearing attheoutput.\nDue tothesingle ground pinoftheDAC8550, allreturn currents, including digital andanalog return currents for\ntheDAC, must flow through asingle point. Ideally, GND would beconnected directly toananalog ground plane.\nThis plane would beseparate from theground connection forthedigital components until they were connected at\nthepower-entry point ofthesystem.\nAswith theGND connection, VDDshould beconnected toa5-Vpower-supply plane ortrace that isseparate\nfrom theconnection fordigital logic until they areconnected atthepower-entry point. Inaddition, a1-μFto10-μF\ncapacitor and0.1-μFbypass capacitor arestrongly recommended. Insome situations, additional bypassing may\nberequired, such asa100-μFelectrolytic capacitor oreven aPifilter made upofinductors and capacitors, all\ndesigned toessentially low-pass filter the5-Vsupply, removing thehigh-frequency noise.\n10.2 Layout Example\nFigure 59.Layout Diagram\n25DAC8550\nwww.ti.com SLAS476H –MARCH 2006 –REVISED JUNE 2017\nProduct Folder Links: DAC8550Submit Documentation Feedback Copyright ©2006 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•2-wire, 4-mA to20-mA Transmitter, EMC/EMI Tested Reference Design ,TIDUAO7\n•+5-V Precision Voltage Reference ,SBVS003\n•CMOS, Rail-to-Rail, I/OOperational Amplifier ,SBOS180\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPI, QSPI aretrademarks ofMotorola, Inc.\nMicrowire isatrademark ofNational Semiconductor.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDAC8550IBDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 105 D80Samples\nDAC8550IBDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 105 D80Samples\nDAC8550IDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 105 D80Samples\nDAC8550IDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 105 D80Samples\nDAC8550IDGKTG4 ACTIVE VSSOP DGK 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 D80Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DAC8550IBDGKR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD): 2.7V to 5.5V
  - Reference Voltage (VREF): 0V to VDD

- **Current Ratings:**
  - Normal Operation Current: 140μA at 2.7V, up to 250μA at 5.5V
  - Power-Down Current: 200nA at 5V, 50nA at 3V

- **Power Consumption:**
  - 0.38 mW at 2.7V
  - Less than 1μW in power-down mode

- **Operating Temperature Range:**
  - -40°C to 105°C

- **Package Type:**
  - VSSOP (8-pin)

- **Special Features:**
  - 16-bit resolution with monotonic output
  - Low glitch energy (0.1 nV-s)
  - Power-on reset to midscale
  - On-chip output buffer amplifier with rail-to-rail output
  - 3-wire serial interface compatible with SPI, QSPI, and Microwire
  - Power-down capability with multiple modes
  - 2's complement input format

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

### Description of the Component:
The **DAC8550** is a 16-bit digital-to-analog converter (DAC) designed for low-power applications. It features a voltage output and is optimized for minimal glitch energy, making it suitable for precision applications. The device operates with a 3-wire serial interface, allowing for high-speed data transfer rates up to 30 MHz. The DAC8550 includes an internal power-on reset feature that sets the output to midscale upon power-up, ensuring predictable behavior in applications.

### Typical Applications:
The DAC8550 is commonly used in various applications, including:
- **Process Control:** For precise control of analog signals in industrial automation.
- **Data Acquisition Systems:** To convert digital signals from sensors into analog voltages for further processing.
- **Closed-Loop Servo-Control:** In systems requiring accurate position or speed control.
- **PC Peripherals:** Such as audio devices where high fidelity is required.
- **Portable Instrumentation:** Ideal for battery-operated devices due to its low power consumption.
- **Programmable Attenuation:** In audio and signal processing applications where variable signal levels are needed.

This component is particularly advantageous in battery-powered devices due to its ultra-low power operation and power-down features, making it suitable for applications where energy efficiency is critical.