--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml SOC.twx SOC.ncd -o SOC.twr SOC.pcf -ucf UCF.ucf

Design file:              SOC.ncd
Physical constraint file: SOC.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    7.431(R)|      SLOW  |   -0.507(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<1>      |    8.195(R)|      SLOW  |   -0.556(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<2>      |    7.949(R)|      SLOW  |   -0.597(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<3>      |    8.289(R)|      SLOW  |   -0.663(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<4>      |    7.904(R)|      SLOW  |   -0.606(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<0>       |    6.505(R)|      SLOW  |   -0.502(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<1>       |    9.156(R)|      SLOW  |   -0.239(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<2>       |    6.450(R)|      SLOW  |   -0.022(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<3>       |    6.710(R)|      SLOW  |   -0.284(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<4>       |    6.267(R)|      SLOW  |   -0.036(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<5>       |    7.070(R)|      SLOW  |   -0.309(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<6>       |    6.916(R)|      SLOW  |   -0.111(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<7>       |    7.329(R)|      SLOW  |   -0.405(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         7.871(F)|      SLOW  |         4.354(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<1>       |         7.796(F)|      SLOW  |         4.312(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<2>       |         7.521(F)|      SLOW  |         4.144(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<3>       |         7.607(F)|      SLOW  |         4.199(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<0>  |        10.296(F)|      SLOW  |         5.941(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<1>  |        10.347(F)|      SLOW  |         5.977(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<2>  |        10.684(F)|      SLOW  |         6.187(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<3>  |        10.655(F)|      SLOW  |         6.157(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<4>  |        10.287(F)|      SLOW  |         5.930(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<5>  |        10.283(F)|      SLOW  |         5.928(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<6>  |        10.570(F)|      SLOW  |         6.079(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<7>  |        10.326(F)|      SLOW  |         5.923(F)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.273|         |    6.672|         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 04 23:49:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 280 MB



