

================================================================
== Vitis HLS Report for 'rdc_mont_1_Pipeline_VITIS_LOOP_180_1'
================================================================
* Date:           Tue May 20 14:36:11 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.577 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_1  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln180_fu_64_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln180_fu_58_p2  |      icmp|   0|  0|  13|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |PKB_we0_local          |   9|          2|    8|         16|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10  |   9|          2|    4|          8|
    |i_fu_34                |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   17|         34|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_34      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_180_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_180_1|  return value|
|PKB_address0  |  out|    6|   ap_memory|                                   PKB|         array|
|PKB_ce0       |  out|    1|   ap_memory|                                   PKB|         array|
|PKB_we0       |  out|    8|   ap_memory|                                   PKB|         array|
|PKB_d0        |  out|   64|   ap_memory|                                   PKB|         array|
+--------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 5 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i" [src/generic/fp_generic.c:177]   --->   Operation 6 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_10 = load i4 %i" [src/generic/fp_generic.c:181]   --->   Operation 8 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%icmp_ln180 = icmp_eq  i4 %i_10, i4 8" [src/generic/fp_generic.c:180]   --->   Operation 9 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln180 = add i4 %i_10, i4 1" [src/generic/fp_generic.c:180]   --->   Operation 10 'add' 'add_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.inc.split, void %VITIS_LOOP_185_3.preheader.exitStub" [src/generic/fp_generic.c:180]   --->   Operation 11 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln177 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:177]   --->   Operation 12 'specpipeline' 'specpipeline_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/generic/fp_generic.c:180]   --->   Operation 14 'specloopname' 'specloopname_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i4 %i_10" [src/generic/fp_generic.c:181]   --->   Operation 15 'trunc' 'trunc_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %trunc_ln181" [src/generic/fp_generic.c:181]   --->   Operation 16 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln181" [src/generic/fp_generic.c:181]   --->   Operation 17 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln181 = store void @_ssdm_op_Write.bram.i64, i6 %PKB_addr, i64 0, i8 255" [src/generic/fp_generic.c:181]   --->   Operation 18 'store' 'store_ln181' <Predicate = (!icmp_ln180)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln180, i4 %i" [src/generic/fp_generic.c:177]   --->   Operation 19 'store' 'store_ln177' <Predicate = (!icmp_ln180)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.inc" [src/generic/fp_generic.c:180]   --->   Operation 20 'br' 'br_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00]
store_ln177                (store                 ) [ 00]
br_ln0                     (br                    ) [ 00]
i_10                       (load                  ) [ 00]
icmp_ln180                 (icmp                  ) [ 01]
add_ln180                  (add                   ) [ 00]
br_ln180                   (br                    ) [ 00]
specpipeline_ln177         (specpipeline          ) [ 00]
speclooptripcount_ln177    (speclooptripcount     ) [ 00]
specloopname_ln180         (specloopname          ) [ 00]
trunc_ln181                (trunc                 ) [ 00]
zext_ln181                 (zext                  ) [ 00]
PKB_addr                   (getelementptr         ) [ 00]
store_ln181                (store                 ) [ 00]
store_ln177                (store                 ) [ 00]
br_ln180                   (br                    ) [ 00]
ret_ln0                    (ret                   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="PKB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="PKB_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="3" slack="0"/>
<pin id="42" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="store_ln181_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="47" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln177_store_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="i_10_load_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="icmp_ln180_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_ln180_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln181_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln181/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln181_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln177_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="i_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="55" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="55" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="55" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="83"><net_src comp="64" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="34" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="89"><net_src comp="84" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="90"><net_src comp="84" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {1 }
 - Input state : 
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_180_1 : PKB | {}
  - Chain level:
	State 1
		store_ln177 : 1
		i_10 : 1
		icmp_ln180 : 2
		add_ln180 : 2
		br_ln180 : 3
		trunc_ln181 : 2
		zext_ln181 : 3
		PKB_addr : 4
		store_ln181 : 5
		store_ln177 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln180_fu_58 |    0    |    13   |
|----------|-------------------|---------|---------|
|    add   |  add_ln180_fu_64  |    0    |    13   |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln181_fu_70 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln181_fu_74 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    26   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|i_reg_84|    4   |
+--------+--------+
|  Total |    4   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   26   |
+-----------+--------+--------+
