// Seed: 306033870
module module_0;
  wire id_1;
  logic [-1 : -1] id_2 = id_1;
  parameter id_3 = 1;
  assign id_1 = id_3;
  assign id_2 = id_2;
  always id_2 = 1 - "";
  logic id_4;
  ;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wor id_2,
    output wire id_3,
    input supply0 id_4,
    input wand id_5,
    output tri1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    output wire id_9,
    output supply0 id_10,
    output wand id_11,
    input tri1 id_12,
    input tri id_13,
    input tri id_14,
    input wire id_15,
    output wand id_16
);
  assign id_8 = -1;
  or primCall (id_0, id_1, id_12, id_13, id_14, id_15, id_4, id_5);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
