Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Sun Apr 06 13:23:17 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 16 register/latch pins with no clock driven by: apb0/sLED_reg[15]_i_1/O and possible clock pin by: apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 8 register/latch pins with no clock driven by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q and possible clock pin by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q 
 There are 32 register/latch pins with no clock driven by: n_0_11429_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 90 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 69 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.611      -25.369                     57                19980        0.061        0.000                      0                19980        3.000        0.000                       0                  8750  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk           {0.000 5.000}        10.000          100.000         
  CLKFBOUT    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1  {0.000 5.000}        10.000          100.000         
  CLKOUT0     {0.000 10.000}       20.000          50.000          
  CLKOUT0_1   {0.000 10.000}       20.000          50.000          
  CLKOUT1     {5.000 15.000}       20.000          50.000          
  CLKOUT1_1   {5.000 15.000}       20.000          50.000          
  CLKOUT2     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.050        0.000                      0                   66        0.143        0.000                      0                   66        3.000        0.000                       0                  2101  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                      17.845        0.000                       0                     2  
  CLKOUT0_1         5.079        0.000                      0                12816        0.061        0.000                      0                12816        8.750        0.000                       0                  6303  
  CLKOUT1          10.931        0.000                      0                  697        0.120        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                    18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                       3.751        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     clk                 1.020        0.000                      0                 2049        1.650        0.000                      0                 2049  
clk           CLKOUT0_1           3.211        0.000                      0                 2058        0.223        0.000                      0                 2058  
CLKOUT1       CLKOUT0_1           5.302        0.000                      0                  191        4.065        0.000                      0                  191  
CLKOUT0_1     CLKOUT1            -1.611      -25.369                     57                  103       14.503        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1               11.049        0.000                      0                 2158        1.398        0.000                      0                 2158  
**async_default**  CLKOUT0_1          CLKOUT1                  0.086        0.000                      0                    6       15.460        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk                      0.612        0.000                      0                 2090        2.228        0.000                      0                 2090  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/cnt44kHz_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 3.711ns (42.131%)  route 5.097ns (57.869%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.000ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.641     5.000    io0/inst_top/inst_clk_divider/I1
    SLICE_X34Y97                                                      r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.518     5.518 r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[7]/Q
                         net (fo=17, routed)          0.819     6.337    io0/inst_top/inst_clk_divider/cnt44kHz_reg[7]
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_41/O
                         net (fo=1, routed)           0.622     7.083    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_41
    SLICE_X33Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.590 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.590    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_reg_i_24
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.924 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg_i_18/O[1]
                         net (fo=5, routed)           0.734     8.658    n_8_io0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.385 r  clk705kHzbuf_reg_i_9/O[1]
                         net (fo=1, routed)           0.578     9.963    io0/inst_top/inst_clk_divider/I3[1]
    SLICE_X34Y94         LUT2 (Prop_lut2_I1_O)        0.303    10.266 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_16/O
                         net (fo=1, routed)           0.000    10.266    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_16
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.909 f  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg_i_8/O[3]
                         net (fo=3, routed)           0.976    11.885    io0/inst_top/inst_clk_divider/n_6_clk705kHzbuf_reg_i_8
    SLICE_X31Y95         LUT6 (Prop_lut6_I2_O)        0.307    12.192 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_7/O
                         net (fo=1, routed)           0.665    12.857    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_7
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_2/O
                         net (fo=1, routed)           0.703    13.684    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_2
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.808 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_1/O
                         net (fo=1, routed)           0.000    13.808    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_1
    SLICE_X29Y101        FDCE                                         r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.506    14.691    io0/inst_top/inst_clk_divider/I1
    SLICE_X29Y101                                                     r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/C
                         clock pessimism              0.173    14.864    
                         clock uncertainty           -0.035    14.829    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.029    14.858    io0/inst_top/inst_clk_divider/clk705kHzbuf_reg
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk44kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.570     1.403    io0/inst_top/inst_clk_divider/I1
    SLICE_X36Y96                                                      r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.544 r  io0/inst_top/inst_clk_divider/clk44kHzbuf_reg/Q
                         net (fo=2, routed)           0.077     1.622    io0/inst_top/inst_clk_divider/clk44kHzbuf
    SLICE_X36Y96         FDCE                                         r  io0/inst_top/inst_clk_divider/clk44kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.841     1.910    io0/inst_top/inst_clk_divider/I1
    SLICE_X36Y96                                                      r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                         clock pessimism             -0.506     1.403    
    SLICE_X36Y96         FDCE (Hold_fdce_C_D)         0.075     1.478    io0/inst_top/inst_clk_divider/clk44kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][mexc]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.287ns  (logic 2.764ns (19.347%)  route 11.523ns (80.653%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.530ns = ( 28.530 - 20.000 ) 
    Source Clock Delay      (SCD):    9.002ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.614     9.002    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X59Y78                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][mexc]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     9.458 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][mexc]/Q
                         net (fo=35, routed)          2.310    11.768    leon3gen.cpu[0].u0/leon3x0/p0/iu/O12
    SLICE_X66Y53         LUT4 (Prop_lut4_I3_O)        0.150    11.918 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[tt][7]_i_5/O
                         net (fo=3, routed)           0.609    12.527    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_dsugen.dsur[tt][7]_i_5
    SLICE_X68Y53         LUT4 (Prop_lut4_I3_O)        0.328    12.855 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[tt][7]_i_2/O
                         net (fo=6, routed)           1.173    14.027    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_dsugen.dsur[tt][7]_i_2
    SLICE_X65Y54         LUT5 (Prop_lut5_I1_O)        0.152    14.179 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[err]_i_7/O
                         net (fo=1, routed)           0.650    14.829    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_dsugen.dsur[err]_i_7
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.326    15.155 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[err]_i_3/O
                         net (fo=2, routed)           0.618    15.774    leon3gen.dsugen.dsu0/x0/I64
    SLICE_X60Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.898 r  leon3gen.dsugen.dsu0/x0/r[w][s][tt][7]_i_5/O
                         net (fo=3, routed)           0.576    16.474    leon3gen.cpu[0].u0/leon3x0/p0/iu/I168
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.598 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][12]_i_9/O
                         net (fo=3, routed)           0.822    17.419    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][12]_i_9
    SLICE_X65Y52         LUT4 (Prop_lut4_I0_O)        0.150    17.569 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][3]_i_3/O
                         net (fo=5, routed)           1.039    18.609    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][3]_i_3
    SLICE_X74Y51         LUT2 (Prop_lut2_I1_O)        0.358    18.967 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][5]_i_3/O
                         net (fo=27, routed)          0.536    19.503    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][5]_i_3
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.348    19.851 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][4]_i_2/O
                         net (fo=2, routed)           0.837    20.688    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][4]_i_2
    SLICE_X70Y53         LUT6 (Prop_lut6_I3_O)        0.124    20.812 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a9.x[0].r_i_63/O
                         net (fo=1, routed)           1.002    21.814    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/I542
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.124    21.938 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_33/O
                         net (fo=10, routed)          1.350    23.288    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/ADDR[2]
    RAMB18_X1Y34         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.548    28.530    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/I1
    RAMB18_X1Y34                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r/CLKARDCLK
                         clock pessimism              0.485    29.015    
                         clock uncertainty           -0.082    28.933    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    28.367    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r
  -------------------------------------------------------------------
                         required time                         28.367    
                         arrival time                         -23.288    
  -------------------------------------------------------------------
                         slack                                  5.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[a][su]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][su]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.854%)  route 0.196ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.633     2.835    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X65Y48                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[a][su]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     2.976 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[a][su]/Q
                         net (fo=2, routed)           0.196     3.172    leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[a][su]__0
    SLICE_X68Y50         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][su]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.839     3.609    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X68Y50                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][su]/C
                         clock pessimism             -0.573     3.035    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.075     3.110    leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][su]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X14Y79    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X14Y79    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       10.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.931ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.442ns  (logic 1.244ns (14.736%)  route 7.198ns (85.264%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 33.045 - 25.000 ) 
    Source Clock Delay      (SCD):    8.798ns = ( 13.798 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.891    13.798    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X2Y162                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDRE (Prop_fdre_C_Q)         0.518    14.316 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][1]/Q
                         net (fo=23, routed)          4.093    18.409    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_1_in19_in
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124    18.533 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[sync_start]_i_3/O
                         net (fo=1, routed)           0.968    19.501    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[sync_start]_i_3
    SLICE_X11Y91         LUT5 (Prop_lut5_I1_O)        0.152    19.653 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[sync_start]_i_2/O
                         net (fo=2, routed)           0.849    20.501    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[sync_start]_i_2
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.326    20.827 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_6/O
                         net (fo=1, routed)           0.303    21.131    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[rx_state][9]_i_6
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124    21.255 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_1/O
                         net (fo=10, routed)          0.985    22.240    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[rx_state][9]_i_1
    SLICE_X12Y97         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    28.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538    29.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    29.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    31.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.523 r  bufgclk45/O
                         net (fo=343, routed)         1.522    33.045    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X12Y97                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]/C
                         clock pessimism              0.383    33.429    
                         clock uncertainty           -0.089    33.340    
    SLICE_X12Y97         FDRE (Setup_fdre_C_CE)      -0.169    33.171    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]
  -------------------------------------------------------------------
                         required time                         33.171    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                 10.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[rcnt][3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.458%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 8.484 - 5.000 ) 
    Source Clock Delay      (SCD):    2.650ns = ( 7.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.668     7.650    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X7Y48                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[rcnt][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     7.791 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[rcnt][3]/Q
                         net (fo=2, routed)           0.067     7.859    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[rcnt][3]
    SLICE_X6Y48          LUT6 (Prop_lut6_I4_O)        0.045     7.904 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[zero]_i_1/O
                         net (fo=1, routed)           0.000     7.904    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[zero]_i_1
    SLICE_X6Y48          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.945     8.484    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X6Y48                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]/C
                         clock pessimism             -0.821     7.663    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.120     7.783    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[zero]
  -------------------------------------------------------------------
                         required time                         -7.783    
                         arrival time                           7.904    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C             n/a            0.500     10.000  9.500    SLICE_X13Y96    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X12Y82    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 io0/ADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[127][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.580ns (12.555%)  route 4.040ns (87.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    9.011ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.623     9.011    io0/I2
    SLICE_X40Y71                                                      r  io0/ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     9.467 r  io0/ADDR_reg[3]/Q
                         net (fo=256, routed)         2.723    12.190    io0/inst_top/inst_DAC_BUFFER/Q[3]
    SLICE_X48Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.314 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[127][15]_i_1/O
                         net (fo=16, routed)          1.317    13.630    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[127][15]_i_1
    SLICE_X65Y45         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[127][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.677    14.862    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X65Y45                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[127][9]/C
                         clock pessimism              0.173    15.035    
                         clock uncertainty           -0.180    14.855    
    SLICE_X65Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.650    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[127][9]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                  1.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 io0/ADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[62][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.642%)  route 0.601ns (76.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.569     2.770    io0/I2
    SLICE_X32Y56                                                      r  io0/ADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.141     2.911 r  io0/ADDR_reg[4]/Q
                         net (fo=160, routed)         0.320     3.232    io0/inst_top/inst_DAC_BUFFER/Q[4]
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.045     3.277 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[62][15]_i_1/O
                         net (fo=16, routed)          0.280     3.557    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[62][15]_i_1
    SLICE_X38Y43         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[62][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.910     1.979    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X38Y43                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[62][1]/C
                         clock pessimism             -0.235     1.743    
                         clock uncertainty            0.180     1.924    
    SLICE_X38Y43         FDCE (Hold_fdce_C_CE)       -0.016     1.908    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[62][1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  1.650    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[60][4]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        10.068ns  (logic 1.076ns (10.687%)  route 8.992ns (89.313%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.490ns = ( 28.490 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns = ( 14.999 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    13.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.640    14.999    io0/inst_top/inst_clk_divider/I1
    SLICE_X36Y96                                                      r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.419    15.418 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=14, routed)          2.908    18.326    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X44Y95         LUT5 (Prop_lut5_I1_O)        0.325    18.651 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[24][15]_i_2/O
                         net (fo=16, routed)          3.288    21.939    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[24][15]_i_2
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.332    22.271 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[60][15]_i_1__0/O
                         net (fo=16, routed)          2.796    25.067    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[60][15]_i_1__0
    SLICE_X39Y82         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[60][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.507    28.490    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X39Y82                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[60][4]/C
                         clock pessimism              0.173    28.663    
                         clock uncertainty           -0.180    28.483    
    SLICE_X39Y82         FDCE (Setup_fdce_C_CE)      -0.205    28.278    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[60][4]
  -------------------------------------------------------------------
                         required time                         28.278    
                         arrival time                         -25.067    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk705kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/den_in_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.141ns (5.794%)  route 2.293ns (94.206%))
  Logic Levels:           0  
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.562     1.395    io0/inst_top/inst_clk_divider/I1
    SLICE_X28Y115                                                     r  io0/inst_top/inst_clk_divider/clk705kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDCE (Prop_fdce_C_Q)         0.141     1.536 r  io0/inst_top/inst_clk_divider/clk705kHz_reg/Q
                         net (fo=2, routed)           2.293     3.829    io0/inst_ADC_TOP/I3
    SLICE_X28Y125        FDCE                                         r  io0/inst_ADC_TOP/den_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.822     3.592    io0/inst_ADC_TOP/I2
    SLICE_X28Y125                                                     r  io0/inst_ADC_TOP/den_in_reg/C
                         clock pessimism             -0.235     3.356    
                         clock uncertainty            0.180     3.536    
    SLICE_X28Y125        FDCE (Hold_fdce_C_D)         0.070     3.606    io0/inst_ADC_TOP/den_in_reg
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][24]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        9.619ns  (logic 3.286ns (34.161%)  route 6.333ns (65.839%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 28.573 - 20.000 ) 
    Source Clock Delay      (SCD):    8.546ns = ( 13.546 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.639    13.546    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X12Y86                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.518    14.064 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][24]/Q
                         net (fo=13, routed)          2.310    16.374    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[24]
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124    16.498 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_8/O
                         net (fo=1, routed)           0.000    16.498    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[nak]_i_8
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.878 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.878    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[nak]_i_5
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.132 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          1.885    19.017    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O3[0]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.395    19.412 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[applength][8]_i_1/O
                         net (fo=2, routed)           0.970    20.382    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O10[8]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.332    20.714 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[ipcrc][11]_i_7/O
                         net (fo=1, routed)           0.000    20.714    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[ipcrc][11]_i_7
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.246 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.246    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[ipcrc][11]_i_2
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.360 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.360    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[ipcrc][15]_i_2
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.694 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[ipcrc][17]_i_5/O[1]
                         net (fo=1, routed)           1.168    22.862    eth0.e1/m100.u0/ethc0/data63[17]
    SLICE_X7Y81          LUT3 (Prop_lut3_I0_O)        0.303    23.165 r  eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_2/O
                         net (fo=1, routed)           0.000    23.165    eth0.e1/m100.u0/ethc0/v[ipcrc][17]
    SLICE_X7Y81          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.590    28.573    eth0.e1/m100.u0/ethc0/I1
    SLICE_X7Y81                                                       r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/C
                         clock pessimism              0.173    28.746    
                         clock uncertainty           -0.310    28.436    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.031    28.467    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]
  -------------------------------------------------------------------
                         required time                         28.467    
                         arrival time                         -23.165    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.065ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.070%)  route 0.177ns (51.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.548ns = ( 7.548 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.566     7.548    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X12Y81                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     7.712 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][0]/Q
                         net (fo=12, routed)          0.177     7.889    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/DIA0
    SLICE_X14Y79         RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.833     3.603    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/WCLK
    SLICE_X14Y79                                                      r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.235     3.367    
                         clock uncertainty            0.310     3.677    
    SLICE_X14Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.824    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           7.889    
  -------------------------------------------------------------------
                         slack                                  4.065    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           57  Failing Endpoints,  Worst Slack       -1.611ns,  Total Violation      -25.369ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.093ns (41.552%)  route 2.944ns (58.448%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 13.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.105ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.717     9.105    eth0.e1/m100.u0/ethc0/I1
    SLICE_X4Y63                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.456     9.561 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/Q
                         net (fo=9, routed)           1.118    10.679    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[5]
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.124    10.803 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000    10.803    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_7
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.353 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.874    12.227    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X9Y51          LUT2 (Prop_lut2_I1_O)        0.423    12.650 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.445    13.094    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][6]_i_3
    SLICE_X8Y51          LUT6 (Prop_lut6_I0_O)        0.326    13.420 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000    13.420    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[cnt][3]_i_4
    SLICE_X8Y51          MUXF7 (Prop_muxf7_I1_O)      0.214    13.634 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.507    14.142    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1
    SLICE_X9Y52          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.522    13.045    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X9Y52                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/C
                         clock pessimism              0.173    13.218    
                         clock uncertainty           -0.310    12.908    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.378    12.530    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                 -1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.503ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][15]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][15]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 8.411 - 5.000 ) 
    Source Clock Delay      (SCD):    2.801ns = ( 22.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.600    22.801    eth0.e1/m100.u0/ethc0/I1
    SLICE_X7Y58                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txdata][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    22.942 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][15]/Q
                         net (fo=1, routed)           0.116    23.059    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[15]
    SLICE_X7Y56          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.872     8.411    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X7Y56                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][15]/C
                         clock pessimism             -0.235     8.176    
                         clock uncertainty            0.310     8.485    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.070     8.555    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][15]
  -------------------------------------------------------------------
                         required time                         -8.555    
                         arrival time                          23.059    
  -------------------------------------------------------------------
                         slack                                 14.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.049ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][12]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 0.638ns (7.828%)  route 7.512ns (92.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 28.484 - 20.000 ) 
    Source Clock Delay      (SCD):    9.008ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.620     9.008    rst0/I1
    SLICE_X38Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518     9.526 r  rst0/async.rstoutl_reg/Q
                         net (fo=284, routed)         1.389    10.915    rst0/O1
    SLICE_X52Y61         LUT1 (Prop_lut1_I0_O)        0.120    11.035 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4774, routed)        6.123    17.158    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X61Y85         FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.501    28.484    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X61Y85                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][12]/C
                         clock pessimism              0.413    28.897    
                         clock uncertainty           -0.082    28.815    
    SLICE_X61Y85         FDCE (Recov_fdce_C_CLR)     -0.608    28.207    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][12]
  -------------------------------------------------------------------
                         required time                         28.207    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                 11.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[16][0]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.215ns (14.234%)  route 1.296ns (85.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.556     2.757    rst0/I1
    SLICE_X38Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.164     2.921 r  rst0/async.rstoutl_reg/Q
                         net (fo=284, routed)         0.585     3.507    rst0/O1
    SLICE_X52Y61         LUT1 (Prop_lut1_I0_O)        0.051     3.558 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4774, routed)        0.710     4.268    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X53Y91         FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[16][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.831     3.601    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X53Y91                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[16][0]/C
                         clock pessimism             -0.573     3.027    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.157     2.870    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  1.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.642ns (18.917%)  route 2.752ns (81.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 13.029 - 5.000 ) 
    Source Clock Delay      (SCD):    9.008ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.620     9.008    rst0/I1
    SLICE_X38Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518     9.526 r  rst0/async.rstoutl_reg/Q
                         net (fo=284, routed)         1.404    10.930    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I78
    SLICE_X12Y61         LUT2 (Prop_lut2_I1_O)        0.124    11.054 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          1.347    12.401    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X32Y79         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.506    13.029    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X32Y79                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]/C
                         clock pessimism              0.173    13.202    
                         clock uncertainty           -0.310    12.892    
    SLICE_X32Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.487    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  0.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.460ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.039ns  (logic 0.209ns (20.123%)  route 0.830ns (79.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 8.368 - 5.000 ) 
    Source Clock Delay      (SCD):    2.771ns = ( 22.771 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.570    22.771    eth0.e1/m100.u0/ethc0/I1
    SLICE_X14Y62                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.164    22.935 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.179    23.115    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X12Y61         LUT2 (Prop_lut2_I0_O)        0.045    23.160 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.650    23.810    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X29Y79         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.829     8.368    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X29Y79                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.235     8.133    
                         clock uncertainty            0.310     8.442    
    SLICE_X29Y79         FDCE (Remov_fdce_C_CLR)     -0.092     8.350    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.350    
                         arrival time                          23.810    
  -------------------------------------------------------------------
                         slack                                 15.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk705kHz_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.638ns (14.341%)  route 3.811ns (85.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 14.684 - 10.000 ) 
    Source Clock Delay      (SCD):    9.008ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        1.620     9.008    rst0/I1
    SLICE_X38Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.518     9.526 r  rst0/async.rstoutl_reg/Q
                         net (fo=284, routed)         1.389    10.915    rst0/O1
    SLICE_X52Y61         LUT1 (Prop_lut1_I0_O)        0.120    11.035 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4774, routed)        2.422    13.456    io0/inst_top/inst_clk_divider/p_0_in
    SLICE_X28Y115        FDCE                                         f  io0/inst_top/inst_clk_divider/clk705kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.499    14.684    io0/inst_top/inst_clk_divider/I1
    SLICE_X28Y115                                                     r  io0/inst_top/inst_clk_divider/clk705kHz_reg/C
                         clock pessimism              0.173    14.857    
                         clock uncertainty           -0.180    14.677    
    SLICE_X28Y115        FDCE (Recov_fdce_C_CLR)     -0.608    14.069    io0/inst_top/inst_clk_divider/clk705kHz_reg
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.228ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[24][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.215ns (18.134%)  route 0.971ns (81.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6301, routed)        0.556     2.757    rst0/I1
    SLICE_X38Y77                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.164     2.921 r  rst0/async.rstoutl_reg/Q
                         net (fo=284, routed)         0.585     3.507    rst0/O1
    SLICE_X52Y61         LUT1 (Prop_lut1_I0_O)        0.051     3.558 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4774, routed)        0.385     3.943    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X50Y61         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     1.902    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X50Y61                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[24][9]/C
                         clock pessimism             -0.235     1.666    
                         clock uncertainty            0.180     1.847    
    SLICE_X50Y61         FDCE (Remov_fdce_C_CLR)     -0.132     1.715    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[24][9]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  2.228    





