{"sha": "f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjZiOWEyYTBjNThhNmY4YjI5ZjgwMWZkMTYzMWM3ZWVlNTEzOGMzYQ==", "commit": {"author": {"name": "Wilco Dijkstra", "email": "wdijkstr@arm.com", "date": "2016-11-14T12:07:03Z"}, "committer": {"name": "Wilco Dijkstra", "email": "wilco@gcc.gnu.org", "date": "2016-11-14T12:07:03Z"}, "message": "The second patch updates the Cortex-A57 scheduler now that we can differentiate between shifts and bitfield inserts.\n\nThe second patch updates the Cortex-A57 scheduler now that we can differentiate\nbetween shifts and bitfield inserts.  The Cortex-A57 Software Optimization Guide\nindicates that BFM operations use the integer multi-cycle pipeline, while ARM\nUXTB/H instructions use the Integer 1 or Integer 0 pipelines, so swap the bfm\nand extend reservations.  This results in minor scheduling differences.\n\n\t* config/arm/cortex-a57.md (cortex_a57_alu): Move extend here, bfm...\n\t(cortex_a57_alu_shift): ...here.\n\nFrom-SVN: r242385", "tree": {"sha": "98019cdbfc5bf0bc0b95561471186e3aee3edc48", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/98019cdbfc5bf0bc0b95561471186e3aee3edc48"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a/comments", "author": null, "committer": null, "parents": [{"sha": "94f7a25eebd2599175e838f09afe7daf59c3e9c1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/94f7a25eebd2599175e838f09afe7daf59c3e9c1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/94f7a25eebd2599175e838f09afe7daf59c3e9c1"}], "stats": {"total": 9, "additions": 7, "deletions": 2}, "files": [{"sha": "e1306dc51d2b4d5aac538e509d00efb6013e6015", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a", "patch": "@@ -1,3 +1,8 @@\n+2016-11-14  Wilco Dijkstra  <wdijkstr@arm.com>\n+\n+\t* config/arm/cortex-a57.md (cortex_a57_alu): Move extend here, bfm...\n+\t(cortex_a57_alu_shift): ...here.\n+\n 2016-11-14  Wilco Dijkstra  <wdijkstr@arm.com>\n \n \t* config/aarch64/aarch64.md (aarch64_ashl_sisd_or_int_<mode>3)"}, {"sha": "63072509e50375929f75c44af900a4803a6285f3", "filename": "gcc/config/arm/cortex-a57.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a/gcc%2Fconfig%2Farm%2Fcortex-a57.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a/gcc%2Fconfig%2Farm%2Fcortex-a57.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a57.md?ref=f6b9a2a0c58a6f8b29f801fd1631c7eee5138c3a", "patch": "@@ -297,7 +297,7 @@\n        (eq_attr \"type\" \"alu_imm,alus_imm,logic_imm,logics_imm,\\\n \t\t\talu_sreg,alus_sreg,logic_reg,logics_reg,\\\n \t\t\tadc_imm,adcs_imm,adc_reg,adcs_reg,\\\n-\t\t\tadr,bfm,bfx,clz,rbit,rev,alu_dsp_reg,\\\n+\t\t\tadr,bfx,extend,clz,rbit,rev,alu_dsp_reg,\\\n \t\t\trotate_imm,shift_imm,shift_reg,\\\n \t\t\tmov_imm,mov_reg,\\\n \t\t\tmvn_imm,mvn_reg,\\\n@@ -307,7 +307,7 @@\n ;; ALU ops with immediate shift\n (define_insn_reservation \"cortex_a57_alu_shift\" 3\n   (and (eq_attr \"tune\" \"cortexa57\")\n-       (eq_attr \"type\" \"extend,\\\n+       (eq_attr \"type\" \"bfm,\\\n \t\t\talu_shift_imm,alus_shift_imm,\\\n \t\t\tcrc,logic_shift_imm,logics_shift_imm,\\\n \t\t\tmov_shift,mvn_shift\"))"}]}