#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd14320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd07d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xd49750 .functor NOT 1, L_0xd4b050, C4<0>, C4<0>, C4<0>;
L_0xd4adb0 .functor XOR 1, L_0xd4ac50, L_0xd4ad10, C4<0>, C4<0>;
L_0xd4af40 .functor XOR 1, L_0xd4adb0, L_0xd4ae70, C4<0>, C4<0>;
v0xd48a80_0 .net *"_ivl_10", 0 0, L_0xd4ae70;  1 drivers
v0xd48b80_0 .net *"_ivl_12", 0 0, L_0xd4af40;  1 drivers
v0xd48c60_0 .net *"_ivl_2", 0 0, L_0xd4abb0;  1 drivers
v0xd48d50_0 .net *"_ivl_4", 0 0, L_0xd4ac50;  1 drivers
v0xd48e30_0 .net *"_ivl_6", 0 0, L_0xd4ad10;  1 drivers
v0xd48f60_0 .net *"_ivl_8", 0 0, L_0xd4adb0;  1 drivers
v0xd49040_0 .var "clk", 0 0;
v0xd490e0_0 .var/2u "stats1", 159 0;
v0xd491a0_0 .var/2u "strobe", 0 0;
v0xd492f0_0 .net "tb_match", 0 0, L_0xd4b050;  1 drivers
v0xd493b0_0 .net "tb_mismatch", 0 0, L_0xd49750;  1 drivers
v0xd49470_0 .net "x", 0 0, v0xd45f90_0;  1 drivers
v0xd49510_0 .net "y", 0 0, v0xd46050_0;  1 drivers
v0xd495b0_0 .net "z_dut", 0 0, L_0xd4aa20;  1 drivers
v0xd49680_0 .net "z_ref", 0 0, L_0xd498c0;  1 drivers
L_0xd4abb0 .concat [ 1 0 0 0], L_0xd498c0;
L_0xd4ac50 .concat [ 1 0 0 0], L_0xd498c0;
L_0xd4ad10 .concat [ 1 0 0 0], L_0xd4aa20;
L_0xd4ae70 .concat [ 1 0 0 0], L_0xd498c0;
L_0xd4b050 .cmp/eeq 1, L_0xd4abb0, L_0xd4af40;
S_0xd1b9a0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xd07d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd49820 .functor NOT 1, v0xd46050_0, C4<0>, C4<0>, C4<0>;
L_0xd498c0 .functor OR 1, v0xd45f90_0, L_0xd49820, C4<0>, C4<0>;
v0xd15800_0 .net *"_ivl_0", 0 0, L_0xd49820;  1 drivers
v0xd158a0_0 .net "x", 0 0, v0xd45f90_0;  alias, 1 drivers
v0xd45a90_0 .net "y", 0 0, v0xd46050_0;  alias, 1 drivers
v0xd45b30_0 .net "z", 0 0, L_0xd498c0;  alias, 1 drivers
S_0xd45c70 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xd07d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xd45eb0_0 .net "clk", 0 0, v0xd49040_0;  1 drivers
v0xd45f90_0 .var "x", 0 0;
v0xd46050_0 .var "y", 0 0;
E_0xcf10d0 .event negedge, v0xd45eb0_0;
E_0xcf1250/0 .event negedge, v0xd45eb0_0;
E_0xcf1250/1 .event posedge, v0xd45eb0_0;
E_0xcf1250 .event/or E_0xcf1250/0, E_0xcf1250/1;
S_0xd460f0 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0xd07d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd4a860 .functor XOR 1, L_0xd49b20, L_0xd49f20, C4<0>, C4<0>;
L_0xd4a8d0 .functor NOT 1, L_0xd4a700, C4<0>, C4<0>, C4<0>;
L_0xd4a960 .functor AND 1, L_0xd4a0f0, L_0xd4a8d0, C4<1>, C4<1>;
L_0xd4aa20 .functor OR 1, L_0xd4a860, L_0xd4a960, C4<0>, C4<0>;
v0xd48060_0 .net *"_ivl_0", 0 0, L_0xd4a860;  1 drivers
v0xd48140_0 .net *"_ivl_2", 0 0, L_0xd4a8d0;  1 drivers
v0xd48220_0 .net *"_ivl_4", 0 0, L_0xd4a960;  1 drivers
v0xd482e0_0 .net "x", 0 0, v0xd45f90_0;  alias, 1 drivers
v0xd48380_0 .net "y", 0 0, v0xd46050_0;  alias, 1 drivers
v0xd48470_0 .net "z", 0 0, L_0xd4aa20;  alias, 1 drivers
v0xd48530_0 .net "z1", 0 0, L_0xd49b20;  1 drivers
v0xd485d0_0 .net "z2", 0 0, L_0xd49f20;  1 drivers
v0xd486a0_0 .net "z3", 0 0, L_0xd4a0f0;  1 drivers
v0xd48800_0 .net "z4", 0 0, L_0xd4a700;  1 drivers
S_0xd462d0 .scope module, "inst_A1" "module_A" 4 27, 4 1 0, S_0xd460f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd49a90 .functor XOR 1, v0xd45f90_0, v0xd46050_0, C4<0>, C4<0>;
L_0xd49b20 .functor AND 1, L_0xd49a90, v0xd45f90_0, C4<1>, C4<1>;
v0xd46540_0 .net *"_ivl_0", 0 0, L_0xd49a90;  1 drivers
v0xd46640_0 .net "x", 0 0, v0xd45f90_0;  alias, 1 drivers
v0xd46750_0 .net "y", 0 0, v0xd46050_0;  alias, 1 drivers
v0xd46840_0 .net "z", 0 0, L_0xd49b20;  alias, 1 drivers
S_0xd46940 .scope module, "inst_A2" "module_A" 4 39, 4 1 0, S_0xd460f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd4a080 .functor XOR 1, v0xd45f90_0, v0xd46050_0, C4<0>, C4<0>;
L_0xd4a0f0 .functor AND 1, L_0xd4a080, v0xd45f90_0, C4<1>, C4<1>;
v0xd46b90_0 .net *"_ivl_0", 0 0, L_0xd4a080;  1 drivers
v0xd46c90_0 .net "x", 0 0, v0xd45f90_0;  alias, 1 drivers
v0xd46d50_0 .net "y", 0 0, v0xd46050_0;  alias, 1 drivers
v0xd46df0_0 .net "z", 0 0, L_0xd4a0f0;  alias, 1 drivers
S_0xd46ef0 .scope module, "inst_B1" "module_B" 4 33, 4 10 0, S_0xd460f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd49c50 .functor NOT 1, v0xd46050_0, C4<0>, C4<0>, C4<0>;
L_0xd49ce0 .functor AND 1, v0xd45f90_0, L_0xd49c50, C4<1>, C4<1>;
L_0xd49dc0 .functor NOT 1, v0xd45f90_0, C4<0>, C4<0>, C4<0>;
L_0xd49e30 .functor AND 1, L_0xd49dc0, v0xd46050_0, C4<1>, C4<1>;
L_0xd49f20 .functor OR 1, L_0xd49ce0, L_0xd49e30, C4<0>, C4<0>;
v0xd47170_0 .net *"_ivl_0", 0 0, L_0xd49c50;  1 drivers
v0xd47250_0 .net *"_ivl_2", 0 0, L_0xd49ce0;  1 drivers
v0xd47330_0 .net *"_ivl_4", 0 0, L_0xd49dc0;  1 drivers
v0xd47420_0 .net *"_ivl_6", 0 0, L_0xd49e30;  1 drivers
v0xd47500_0 .net "x", 0 0, v0xd45f90_0;  alias, 1 drivers
v0xd475f0_0 .net "y", 0 0, v0xd46050_0;  alias, 1 drivers
v0xd47720_0 .net "z", 0 0, L_0xd49f20;  alias, 1 drivers
S_0xd47860 .scope module, "inst_B2" "module_B" 4 45, 4 10 0, S_0xd460f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd4a220 .functor NOT 1, v0xd46050_0, C4<0>, C4<0>, C4<0>;
L_0xd4a2b0 .functor AND 1, v0xd45f90_0, L_0xd4a220, C4<1>, C4<1>;
L_0xd4a390 .functor NOT 1, v0xd45f90_0, C4<0>, C4<0>, C4<0>;
L_0xd4a610 .functor AND 1, L_0xd4a390, v0xd46050_0, C4<1>, C4<1>;
L_0xd4a700 .functor OR 1, L_0xd4a2b0, L_0xd4a610, C4<0>, C4<0>;
v0xd47a60_0 .net *"_ivl_0", 0 0, L_0xd4a220;  1 drivers
v0xd47b60_0 .net *"_ivl_2", 0 0, L_0xd4a2b0;  1 drivers
v0xd47c40_0 .net *"_ivl_4", 0 0, L_0xd4a390;  1 drivers
v0xd47d00_0 .net *"_ivl_6", 0 0, L_0xd4a610;  1 drivers
v0xd47de0_0 .net "x", 0 0, v0xd45f90_0;  alias, 1 drivers
v0xd47e80_0 .net "y", 0 0, v0xd46050_0;  alias, 1 drivers
v0xd47f20_0 .net "z", 0 0, L_0xd4a700;  alias, 1 drivers
S_0xd488d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xd07d40;
 .timescale -12 -12;
E_0xcf36b0 .event anyedge, v0xd491a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd491a0_0;
    %nor/r;
    %assign/vec4 v0xd491a0_0, 0;
    %wait E_0xcf36b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd45c70;
T_1 ;
    %wait E_0xcf1250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd46050_0, 0;
    %assign/vec4 v0xd45f90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd45c70;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf10d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd07d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd49040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd491a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd07d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xd49040_0;
    %inv;
    %store/vec4 v0xd49040_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xd07d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd45eb0_0, v0xd493b0_0, v0xd49470_0, v0xd49510_0, v0xd49680_0, v0xd495b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd07d40;
T_6 ;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xd07d40;
T_7 ;
    %wait E_0xcf1250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd490e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd490e0_0, 4, 32;
    %load/vec4 v0xd492f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd490e0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd490e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd490e0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xd49680_0;
    %load/vec4 v0xd49680_0;
    %load/vec4 v0xd495b0_0;
    %xor;
    %load/vec4 v0xd49680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd490e0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xd490e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd490e0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/mt2015_q4/iter6/response1/top_module.sv";
