
v407_activ_veles_bootloader24_breake_down.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a84  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000092c  08004c14  08004c14  00014c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005540  08005540  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005540  08005540  00015540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005548  08005548  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005548  08005548  00015548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800554c  0800554c  0001554c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005550  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000100  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000170  20000170  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f71c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ec9  00000000  00000000  0002f7bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d60  00000000  00000000  00031688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ca8  00000000  00000000  000323e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021797  00000000  00000000  00033090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ecff  00000000  00000000  00054827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdc89  00000000  00000000  00063526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001311af  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003cc8  00000000  00000000  00131200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bfc 	.word	0x08004bfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004bfc 	.word	0x08004bfc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <CAN_Init>:
void CAN_Init(void);
void LogMessage(const char *message);
void LogError(const char *message);

void release_brake(uint8_t node_id);
void CAN_Init(void) {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
    CAN_ConfigFilter();
 8000588:	f000 fcae 	bl	8000ee8 <CAN_ConfigFilter>

    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800058c:	480e      	ldr	r0, [pc, #56]	; (80005c8 <CAN_Init+0x44>)
 800058e:	f001 fab3 	bl	8001af8 <HAL_CAN_Start>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d003      	beq.n	80005a0 <CAN_Init+0x1c>
        LogError("CAN_Init: Error starting CAN");
 8000598:	480c      	ldr	r0, [pc, #48]	; (80005cc <CAN_Init+0x48>)
 800059a:	f000 fcf7 	bl	8000f8c <LogError>
 800059e:	e002      	b.n	80005a6 <CAN_Init+0x22>
    } else {
        LogMessage("CAN_Init: CAN started successfully");
 80005a0:	480b      	ldr	r0, [pc, #44]	; (80005d0 <CAN_Init+0x4c>)
 80005a2:	f000 fcd5 	bl	8000f50 <LogMessage>
    }

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80005a6:	2102      	movs	r1, #2
 80005a8:	4807      	ldr	r0, [pc, #28]	; (80005c8 <CAN_Init+0x44>)
 80005aa:	f001 fcfa 	bl	8001fa2 <HAL_CAN_ActivateNotification>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d003      	beq.n	80005bc <CAN_Init+0x38>
        LogError("CAN_Init: Error activating CAN notifications");
 80005b4:	4807      	ldr	r0, [pc, #28]	; (80005d4 <CAN_Init+0x50>)
 80005b6:	f000 fce9 	bl	8000f8c <LogError>
    } else {
        LogMessage("CAN_Init: Notifications activated");
    }
}
 80005ba:	e002      	b.n	80005c2 <CAN_Init+0x3e>
        LogMessage("CAN_Init: Notifications activated");
 80005bc:	4806      	ldr	r0, [pc, #24]	; (80005d8 <CAN_Init+0x54>)
 80005be:	f000 fcc7 	bl	8000f50 <LogMessage>
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	200000a4 	.word	0x200000a4
 80005cc:	08004c14 	.word	0x08004c14
 80005d0:	08004c34 	.word	0x08004c34
 80005d4:	08004c58 	.word	0x08004c58
 80005d8:	08004c88 	.word	0x08004c88

080005dc <StartActivationProcess>:

void StartActivationProcess(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
    currentState = STATE_WAIT_BOOTLOADER_HEARTBEAT;
 80005e0:	4b06      	ldr	r3, [pc, #24]	; (80005fc <StartActivationProcess+0x20>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	701a      	strb	r2, [r3, #0]
    stateTimer = HAL_GetTick();
 80005e6:	f001 f87b 	bl	80016e0 <HAL_GetTick>
 80005ea:	4603      	mov	r3, r0
 80005ec:	4a04      	ldr	r2, [pc, #16]	; (8000600 <StartActivationProcess+0x24>)
 80005ee:	6013      	str	r3, [r2, #0]
    LogMessage("Starting activation process...");
 80005f0:	4804      	ldr	r0, [pc, #16]	; (8000604 <StartActivationProcess+0x28>)
 80005f2:	f000 fcad 	bl	8000f50 <LogMessage>
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	20000090 	.word	0x20000090
 8000600:	20000094 	.word	0x20000094
 8000604:	08004cac 	.word	0x08004cac

08000608 <CAN_ProcessStateMachine>:
void CAN_ProcessStateMachine(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
    uint8_t activation_data[2] = {0x10, 0x10};
 800060e:	f241 0310 	movw	r3, #4112	; 0x1010
 8000612:	80bb      	strh	r3, [r7, #4]
    uint8_t reset_command[] = {0x81, 0x00};
 8000614:	2381      	movs	r3, #129	; 0x81
 8000616:	803b      	strh	r3, [r7, #0]

    switch (currentState) {
 8000618:	4ba9      	ldr	r3, [pc, #676]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b0b      	cmp	r3, #11
 800061e:	f200 813d 	bhi.w	800089c <CAN_ProcessStateMachine+0x294>
 8000622:	a201      	add	r2, pc, #4	; (adr r2, 8000628 <CAN_ProcessStateMachine+0x20>)
 8000624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000628:	08000659 	.word	0x08000659
 800062c:	08000671 	.word	0x08000671
 8000630:	080006bd 	.word	0x080006bd
 8000634:	080006f5 	.word	0x080006f5
 8000638:	08000741 	.word	0x08000741
 800063c:	0800077b 	.word	0x0800077b
 8000640:	080007c5 	.word	0x080007c5
 8000644:	0800080f 	.word	0x0800080f
 8000648:	0800082d 	.word	0x0800082d
 800064c:	0800084b 	.word	0x0800084b
 8000650:	08000881 	.word	0x08000881
 8000654:	0800088f 	.word	0x0800088f
        case STATE_INIT:
            LogMessage("STATE_INIT: Initializing...");
 8000658:	489a      	ldr	r0, [pc, #616]	; (80008c4 <CAN_ProcessStateMachine+0x2bc>)
 800065a:	f000 fc79 	bl	8000f50 <LogMessage>
            currentState = STATE_WAIT_BOOTLOADER_HEARTBEAT;
 800065e:	4b98      	ldr	r3, [pc, #608]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 8000660:	2201      	movs	r2, #1
 8000662:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 8000664:	f001 f83c 	bl	80016e0 <HAL_GetTick>
 8000668:	4603      	mov	r3, r0
 800066a:	4a97      	ldr	r2, [pc, #604]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 800066c:	6013      	str	r3, [r2, #0]
            break;
 800066e:	e123      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        case STATE_WAIT_BOOTLOADER_HEARTBEAT:
            if (heartbeat_received) {
 8000670:	4b96      	ldr	r3, [pc, #600]	; (80008cc <CAN_ProcessStateMachine+0x2c4>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b2db      	uxtb	r3, r3
 8000676:	2b00      	cmp	r3, #0
 8000678:	d00e      	beq.n	8000698 <CAN_ProcessStateMachine+0x90>
                LogMessage("STATE_WAIT_BOOTLOADER_HEARTBEAT: Bootloader heartbeat received.");
 800067a:	4895      	ldr	r0, [pc, #596]	; (80008d0 <CAN_ProcessStateMachine+0x2c8>)
 800067c:	f000 fc68 	bl	8000f50 <LogMessage>
                currentState = STATE_GET_BOOTLOADER_VERSION;
 8000680:	4b8f      	ldr	r3, [pc, #572]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 8000682:	2202      	movs	r2, #2
 8000684:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000686:	f001 f82b 	bl	80016e0 <HAL_GetTick>
 800068a:	4603      	mov	r3, r0
 800068c:	4a8e      	ldr	r2, [pc, #568]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 800068e:	6013      	str	r3, [r2, #0]
                heartbeat_received = 0;
 8000690:	4b8e      	ldr	r3, [pc, #568]	; (80008cc <CAN_ProcessStateMachine+0x2c4>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_WAIT_BOOTLOADER_HEARTBEAT: Failed to receive bootloader heartbeat.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000696:	e108      	b.n	80008aa <CAN_ProcessStateMachine+0x2a2>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000698:	f001 f822 	bl	80016e0 <HAL_GetTick>
 800069c:	4602      	mov	r2, r0
 800069e:	4b8a      	ldr	r3, [pc, #552]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	1ad3      	subs	r3, r2, r3
 80006a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80006a8:	4293      	cmp	r3, r2
 80006aa:	f240 80fe 	bls.w	80008aa <CAN_ProcessStateMachine+0x2a2>
                LogError("STATE_WAIT_BOOTLOADER_HEARTBEAT: Failed to receive bootloader heartbeat.");
 80006ae:	4889      	ldr	r0, [pc, #548]	; (80008d4 <CAN_ProcessStateMachine+0x2cc>)
 80006b0:	f000 fc6c 	bl	8000f8c <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80006b4:	4b82      	ldr	r3, [pc, #520]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 80006b6:	220b      	movs	r2, #11
 80006b8:	701a      	strb	r2, [r3, #0]
            break;
 80006ba:	e0f6      	b.n	80008aa <CAN_ProcessStateMachine+0x2a2>

        case STATE_GET_BOOTLOADER_VERSION:
            if (send_command((uint8_t*) "\x20\x20", 2, CAN_COMMAND_TIMEOUT_MS)) {
 80006bc:	f241 7270 	movw	r2, #6000	; 0x1770
 80006c0:	2102      	movs	r1, #2
 80006c2:	4885      	ldr	r0, [pc, #532]	; (80008d8 <CAN_ProcessStateMachine+0x2d0>)
 80006c4:	f000 fa02 	bl	8000acc <send_command>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d00b      	beq.n	80006e6 <CAN_ProcessStateMachine+0xde>
                LogMessage("STATE_GET_BOOTLOADER_VERSION: Bootloader version request sent.");
 80006ce:	4883      	ldr	r0, [pc, #524]	; (80008dc <CAN_ProcessStateMachine+0x2d4>)
 80006d0:	f000 fc3e 	bl	8000f50 <LogMessage>
                currentState = STATE_WAIT_BOOTLOADER_VERSION_RESPONSE;
 80006d4:	4b7a      	ldr	r3, [pc, #488]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 80006d6:	2203      	movs	r2, #3
 80006d8:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 80006da:	f001 f801 	bl	80016e0 <HAL_GetTick>
 80006de:	4603      	mov	r3, r0
 80006e0:	4a79      	ldr	r2, [pc, #484]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 80006e2:	6013      	str	r3, [r2, #0]
            } else {
                LogError("STATE_GET_BOOTLOADER_VERSION: Failed to send bootloader version request.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80006e4:	e0e8      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>
                LogError("STATE_GET_BOOTLOADER_VERSION: Failed to send bootloader version request.");
 80006e6:	487e      	ldr	r0, [pc, #504]	; (80008e0 <CAN_ProcessStateMachine+0x2d8>)
 80006e8:	f000 fc50 	bl	8000f8c <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80006ec:	4b74      	ldr	r3, [pc, #464]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 80006ee:	220b      	movs	r2, #11
 80006f0:	701a      	strb	r2, [r3, #0]
            break;
 80006f2:	e0e1      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        case STATE_WAIT_BOOTLOADER_VERSION_RESPONSE:
            if (bootloader_version_received) {
 80006f4:	4b7b      	ldr	r3, [pc, #492]	; (80008e4 <CAN_ProcessStateMachine+0x2dc>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d00e      	beq.n	800071c <CAN_ProcessStateMachine+0x114>
                LogMessage("STATE_WAIT_BOOTLOADER_VERSION_RESPONSE: Bootloader version confirmed.");
 80006fe:	487a      	ldr	r0, [pc, #488]	; (80008e8 <CAN_ProcessStateMachine+0x2e0>)
 8000700:	f000 fc26 	bl	8000f50 <LogMessage>
                currentState = STATE_SEND_ACTIVATION;
 8000704:	4b6e      	ldr	r3, [pc, #440]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 8000706:	2204      	movs	r2, #4
 8000708:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 800070a:	f000 ffe9 	bl	80016e0 <HAL_GetTick>
 800070e:	4603      	mov	r3, r0
 8000710:	4a6d      	ldr	r2, [pc, #436]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 8000712:	6013      	str	r3, [r2, #0]
                bootloader_version_received = 0;
 8000714:	4b73      	ldr	r3, [pc, #460]	; (80008e4 <CAN_ProcessStateMachine+0x2dc>)
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_WAIT_BOOTLOADER_VERSION_RESPONSE: Failed to receive bootloader version.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 800071a:	e0c8      	b.n	80008ae <CAN_ProcessStateMachine+0x2a6>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 800071c:	f000 ffe0 	bl	80016e0 <HAL_GetTick>
 8000720:	4602      	mov	r2, r0
 8000722:	4b69      	ldr	r3, [pc, #420]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	f241 3288 	movw	r2, #5000	; 0x1388
 800072c:	4293      	cmp	r3, r2
 800072e:	f240 80be 	bls.w	80008ae <CAN_ProcessStateMachine+0x2a6>
                LogError("STATE_WAIT_BOOTLOADER_VERSION_RESPONSE: Failed to receive bootloader version.");
 8000732:	486e      	ldr	r0, [pc, #440]	; (80008ec <CAN_ProcessStateMachine+0x2e4>)
 8000734:	f000 fc2a 	bl	8000f8c <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000738:	4b61      	ldr	r3, [pc, #388]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800073a:	220b      	movs	r2, #11
 800073c:	701a      	strb	r2, [r3, #0]
            break;
 800073e:	e0b6      	b.n	80008ae <CAN_ProcessStateMachine+0x2a6>

        case STATE_SEND_ACTIVATION:
            if (send_command(activation_data, 2, CAN_COMMAND_TIMEOUT_MS)) {
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	f241 7270 	movw	r2, #6000	; 0x1770
 8000746:	2102      	movs	r1, #2
 8000748:	4618      	mov	r0, r3
 800074a:	f000 f9bf 	bl	8000acc <send_command>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d00b      	beq.n	800076c <CAN_ProcessStateMachine+0x164>
                LogMessage("STATE_SEND_ACTIVATION: Activation command sent.");
 8000754:	4866      	ldr	r0, [pc, #408]	; (80008f0 <CAN_ProcessStateMachine+0x2e8>)
 8000756:	f000 fbfb 	bl	8000f50 <LogMessage>
                currentState = STATE_WAIT_ACTIVATION_RESPONSE;
 800075a:	4b59      	ldr	r3, [pc, #356]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800075c:	2205      	movs	r2, #5
 800075e:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000760:	f000 ffbe 	bl	80016e0 <HAL_GetTick>
 8000764:	4603      	mov	r3, r0
 8000766:	4a58      	ldr	r2, [pc, #352]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 8000768:	6013      	str	r3, [r2, #0]
            } else {
                LogError("STATE_SEND_ACTIVATION: Failed to send activation command.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 800076a:	e0a5      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>
                LogError("STATE_SEND_ACTIVATION: Failed to send activation command.");
 800076c:	4861      	ldr	r0, [pc, #388]	; (80008f4 <CAN_ProcessStateMachine+0x2ec>)
 800076e:	f000 fc0d 	bl	8000f8c <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000772:	4b53      	ldr	r3, [pc, #332]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 8000774:	220b      	movs	r2, #11
 8000776:	701a      	strb	r2, [r3, #0]
            break;
 8000778:	e09e      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        case STATE_WAIT_ACTIVATION_RESPONSE:
            if (activation_confirmed) {
 800077a:	4b5f      	ldr	r3, [pc, #380]	; (80008f8 <CAN_ProcessStateMachine+0x2f0>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	b2db      	uxtb	r3, r3
 8000780:	2b00      	cmp	r3, #0
 8000782:	d00e      	beq.n	80007a2 <CAN_ProcessStateMachine+0x19a>
                LogMessage("STATE_WAIT_ACTIVATION_RESPONSE: Activation confirmed.");
 8000784:	485d      	ldr	r0, [pc, #372]	; (80008fc <CAN_ProcessStateMachine+0x2f4>)
 8000786:	f000 fbe3 	bl	8000f50 <LogMessage>
                currentState = STATE_CONFIRM_CANOPEN_MODE;
 800078a:	4b4d      	ldr	r3, [pc, #308]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800078c:	2206      	movs	r2, #6
 800078e:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000790:	f000 ffa6 	bl	80016e0 <HAL_GetTick>
 8000794:	4603      	mov	r3, r0
 8000796:	4a4c      	ldr	r2, [pc, #304]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 8000798:	6013      	str	r3, [r2, #0]
                activation_confirmed = 0;
 800079a:	4b57      	ldr	r3, [pc, #348]	; (80008f8 <CAN_ProcessStateMachine+0x2f0>)
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_WAIT_ACTIVATION_RESPONSE: Failed to receive activation confirmation.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80007a0:	e087      	b.n	80008b2 <CAN_ProcessStateMachine+0x2aa>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 80007a2:	f000 ff9d 	bl	80016e0 <HAL_GetTick>
 80007a6:	4602      	mov	r2, r0
 80007a8:	4b47      	ldr	r3, [pc, #284]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d97d      	bls.n	80008b2 <CAN_ProcessStateMachine+0x2aa>
                LogError("STATE_WAIT_ACTIVATION_RESPONSE: Failed to receive activation confirmation.");
 80007b6:	4852      	ldr	r0, [pc, #328]	; (8000900 <CAN_ProcessStateMachine+0x2f8>)
 80007b8:	f000 fbe8 	bl	8000f8c <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 80007bc:	4b40      	ldr	r3, [pc, #256]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 80007be:	220b      	movs	r2, #11
 80007c0:	701a      	strb	r2, [r3, #0]
            break;
 80007c2:	e076      	b.n	80008b2 <CAN_ProcessStateMachine+0x2aa>

        case STATE_CONFIRM_CANOPEN_MODE:
            if (canopen_confirmation_received) {
 80007c4:	4b4f      	ldr	r3, [pc, #316]	; (8000904 <CAN_ProcessStateMachine+0x2fc>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d00e      	beq.n	80007ec <CAN_ProcessStateMachine+0x1e4>
                LogMessage("STATE_CONFIRM_CANOPEN_MODE: CANopen mode confirmed.");
 80007ce:	484e      	ldr	r0, [pc, #312]	; (8000908 <CAN_ProcessStateMachine+0x300>)
 80007d0:	f000 fbbe 	bl	8000f50 <LogMessage>
                currentState = STATE_CHECK_WHEEL_SDO; // Переход к проверке SDO
 80007d4:	4b3a      	ldr	r3, [pc, #232]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 80007d6:	2207      	movs	r2, #7
 80007d8:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 80007da:	f000 ff81 	bl	80016e0 <HAL_GetTick>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a39      	ldr	r2, [pc, #228]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 80007e2:	6013      	str	r3, [r2, #0]
                canopen_confirmation_received = 0;
 80007e4:	4b47      	ldr	r3, [pc, #284]	; (8000904 <CAN_ProcessStateMachine+0x2fc>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_CONFIRM_CANOPEN_MODE: Failed to confirm CANopen mode.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 80007ea:	e064      	b.n	80008b6 <CAN_ProcessStateMachine+0x2ae>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 80007ec:	f000 ff78 	bl	80016e0 <HAL_GetTick>
 80007f0:	4602      	mov	r2, r0
 80007f2:	4b35      	ldr	r3, [pc, #212]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	1ad3      	subs	r3, r2, r3
 80007f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d95a      	bls.n	80008b6 <CAN_ProcessStateMachine+0x2ae>
                LogError("STATE_CONFIRM_CANOPEN_MODE: Failed to confirm CANopen mode.");
 8000800:	4842      	ldr	r0, [pc, #264]	; (800090c <CAN_ProcessStateMachine+0x304>)
 8000802:	f000 fbc3 	bl	8000f8c <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000806:	4b2e      	ldr	r3, [pc, #184]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 8000808:	220b      	movs	r2, #11
 800080a:	701a      	strb	r2, [r3, #0]
            break;
 800080c:	e053      	b.n	80008b6 <CAN_ProcessStateMachine+0x2ae>

        case STATE_CHECK_WHEEL_SDO:
            LogMessage("STATE_CHECK_WHEEL_SDO: Checking wheel SDOs...");
 800080e:	4840      	ldr	r0, [pc, #256]	; (8000910 <CAN_ProcessStateMachine+0x308>)
 8000810:	f000 fb9e 	bl	8000f50 <LogMessage>
            check_wheel_sdo(LEFT_WHEEL_ID); // Проверяем SDO для левого колеса
 8000814:	2001      	movs	r0, #1
 8000816:	f000 f9a1 	bl	8000b5c <check_wheel_sdo>
            currentState = STATE_RELEASE_BRAKE; // Переход к снятию тормоза
 800081a:	4b29      	ldr	r3, [pc, #164]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800081c:	2208      	movs	r2, #8
 800081e:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 8000820:	f000 ff5e 	bl	80016e0 <HAL_GetTick>
 8000824:	4603      	mov	r3, r0
 8000826:	4a28      	ldr	r2, [pc, #160]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 8000828:	6013      	str	r3, [r2, #0]
            break;
 800082a:	e045      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        case STATE_RELEASE_BRAKE:
            LogMessage("STATE_RELEASE_BRAKE: Releasing brake...");
 800082c:	4839      	ldr	r0, [pc, #228]	; (8000914 <CAN_ProcessStateMachine+0x30c>)
 800082e:	f000 fb8f 	bl	8000f50 <LogMessage>
            release_brake(LEFT_WHEEL_ID); // Снимаем тормоз с колеса
 8000832:	2001      	movs	r0, #1
 8000834:	f000 faf0 	bl	8000e18 <release_brake>
            currentState = STATE_SOFT_RESET; // Переход к программному сбросу
 8000838:	4b21      	ldr	r3, [pc, #132]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800083a:	2209      	movs	r2, #9
 800083c:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 800083e:	f000 ff4f 	bl	80016e0 <HAL_GetTick>
 8000842:	4603      	mov	r3, r0
 8000844:	4a20      	ldr	r2, [pc, #128]	; (80008c8 <CAN_ProcessStateMachine+0x2c0>)
 8000846:	6013      	str	r3, [r2, #0]
            break;
 8000848:	e036      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        case STATE_SOFT_RESET:
            LogMessage("STATE_SOFT_RESET: Sending soft reset command.");
 800084a:	4833      	ldr	r0, [pc, #204]	; (8000918 <CAN_ProcessStateMachine+0x310>)
 800084c:	f000 fb80 	bl	8000f50 <LogMessage>
            if (send_command(reset_command, sizeof(reset_command), CAN_COMMAND_TIMEOUT_MS)) {
 8000850:	463b      	mov	r3, r7
 8000852:	f241 7270 	movw	r2, #6000	; 0x1770
 8000856:	2102      	movs	r1, #2
 8000858:	4618      	mov	r0, r3
 800085a:	f000 f937 	bl	8000acc <send_command>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d006      	beq.n	8000872 <CAN_ProcessStateMachine+0x26a>
                LogMessage("STATE_SOFT_RESET: Soft reset command sent successfully.");
 8000864:	482d      	ldr	r0, [pc, #180]	; (800091c <CAN_ProcessStateMachine+0x314>)
 8000866:	f000 fb73 	bl	8000f50 <LogMessage>
                currentState = STATE_ACTIVATION_SUCCESS;
 800086a:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800086c:	220a      	movs	r2, #10
 800086e:	701a      	strb	r2, [r3, #0]
            } else {
                LogError("STATE_SOFT_RESET: Failed to send soft reset command.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000870:	e022      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>
                LogError("STATE_SOFT_RESET: Failed to send soft reset command.");
 8000872:	482b      	ldr	r0, [pc, #172]	; (8000920 <CAN_ProcessStateMachine+0x318>)
 8000874:	f000 fb8a 	bl	8000f8c <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000878:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 800087a:	220b      	movs	r2, #11
 800087c:	701a      	strb	r2, [r3, #0]
            break;
 800087e:	e01b      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        case STATE_ACTIVATION_SUCCESS:
            LogMessage("STATE_ACTIVATION_SUCCESS: Activation, SDO check, and brake release completed successfully.");
 8000880:	4828      	ldr	r0, [pc, #160]	; (8000924 <CAN_ProcessStateMachine+0x31c>)
 8000882:	f000 fb65 	bl	8000f50 <LogMessage>
            currentState = STATE_INIT; // Возвращаемся в начальное состояние
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]
            break;
 800088c:	e014      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        case STATE_ACTIVATION_FAILED:
            LogError("STATE_ACTIVATION_FAILED: Activation, SDO check, or brake release failed.");
 800088e:	4826      	ldr	r0, [pc, #152]	; (8000928 <CAN_ProcessStateMachine+0x320>)
 8000890:	f000 fb7c 	bl	8000f8c <LogError>
            currentState = STATE_INIT; // Возвращаемся в начальное состояние
 8000894:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 8000896:	2200      	movs	r2, #0
 8000898:	701a      	strb	r2, [r3, #0]
            break;
 800089a:	e00d      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>

        default:
            LogError("Unknown state.");
 800089c:	4823      	ldr	r0, [pc, #140]	; (800092c <CAN_ProcessStateMachine+0x324>)
 800089e:	f000 fb75 	bl	8000f8c <LogError>
            currentState = STATE_INIT;
 80008a2:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <CAN_ProcessStateMachine+0x2b8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
            break;
 80008a8:	e006      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>
            break;
 80008aa:	bf00      	nop
 80008ac:	e004      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>
            break;
 80008ae:	bf00      	nop
 80008b0:	e002      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>
            break;
 80008b2:	bf00      	nop
 80008b4:	e000      	b.n	80008b8 <CAN_ProcessStateMachine+0x2b0>
            break;
 80008b6:	bf00      	nop
    }
}
 80008b8:	bf00      	nop
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20000090 	.word	0x20000090
 80008c4:	08004ccc 	.word	0x08004ccc
 80008c8:	20000094 	.word	0x20000094
 80008cc:	2000008c 	.word	0x2000008c
 80008d0:	08004ce8 	.word	0x08004ce8
 80008d4:	08004d28 	.word	0x08004d28
 80008d8:	08004d74 	.word	0x08004d74
 80008dc:	08004d78 	.word	0x08004d78
 80008e0:	08004db8 	.word	0x08004db8
 80008e4:	2000008e 	.word	0x2000008e
 80008e8:	08004e04 	.word	0x08004e04
 80008ec:	08004e4c 	.word	0x08004e4c
 80008f0:	08004e9c 	.word	0x08004e9c
 80008f4:	08004ecc 	.word	0x08004ecc
 80008f8:	2000008f 	.word	0x2000008f
 80008fc:	08004f08 	.word	0x08004f08
 8000900:	08004f40 	.word	0x08004f40
 8000904:	2000008d 	.word	0x2000008d
 8000908:	08004f8c 	.word	0x08004f8c
 800090c:	08004fc0 	.word	0x08004fc0
 8000910:	08004ffc 	.word	0x08004ffc
 8000914:	0800502c 	.word	0x0800502c
 8000918:	08005054 	.word	0x08005054
 800091c:	08005084 	.word	0x08005084
 8000920:	080050bc 	.word	0x080050bc
 8000924:	080050f4 	.word	0x080050f4
 8000928:	08005150 	.word	0x08005150
 800092c:	0800519c 	.word	0x0800519c

08000930 <process_CAN_message>:





void process_CAN_message(uint16_t received_ID, uint8_t *data, uint8_t DLC) {
 8000930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000932:	b0c5      	sub	sp, #276	; 0x114
 8000934:	af0a      	add	r7, sp, #40	; 0x28
 8000936:	4603      	mov	r3, r0
 8000938:	6139      	str	r1, [r7, #16]
 800093a:	82fb      	strh	r3, [r7, #22]
 800093c:	4613      	mov	r3, r2
 800093e:	757b      	strb	r3, [r7, #21]
    static uint16_t last_received_ID = 0;
    static uint8_t last_data[8] = {0};

    // Сравнение текущего сообщения с последним
    if (received_ID == last_received_ID && memcmp(data, last_data, 8) == 0) {
 8000940:	4b49      	ldr	r3, [pc, #292]	; (8000a68 <process_CAN_message+0x138>)
 8000942:	881b      	ldrh	r3, [r3, #0]
 8000944:	8afa      	ldrh	r2, [r7, #22]
 8000946:	429a      	cmp	r2, r3
 8000948:	d108      	bne.n	800095c <process_CAN_message+0x2c>
 800094a:	2208      	movs	r2, #8
 800094c:	4947      	ldr	r1, [pc, #284]	; (8000a6c <process_CAN_message+0x13c>)
 800094e:	6938      	ldr	r0, [r7, #16]
 8000950:	f003 fcba 	bl	80042c8 <memcmp>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	f000 8082 	beq.w	8000a60 <process_CAN_message+0x130>
        return; // Пропускаем дублирующее сообщение
    }

    // Сохраняем текущее сообщение как последнее
    last_received_ID = received_ID;
 800095c:	4a42      	ldr	r2, [pc, #264]	; (8000a68 <process_CAN_message+0x138>)
 800095e:	8afb      	ldrh	r3, [r7, #22]
 8000960:	8013      	strh	r3, [r2, #0]
    memcpy(last_data, data, 8);
 8000962:	4b42      	ldr	r3, [pc, #264]	; (8000a6c <process_CAN_message+0x13c>)
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	6810      	ldr	r0, [r2, #0]
 8000968:	6851      	ldr	r1, [r2, #4]
 800096a:	c303      	stmia	r3!, {r0, r1}

    // Логируем новое сообщение
    char logBuffer[200];
    snprintf(logBuffer, sizeof(logBuffer),
 800096c:	8af9      	ldrh	r1, [r7, #22]
 800096e:	7d7b      	ldrb	r3, [r7, #21]
             "Received CAN message: ID=0x%X, DLC=%d, Data=[%02X, %02X, %02X, %02X, %02X, %02X, %02X, %02X]",
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000970:	693a      	ldr	r2, [r7, #16]
 8000972:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000974:	4614      	mov	r4, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	3201      	adds	r2, #1
 800097a:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 800097c:	4615      	mov	r5, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	3202      	adds	r2, #2
 8000982:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000984:	4616      	mov	r6, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	3203      	adds	r2, #3
 800098a:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 800098c:	60fa      	str	r2, [r7, #12]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	3204      	adds	r2, #4
 8000992:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000994:	60ba      	str	r2, [r7, #8]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	3205      	adds	r2, #5
 800099a:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 800099c:	607a      	str	r2, [r7, #4]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	3206      	adds	r2, #6
 80009a2:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80009a4:	603a      	str	r2, [r7, #0]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	3207      	adds	r2, #7
 80009aa:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 80009ac:	f107 0020 	add.w	r0, r7, #32
 80009b0:	9208      	str	r2, [sp, #32]
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	9207      	str	r2, [sp, #28]
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	9206      	str	r2, [sp, #24]
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	9205      	str	r2, [sp, #20]
 80009be:	68fa      	ldr	r2, [r7, #12]
 80009c0:	9204      	str	r2, [sp, #16]
 80009c2:	9603      	str	r6, [sp, #12]
 80009c4:	9502      	str	r5, [sp, #8]
 80009c6:	9401      	str	r4, [sp, #4]
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	460b      	mov	r3, r1
 80009cc:	4a28      	ldr	r2, [pc, #160]	; (8000a70 <process_CAN_message+0x140>)
 80009ce:	21c8      	movs	r1, #200	; 0xc8
 80009d0:	f003 fc92 	bl	80042f8 <sniprintf>
    LogMessage(logBuffer);
 80009d4:	f107 0320 	add.w	r3, r7, #32
 80009d8:	4618      	mov	r0, r3
 80009da:	f000 fab9 	bl	8000f50 <LogMessage>

    // Обработка сообщений
    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 80009de:	8afb      	ldrh	r3, [r7, #22]
 80009e0:	f240 7201 	movw	r2, #1793	; 0x701
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d10b      	bne.n	8000a00 <process_CAN_message+0xd0>
        memcmp(data, RAW_CAN_BOOTLOADER_HEARTBEAT_DATA, 8) == 0) {
 80009e8:	2208      	movs	r2, #8
 80009ea:	4922      	ldr	r1, [pc, #136]	; (8000a74 <process_CAN_message+0x144>)
 80009ec:	6938      	ldr	r0, [r7, #16]
 80009ee:	f003 fc6b 	bl	80042c8 <memcmp>
 80009f2:	4603      	mov	r3, r0
    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d103      	bne.n	8000a00 <process_CAN_message+0xd0>
        heartbeat_received = 1;
 80009f8:	4b1f      	ldr	r3, [pc, #124]	; (8000a78 <process_CAN_message+0x148>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
 80009fe:	e030      	b.n	8000a62 <process_CAN_message+0x132>
    } else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8000a00:	8afb      	ldrh	r3, [r7, #22]
 8000a02:	f240 7201 	movw	r2, #1793	; 0x701
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d108      	bne.n	8000a1c <process_CAN_message+0xec>
               data[0] == CANOPEN_CONFIRMATION_DATA[0]) {
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	227f      	movs	r2, #127	; 0x7f
    } else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d103      	bne.n	8000a1c <process_CAN_message+0xec>
        canopen_confirmation_received = 1;
 8000a14:	4b19      	ldr	r3, [pc, #100]	; (8000a7c <process_CAN_message+0x14c>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	701a      	strb	r2, [r3, #0]
 8000a1a:	e022      	b.n	8000a62 <process_CAN_message+0x132>
    } else if (memcmp(data, (uint8_t[]){0xAA, 0xBB}, 2) == 0) {
 8000a1c:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <process_CAN_message+0x150>)
 8000a1e:	881b      	ldrh	r3, [r3, #0]
 8000a20:	83bb      	strh	r3, [r7, #28]
 8000a22:	f107 031c 	add.w	r3, r7, #28
 8000a26:	2202      	movs	r2, #2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	6938      	ldr	r0, [r7, #16]
 8000a2c:	f003 fc4c 	bl	80042c8 <memcmp>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d103      	bne.n	8000a3e <process_CAN_message+0x10e>
        activation_confirmed = 1;
 8000a36:	4b13      	ldr	r3, [pc, #76]	; (8000a84 <process_CAN_message+0x154>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	e011      	b.n	8000a62 <process_CAN_message+0x132>
    } else if (memcmp(data, (uint8_t[]){0xCC, 0xDD}, 2) == 0) {
 8000a3e:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <process_CAN_message+0x158>)
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	833b      	strh	r3, [r7, #24]
 8000a44:	f107 0318 	add.w	r3, r7, #24
 8000a48:	2202      	movs	r2, #2
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	6938      	ldr	r0, [r7, #16]
 8000a4e:	f003 fc3b 	bl	80042c8 <memcmp>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d104      	bne.n	8000a62 <process_CAN_message+0x132>
        bootloader_version_received = 1;
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <process_CAN_message+0x15c>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	701a      	strb	r2, [r3, #0]
 8000a5e:	e000      	b.n	8000a62 <process_CAN_message+0x132>
        return; // Пропускаем дублирующее сообщение
 8000a60:	bf00      	nop
    }
}
 8000a62:	37ec      	adds	r7, #236	; 0xec
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a68:	20000098 	.word	0x20000098
 8000a6c:	2000009c 	.word	0x2000009c
 8000a70:	080051ac 	.word	0x080051ac
 8000a74:	080054ec 	.word	0x080054ec
 8000a78:	2000008c 	.word	0x2000008c
 8000a7c:	2000008d 	.word	0x2000008d
 8000a80:	0800520c 	.word	0x0800520c
 8000a84:	2000008f 	.word	0x2000008f
 8000a88:	08005210 	.word	0x08005210
 8000a8c:	2000008e 	.word	0x2000008e

08000a90 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08c      	sub	sp, #48	; 0x30
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];
    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000a98:	e008      	b.n	8000aac <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
        process_CAN_message(RxHeader.StdId, RxData, RxHeader.DLC);
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	b29b      	uxth	r3, r3
 8000a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000aa0:	b2d2      	uxtb	r2, r2
 8000aa2:	f107 010c 	add.w	r1, r7, #12
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff ff42 	bl	8000930 <process_CAN_message>
    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	f107 0214 	add.w	r2, r7, #20
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f001 f961 	bl	8001d7e <HAL_CAN_GetRxMessage>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d0eb      	beq.n	8000a9a <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
    }
}
 8000ac2:	bf00      	nop
 8000ac4:	bf00      	nop
 8000ac6:	3730      	adds	r7, #48	; 0x30
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <send_command>:

static uint8_t send_command(uint8_t *data, uint8_t len, uint32_t timeout_ms) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08c      	sub	sp, #48	; 0x30
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	607a      	str	r2, [r7, #4]
 8000ad8:	72fb      	strb	r3, [r7, #11]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    TxHeader.StdId = LEFT_WHEEL_ID;
 8000ada:	2301      	movs	r3, #1
 8000adc:	617b      	str	r3, [r7, #20]
    TxHeader.RTR = CAN_RTR_DATA;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	623b      	str	r3, [r7, #32]
    TxHeader.IDE = CAN_ID_STD;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = len;
 8000ae6:	7afb      	ldrb	r3, [r7, #11]
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox) != HAL_OK) {
 8000aea:	f107 0310 	add.w	r3, r7, #16
 8000aee:	f107 0114 	add.w	r1, r7, #20
 8000af2:	68fa      	ldr	r2, [r7, #12]
 8000af4:	4815      	ldr	r0, [pc, #84]	; (8000b4c <send_command+0x80>)
 8000af6:	f001 f843 	bl	8001b80 <HAL_CAN_AddTxMessage>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d004      	beq.n	8000b0a <send_command+0x3e>
        LogError("Error sending command to CAN.");
 8000b00:	4813      	ldr	r0, [pc, #76]	; (8000b50 <send_command+0x84>)
 8000b02:	f000 fa43 	bl	8000f8c <LogError>
        return 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	e01c      	b.n	8000b44 <send_command+0x78>
    }

    uint32_t startTick = HAL_GetTick();
 8000b0a:	f000 fde9 	bl	80016e0 <HAL_GetTick>
 8000b0e:	62f8      	str	r0, [r7, #44]	; 0x2c
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000b10:	e00c      	b.n	8000b2c <send_command+0x60>
        if (HAL_GetTick() - startTick > timeout_ms) {
 8000b12:	f000 fde5 	bl	80016e0 <HAL_GetTick>
 8000b16:	4602      	mov	r2, r0
 8000b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d204      	bcs.n	8000b2c <send_command+0x60>
            LogError("Timeout waiting for message to be sent.");
 8000b22:	480c      	ldr	r0, [pc, #48]	; (8000b54 <send_command+0x88>)
 8000b24:	f000 fa32 	bl	8000f8c <LogError>
            return 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e00b      	b.n	8000b44 <send_command+0x78>
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4806      	ldr	r0, [pc, #24]	; (8000b4c <send_command+0x80>)
 8000b32:	f001 f900 	bl	8001d36 <HAL_CAN_IsTxMessagePending>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d1ea      	bne.n	8000b12 <send_command+0x46>
        }
    }
    LogMessage("Command sent successfully from TxMailbox");
 8000b3c:	4806      	ldr	r0, [pc, #24]	; (8000b58 <send_command+0x8c>)
 8000b3e:	f000 fa07 	bl	8000f50 <LogMessage>
    return 1;
 8000b42:	2301      	movs	r3, #1
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3730      	adds	r7, #48	; 0x30
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	200000a4 	.word	0x200000a4
 8000b50:	08005214 	.word	0x08005214
 8000b54:	08005234 	.word	0x08005234
 8000b58:	0800525c 	.word	0x0800525c

08000b5c <check_wheel_sdo>:




	void check_wheel_sdo(uint8_t node_id) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b0d2      	sub	sp, #328	; 0x148
 8000b60:	af02      	add	r7, sp, #8
 8000b62:	4602      	mov	r2, r0
 8000b64:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000b68:	f2a3 1339 	subw	r3, r3, #313	; 0x139
 8000b6c:	701a      	strb	r2, [r3, #0]
	    uint32_t cob_id = 0x600 + node_id; // COB-ID для SDO-запроса
 8000b6e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000b72:	f2a3 1339 	subw	r3, r3, #313	; 0x139
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8000b7c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	    uint8_t sdo_request[8];
	    char logBuffer[200];

	    // Логируем начало работы
	    snprintf(logBuffer, sizeof(logBuffer), "Checking SDOs for Node-ID: %d", node_id);
 8000b80:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000b84:	f2a3 1339 	subw	r3, r3, #313	; 0x139
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000b8e:	4a9a      	ldr	r2, [pc, #616]	; (8000df8 <check_wheel_sdo+0x29c>)
 8000b90:	21c8      	movs	r1, #200	; 0xc8
 8000b92:	f003 fbb1 	bl	80042f8 <sniprintf>
	    LogMessage(logBuffer);
 8000b96:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f000 f9d8 	bl	8000f50 <LogMessage>

	    // Примерный список индексов SDO для проверки
	    uint16_t sdo_indices[] = {0x6040, 0x6041, 0x6060, 0x607A}; // Индексы для проверки
 8000ba0:	4a96      	ldr	r2, [pc, #600]	; (8000dfc <check_wheel_sdo+0x2a0>)
 8000ba2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ba6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000baa:	e883 0003 	stmia.w	r3, {r0, r1}
	    uint8_t sdo_subindices[] = {0x00, 0x00, 0x00, 0x00};       // Подиндексы
 8000bae:	2300      	movs	r3, #0
 8000bb0:	64fb      	str	r3, [r7, #76]	; 0x4c

	    for (size_t i = 0; i < sizeof(sdo_indices) / sizeof(sdo_indices[0]); i++) {
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8000bb8:	e113      	b.n	8000de2 <check_wheel_sdo+0x286>
	        uint16_t index = sdo_indices[i];
 8000bba:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8000bc4:	443b      	add	r3, r7
 8000bc6:	f833 3cf0 	ldrh.w	r3, [r3, #-240]
 8000bca:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
	        uint8_t subindex = sdo_subindices[i];
 8000bce:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8000bd2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000bd6:	4413      	add	r3, r2
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	f887 3131 	strb.w	r3, [r7, #305]	; 0x131

	        // Формируем SDO-запрос на чтение
	        sdo_request[0] = 0x40;                    // Команда чтения
 8000bde:	2340      	movs	r3, #64	; 0x40
 8000be0:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120
	        sdo_request[1] = index & 0xFF;           // Младший байт индекса
 8000be4:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
	        sdo_request[2] = (index >> 8) & 0xFF;    // Старший байт индекса
 8000bee:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8000bf2:	0a1b      	lsrs	r3, r3, #8
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	f887 3122 	strb.w	r3, [r7, #290]	; 0x122
	        sdo_request[3] = subindex;               // Подиндекс
 8000bfc:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 8000c00:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
	        memset(&sdo_request[4], 0, 4);           // Остальные байты пустые
 8000c04:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8000c08:	3304      	adds	r3, #4
 8000c0a:	2204      	movs	r2, #4
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f003 fb6a 	bl	80042e8 <memset>

	        // Настраиваем передачу через CAN
	        CAN_TxHeaderTypeDef TxHeader;
	        uint32_t TxMailbox;

	        TxHeader.StdId = cob_id;                 // COB-ID
 8000c14:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000c18:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000c1c:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8000c20:	601a      	str	r2, [r3, #0]
	        TxHeader.RTR = CAN_RTR_DATA;             // Это данные, не запрос
 8000c22:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000c26:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
	        TxHeader.IDE = CAN_ID_STD;               // Стандартный формат ID
 8000c2e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000c32:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
	        TxHeader.DLC = sizeof(sdo_request);      // Длина сообщения
 8000c3a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000c3e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000c42:	2208      	movs	r2, #8
 8000c44:	611a      	str	r2, [r3, #16]

	        // Логируем отправку
	        snprintf(logBuffer, sizeof(logBuffer),
 8000c46:	f8b7 2132 	ldrh.w	r2, [r7, #306]	; 0x132
 8000c4a:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 8000c4e:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	4613      	mov	r3, r2
 8000c56:	4a6a      	ldr	r2, [pc, #424]	; (8000e00 <check_wheel_sdo+0x2a4>)
 8000c58:	21c8      	movs	r1, #200	; 0xc8
 8000c5a:	f003 fb4d 	bl	80042f8 <sniprintf>
	                 "Sending SDO request: Index=0x%04X, SubIndex=0x%02X", index, subindex);
	        LogMessage(logBuffer);
 8000c5e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 f974 	bl	8000f50 <LogMessage>

	        // Отправка сообщения
	        if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, sdo_request, &TxMailbox) != HAL_OK) {
 8000c68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c6c:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8000c70:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000c74:	4863      	ldr	r0, [pc, #396]	; (8000e04 <check_wheel_sdo+0x2a8>)
 8000c76:	f000 ff83 	bl	8001b80 <HAL_CAN_AddTxMessage>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d003      	beq.n	8000c88 <check_wheel_sdo+0x12c>
	            LogError("Failed to send SDO request.");
 8000c80:	4861      	ldr	r0, [pc, #388]	; (8000e08 <check_wheel_sdo+0x2ac>)
 8000c82:	f000 f983 	bl	8000f8c <LogError>
	            continue; // Переходим к следующему SDO
 8000c86:	e0a7      	b.n	8000dd8 <check_wheel_sdo+0x27c>
	        }

	        // Ожидаем завершения передачи
	        uint32_t startTick = HAL_GetTick();
 8000c88:	f000 fd2a 	bl	80016e0 <HAL_GetTick>
 8000c8c:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000c90:	e00d      	b.n	8000cae <check_wheel_sdo+0x152>
	            if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 8000c92:	f000 fd25 	bl	80016e0 <HAL_GetTick>
 8000c96:	4602      	mov	r2, r0
 8000c98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	f241 7270 	movw	r2, #6000	; 0x1770
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d903      	bls.n	8000cae <check_wheel_sdo+0x152>
	                LogError("Timeout while sending SDO request.");
 8000ca6:	4859      	ldr	r0, [pc, #356]	; (8000e0c <check_wheel_sdo+0x2b0>)
 8000ca8:	f000 f970 	bl	8000f8c <LogError>
	                break; // Переходим к следующему SDO
 8000cac:	e00b      	b.n	8000cc6 <check_wheel_sdo+0x16a>
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000cae:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000cb2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4852      	ldr	r0, [pc, #328]	; (8000e04 <check_wheel_sdo+0x2a8>)
 8000cbc:	f001 f83b 	bl	8001d36 <HAL_CAN_IsTxMessagePending>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d1e5      	bne.n	8000c92 <check_wheel_sdo+0x136>
	        }

	        // Ожидание ответа
	        uint8_t response_data[8];
	        CAN_RxHeaderTypeDef RxHeader;
	        uint8_t response_received = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b

	        startTick = HAL_GetTick();
 8000ccc:	f000 fd08 	bl	80016e0 <HAL_GetTick>
 8000cd0:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
	        while (HAL_GetTick() - startTick < CAN_COMMAND_TIMEOUT_MS) {
 8000cd4:	e03d      	b.n	8000d52 <check_wheel_sdo+0x1f6>
	            if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, response_data) == HAL_OK) {
 8000cd6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cda:	f107 020c 	add.w	r2, r7, #12
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4848      	ldr	r0, [pc, #288]	; (8000e04 <check_wheel_sdo+0x2a8>)
 8000ce2:	f001 f84c 	bl	8001d7e <HAL_CAN_GetRxMessage>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d132      	bne.n	8000d52 <check_wheel_sdo+0x1f6>
	                // Проверяем, что это ответ на наш запрос
	                if (RxHeader.StdId == (0x580 + node_id) &&
 8000cec:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000cf0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8000cfa:	f2a2 1239 	subw	r2, r2, #313	; 0x139
 8000cfe:	7812      	ldrb	r2, [r2, #0]
 8000d00:	f502 62b0 	add.w	r2, r2, #1408	; 0x580
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d124      	bne.n	8000d52 <check_wheel_sdo+0x1f6>
	                    response_data[1] == (index & 0xFF) &&
 8000d08:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000d0c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d10:	785b      	ldrb	r3, [r3, #1]
 8000d12:	461a      	mov	r2, r3
 8000d14:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8000d18:	b2db      	uxtb	r3, r3
	                if (RxHeader.StdId == (0x580 + node_id) &&
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d119      	bne.n	8000d52 <check_wheel_sdo+0x1f6>
	                    response_data[2] == ((index >> 8) & 0xFF) &&
 8000d1e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000d22:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d26:	789b      	ldrb	r3, [r3, #2]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8000d2e:	0a1b      	lsrs	r3, r3, #8
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	b2db      	uxtb	r3, r3
	                    response_data[1] == (index & 0xFF) &&
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d10c      	bne.n	8000d52 <check_wheel_sdo+0x1f6>
	                    response_data[3] == subindex) {
 8000d38:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000d3c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d40:	78db      	ldrb	r3, [r3, #3]
	                    response_data[2] == ((index >> 8) & 0xFF) &&
 8000d42:	f897 2131 	ldrb.w	r2, [r7, #305]	; 0x131
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d103      	bne.n	8000d52 <check_wheel_sdo+0x1f6>
	                    response_received = 1;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b
	                    break;
 8000d50:	e009      	b.n	8000d66 <check_wheel_sdo+0x20a>
	        while (HAL_GetTick() - startTick < CAN_COMMAND_TIMEOUT_MS) {
 8000d52:	f000 fcc5 	bl	80016e0 <HAL_GetTick>
 8000d56:	4602      	mov	r2, r0
 8000d58:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	f241 726f 	movw	r2, #5999	; 0x176f
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d9b7      	bls.n	8000cd6 <check_wheel_sdo+0x17a>
	                }
	            }
	        }

	        if (!response_received) {
 8000d66:	f897 313b 	ldrb.w	r3, [r7, #315]	; 0x13b
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d103      	bne.n	8000d76 <check_wheel_sdo+0x21a>
	            LogError("Timeout waiting for SDO response.");
 8000d6e:	4828      	ldr	r0, [pc, #160]	; (8000e10 <check_wheel_sdo+0x2b4>)
 8000d70:	f000 f90c 	bl	8000f8c <LogError>
	            continue; // Переходим к следующему SDO
 8000d74:	e030      	b.n	8000dd8 <check_wheel_sdo+0x27c>
	        }

	        // Обрабатываем данные ответа
	        uint32_t value = response_data[4] |
 8000d76:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000d7a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d7e:	791b      	ldrb	r3, [r3, #4]
 8000d80:	461a      	mov	r2, r3
	                         (response_data[5] << 8) |
 8000d82:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000d86:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d8a:	795b      	ldrb	r3, [r3, #5]
 8000d8c:	021b      	lsls	r3, r3, #8
	        uint32_t value = response_data[4] |
 8000d8e:	431a      	orrs	r2, r3
	                         (response_data[6] << 16) |
 8000d90:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000d94:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d98:	799b      	ldrb	r3, [r3, #6]
 8000d9a:	041b      	lsls	r3, r3, #16
	                         (response_data[5] << 8) |
 8000d9c:	431a      	orrs	r2, r3
	                         (response_data[7] << 24);
 8000d9e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000da2:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000da6:	79db      	ldrb	r3, [r3, #7]
 8000da8:	061b      	lsls	r3, r3, #24
	                         (response_data[6] << 16) |
 8000daa:	4313      	orrs	r3, r2
	        uint32_t value = response_data[4] |
 8000dac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	        // Логируем результат
	        snprintf(logBuffer, sizeof(logBuffer),
 8000db0:	f8b7 1132 	ldrh.w	r1, [r7, #306]	; 0x132
 8000db4:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 8000db8:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000dbc:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8000dc0:	9201      	str	r2, [sp, #4]
 8000dc2:	9300      	str	r3, [sp, #0]
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	4a13      	ldr	r2, [pc, #76]	; (8000e14 <check_wheel_sdo+0x2b8>)
 8000dc8:	21c8      	movs	r1, #200	; 0xc8
 8000dca:	f003 fa95 	bl	80042f8 <sniprintf>
	                 "SDO response: Index=0x%04X, SubIndex=0x%02X, Value=0x%08X",
	                 index, subindex, value);
	        LogMessage(logBuffer);
 8000dce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 f8bc 	bl	8000f50 <LogMessage>
	    for (size_t i = 0; i < sizeof(sdo_indices) / sizeof(sdo_indices[0]); i++) {
 8000dd8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000ddc:	3301      	adds	r3, #1
 8000dde:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8000de2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000de6:	2b03      	cmp	r3, #3
 8000de8:	f67f aee7 	bls.w	8000bba <check_wheel_sdo+0x5e>
	    }
	}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	08005288 	.word	0x08005288
 8000dfc:	0800537c 	.word	0x0800537c
 8000e00:	080052a8 	.word	0x080052a8
 8000e04:	200000a4 	.word	0x200000a4
 8000e08:	080052dc 	.word	0x080052dc
 8000e0c:	080052f8 	.word	0x080052f8
 8000e10:	0800531c 	.word	0x0800531c
 8000e14:	08005340 	.word	0x08005340

08000e18 <release_brake>:

	void release_brake(uint8_t node_id) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b0a8      	sub	sp, #160	; 0xa0
 8000e1c:	af02      	add	r7, sp, #8
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
		    uint32_t cob_id = 0x600 + node_id;
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8000e28:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		    uint8_t brake_command[] = {0x2F, 0x58, 0x20, 0x00, 0x03, 0x00, 0x00, 0x00};
 8000e2c:	4a28      	ldr	r2, [pc, #160]	; (8000ed0 <release_brake+0xb8>)
 8000e2e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000e32:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e36:	e883 0003 	stmia.w	r3, {r0, r1}

		    CAN_TxHeaderTypeDef TxHeader;
		    uint32_t TxMailbox;

		    TxHeader.StdId = cob_id;              // Устанавливаем COB-ID
 8000e3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000e3e:	673b      	str	r3, [r7, #112]	; 0x70
		    TxHeader.RTR = CAN_RTR_DATA;          // Это данные, не запрос
 8000e40:	2300      	movs	r3, #0
 8000e42:	67fb      	str	r3, [r7, #124]	; 0x7c
		    TxHeader.IDE = CAN_ID_STD;            // Стандартный формат ID
 8000e44:	2300      	movs	r3, #0
 8000e46:	67bb      	str	r3, [r7, #120]	; 0x78
		    TxHeader.DLC = sizeof(brake_command); // Длина данных
 8000e48:	2308      	movs	r3, #8
 8000e4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		    // Логирование отправки команды
		    char logBuffer[100];
		    snprintf(logBuffer, sizeof(logBuffer),
 8000e4e:	79fa      	ldrb	r2, [r7, #7]
 8000e50:	f107 0008 	add.w	r0, r7, #8
 8000e54:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	4613      	mov	r3, r2
 8000e5c:	4a1d      	ldr	r2, [pc, #116]	; (8000ed4 <release_brake+0xbc>)
 8000e5e:	2164      	movs	r1, #100	; 0x64
 8000e60:	f003 fa4a 	bl	80042f8 <sniprintf>
		             "Sending brake release command to Node-ID: %d, COB-ID: 0x%03lX", node_id, (unsigned long)cob_id);
		    LogMessage(logBuffer);
 8000e64:	f107 0308 	add.w	r3, r7, #8
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f000 f871 	bl	8000f50 <LogMessage>

		    // Отправка команды
		    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, brake_command, &TxMailbox) != HAL_OK) {
 8000e6e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000e72:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000e76:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000e7a:	4817      	ldr	r0, [pc, #92]	; (8000ed8 <release_brake+0xc0>)
 8000e7c:	f000 fe80 	bl	8001b80 <HAL_CAN_AddTxMessage>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d003      	beq.n	8000e8e <release_brake+0x76>
		        LogError("release_brake: Failed to send brake release command.");
 8000e86:	4815      	ldr	r0, [pc, #84]	; (8000edc <release_brake+0xc4>)
 8000e88:	f000 f880 	bl	8000f8c <LogError>
		        return;
 8000e8c:	e01d      	b.n	8000eca <release_brake+0xb2>
		    }

		    // Ожидание завершения отправки
		    uint32_t startTick = HAL_GetTick();
 8000e8e:	f000 fc27 	bl	80016e0 <HAL_GetTick>
 8000e92:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
		    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000e96:	e00d      	b.n	8000eb4 <release_brake+0x9c>
		        if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 8000e98:	f000 fc22 	bl	80016e0 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	f241 7270 	movw	r2, #6000	; 0x1770
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d903      	bls.n	8000eb4 <release_brake+0x9c>
		            LogError("release_brake: Timeout waiting for brake release command to be sent.");
 8000eac:	480c      	ldr	r0, [pc, #48]	; (8000ee0 <release_brake+0xc8>)
 8000eae:	f000 f86d 	bl	8000f8c <LogError>
		            return;
 8000eb2:	e00a      	b.n	8000eca <release_brake+0xb2>
		    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000eb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <release_brake+0xc0>)
 8000eba:	f000 ff3c 	bl	8001d36 <HAL_CAN_IsTxMessagePending>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d1e9      	bne.n	8000e98 <release_brake+0x80>
		        }
		    }

		    LogMessage("release_brake: Brake release command sent successfully.");
 8000ec4:	4807      	ldr	r0, [pc, #28]	; (8000ee4 <release_brake+0xcc>)
 8000ec6:	f000 f843 	bl	8000f50 <LogMessage>
		}
 8000eca:	3798      	adds	r7, #152	; 0x98
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	0800547c 	.word	0x0800547c
 8000ed4:	08005384 	.word	0x08005384
 8000ed8:	200000a4 	.word	0x200000a4
 8000edc:	080053c4 	.word	0x080053c4
 8000ee0:	080053fc 	.word	0x080053fc
 8000ee4:	08005444 	.word	0x08005444

08000ee8 <CAN_ConfigFilter>:

static void CAN_ConfigFilter(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08a      	sub	sp, #40	; 0x28
 8000eec:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef FilterConfig = {0};
 8000eee:	463b      	mov	r3, r7
 8000ef0:	2228      	movs	r2, #40	; 0x28
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f003 f9f7 	bl	80042e8 <memset>
    FilterConfig.FilterBank = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
    FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
    FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f02:	2301      	movs	r3, #1
 8000f04:	61fb      	str	r3, [r7, #28]
    FilterConfig.FilterIdHigh = 0x0000;
 8000f06:	2300      	movs	r3, #0
 8000f08:	603b      	str	r3, [r7, #0]
    FilterConfig.FilterIdLow = 0x0000;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	607b      	str	r3, [r7, #4]
    FilterConfig.FilterMaskIdHigh = 0x0000;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60bb      	str	r3, [r7, #8]
    FilterConfig.FilterMaskIdLow = 0x0000;
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
    FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
    FilterConfig.FilterActivation = ENABLE;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]

    if (HAL_CAN_ConfigFilter(&hcan1, &FilterConfig) != HAL_OK) {
 8000f1e:	463b      	mov	r3, r7
 8000f20:	4619      	mov	r1, r3
 8000f22:	4808      	ldr	r0, [pc, #32]	; (8000f44 <CAN_ConfigFilter+0x5c>)
 8000f24:	f000 fd08 	bl	8001938 <HAL_CAN_ConfigFilter>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d003      	beq.n	8000f36 <CAN_ConfigFilter+0x4e>
        LogError("CAN_ConfigFilter: Filter configuration failed");
 8000f2e:	4806      	ldr	r0, [pc, #24]	; (8000f48 <CAN_ConfigFilter+0x60>)
 8000f30:	f000 f82c 	bl	8000f8c <LogError>
    } else {
        LogMessage("CAN_ConfigFilter: Filter configured successfully");
    }
}
 8000f34:	e002      	b.n	8000f3c <CAN_ConfigFilter+0x54>
        LogMessage("CAN_ConfigFilter: Filter configured successfully");
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <CAN_ConfigFilter+0x64>)
 8000f38:	f000 f80a 	bl	8000f50 <LogMessage>
}
 8000f3c:	bf00      	nop
 8000f3e:	3728      	adds	r7, #40	; 0x28
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	200000a4 	.word	0x200000a4
 8000f48:	08005484 	.word	0x08005484
 8000f4c:	080054b4 	.word	0x080054b4

08000f50 <LogMessage>:

void LogMessage(const char *message) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff f939 	bl	80001d0 <strlen>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	4806      	ldr	r0, [pc, #24]	; (8000f84 <LogMessage+0x34>)
 8000f6a:	f002 fe0e 	bl	8003b8a <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f72:	2202      	movs	r2, #2
 8000f74:	4904      	ldr	r1, [pc, #16]	; (8000f88 <LogMessage+0x38>)
 8000f76:	4803      	ldr	r0, [pc, #12]	; (8000f84 <LogMessage+0x34>)
 8000f78:	f002 fe07 	bl	8003b8a <HAL_UART_Transmit>
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000114 	.word	0x20000114
 8000f88:	080054e8 	.word	0x080054e8

08000f8c <LogError>:

void LogError(const char *message) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
    LogMessage(message);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff ffdb 	bl	8000f50 <LogMessage>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa6:	f000 fb35 	bl	8001614 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000faa:	f000 f813 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fae:	f000 f929 	bl	8001204 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000fb2:	f000 f879 	bl	80010a8 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8000fb6:	f000 f8fb 	bl	80011b0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000fba:	f000 f8ab 	bl	8001114 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CAN_Init();  // ?нициализация CAN
 8000fbe:	f7ff fae1 	bl	8000584 <CAN_Init>
  StartActivationProcess();
 8000fc2:	f7ff fb0b 	bl	80005dc <StartActivationProcess>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CAN_ProcessStateMachine();  // Обработка состояния
 8000fc6:	f7ff fb1f 	bl	8000608 <CAN_ProcessStateMachine>
	    HAL_Delay(10);
 8000fca:	200a      	movs	r0, #10
 8000fcc:	f000 fb94 	bl	80016f8 <HAL_Delay>
	  CAN_ProcessStateMachine();  // Обработка состояния
 8000fd0:	e7f9      	b.n	8000fc6 <main+0x24>
	...

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b094      	sub	sp, #80	; 0x50
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0320 	add.w	r3, r7, #32
 8000fde:	2230      	movs	r2, #48	; 0x30
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f003 f980 	bl	80042e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	4b28      	ldr	r3, [pc, #160]	; (80010a0 <SystemClock_Config+0xcc>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	4a27      	ldr	r2, [pc, #156]	; (80010a0 <SystemClock_Config+0xcc>)
 8001002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001006:	6413      	str	r3, [r2, #64]	; 0x40
 8001008:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <SystemClock_Config+0xcc>)
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001014:	2300      	movs	r3, #0
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	4b22      	ldr	r3, [pc, #136]	; (80010a4 <SystemClock_Config+0xd0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a21      	ldr	r2, [pc, #132]	; (80010a4 <SystemClock_Config+0xd0>)
 800101e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	4b1f      	ldr	r3, [pc, #124]	; (80010a4 <SystemClock_Config+0xd0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001030:	2302      	movs	r3, #2
 8001032:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001034:	2301      	movs	r3, #1
 8001036:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001038:	2310      	movs	r3, #16
 800103a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800103c:	2302      	movs	r3, #2
 800103e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001040:	2300      	movs	r3, #0
 8001042:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001044:	2308      	movs	r3, #8
 8001046:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001048:	23a8      	movs	r3, #168	; 0xa8
 800104a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800104c:	2302      	movs	r3, #2
 800104e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001050:	2304      	movs	r3, #4
 8001052:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001054:	f107 0320 	add.w	r3, r7, #32
 8001058:	4618      	mov	r0, r3
 800105a:	f001 fca5 	bl	80029a8 <HAL_RCC_OscConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001064:	f000 f904 	bl	8001270 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001068:	230f      	movs	r3, #15
 800106a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106c:	2302      	movs	r3, #2
 800106e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001074:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001078:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800107a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800107e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001080:	f107 030c 	add.w	r3, r7, #12
 8001084:	2105      	movs	r1, #5
 8001086:	4618      	mov	r0, r3
 8001088:	f001 ff06 	bl	8002e98 <HAL_RCC_ClockConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001092:	f000 f8ed 	bl	8001270 <Error_Handler>
  }
}
 8001096:	bf00      	nop
 8001098:	3750      	adds	r7, #80	; 0x50
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40007000 	.word	0x40007000

080010a8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <MX_CAN1_Init+0x64>)
 80010ae:	4a18      	ldr	r2, [pc, #96]	; (8001110 <MX_CAN1_Init+0x68>)
 80010b0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 12;
 80010b2:	4b16      	ldr	r3, [pc, #88]	; (800110c <MX_CAN1_Init+0x64>)
 80010b4:	220c      	movs	r2, #12
 80010b6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80010b8:	4b14      	ldr	r3, [pc, #80]	; (800110c <MX_CAN1_Init+0x64>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80010be:	4b13      	ldr	r3, [pc, #76]	; (800110c <MX_CAN1_Init+0x64>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 80010c4:	4b11      	ldr	r3, [pc, #68]	; (800110c <MX_CAN1_Init+0x64>)
 80010c6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80010ca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_CAN1_Init+0x64>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <MX_CAN1_Init+0x64>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <MX_CAN1_Init+0x64>)
 80010da:	2200      	movs	r2, #0
 80010dc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <MX_CAN1_Init+0x64>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80010e4:	4b09      	ldr	r3, [pc, #36]	; (800110c <MX_CAN1_Init+0x64>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010ea:	4b08      	ldr	r3, [pc, #32]	; (800110c <MX_CAN1_Init+0x64>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <MX_CAN1_Init+0x64>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <MX_CAN1_Init+0x64>)
 80010f8:	f000 fb22 	bl	8001740 <HAL_CAN_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001102:	f000 f8b5 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200000a4 	.word	0x200000a4
 8001110:	40006400 	.word	0x40006400

08001114 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b088      	sub	sp, #32
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
 8001128:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001132:	4b1e      	ldr	r3, [pc, #120]	; (80011ac <MX_TIM2_Init+0x98>)
 8001134:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001138:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84 - 1;
 800113a:	4b1c      	ldr	r3, [pc, #112]	; (80011ac <MX_TIM2_Init+0x98>)
 800113c:	2253      	movs	r2, #83	; 0x53
 800113e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001140:	4b1a      	ldr	r3, [pc, #104]	; (80011ac <MX_TIM2_Init+0x98>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001146:	4b19      	ldr	r3, [pc, #100]	; (80011ac <MX_TIM2_Init+0x98>)
 8001148:	f04f 32ff 	mov.w	r2, #4294967295
 800114c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800114e:	4b17      	ldr	r3, [pc, #92]	; (80011ac <MX_TIM2_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001154:	4b15      	ldr	r3, [pc, #84]	; (80011ac <MX_TIM2_Init+0x98>)
 8001156:	2200      	movs	r2, #0
 8001158:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800115a:	4814      	ldr	r0, [pc, #80]	; (80011ac <MX_TIM2_Init+0x98>)
 800115c:	f002 f8bc 	bl	80032d8 <HAL_TIM_Base_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001166:	f000 f883 	bl	8001270 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001172:	f107 030c 	add.w	r3, r7, #12
 8001176:	4619      	mov	r1, r3
 8001178:	480c      	ldr	r0, [pc, #48]	; (80011ac <MX_TIM2_Init+0x98>)
 800117a:	f002 fa04 	bl	8003586 <HAL_TIM_SlaveConfigSynchro>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001184:	f000 f874 	bl	8001270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001188:	2300      	movs	r3, #0
 800118a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118c:	2300      	movs	r3, #0
 800118e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	4619      	mov	r1, r3
 8001194:	4805      	ldr	r0, [pc, #20]	; (80011ac <MX_TIM2_Init+0x98>)
 8001196:	f002 fc1b 	bl	80039d0 <HAL_TIMEx_MasterConfigSynchronization>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80011a0:	f000 f866 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011a4:	bf00      	nop
 80011a6:	3720      	adds	r7, #32
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200000cc 	.word	0x200000cc

080011b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011b6:	4a12      	ldr	r2, [pc, #72]	; (8001200 <MX_USART2_UART_Init+0x50>)
 80011b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ba:	4b10      	ldr	r3, [pc, #64]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ce:	4b0b      	ldr	r3, [pc, #44]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011d6:	220c      	movs	r2, #12
 80011d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011da:	4b08      	ldr	r3, [pc, #32]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011e6:	4805      	ldr	r0, [pc, #20]	; (80011fc <MX_USART2_UART_Init+0x4c>)
 80011e8:	f002 fc82 	bl	8003af0 <HAL_UART_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011f2:	f000 f83d 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000114 	.word	0x20000114
 8001200:	40004400 	.word	0x40004400

08001204 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	4b17      	ldr	r3, [pc, #92]	; (800126c <MX_GPIO_Init+0x68>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a16      	ldr	r2, [pc, #88]	; (800126c <MX_GPIO_Init+0x68>)
 8001214:	f043 0304 	orr.w	r3, r3, #4
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_GPIO_Init+0x68>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0304 	and.w	r3, r3, #4
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <MX_GPIO_Init+0x68>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a0f      	ldr	r2, [pc, #60]	; (800126c <MX_GPIO_Init+0x68>)
 8001230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <MX_GPIO_Init+0x68>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_GPIO_Init+0x68>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a08      	ldr	r2, [pc, #32]	; (800126c <MX_GPIO_Init+0x68>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_GPIO_Init+0x68>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800125e:	bf00      	nop
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800

08001270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001274:	b672      	cpsid	i
}
 8001276:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001278:	e7fe      	b.n	8001278 <Error_Handler+0x8>
	...

0800127c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <HAL_MspInit+0x4c>)
 8001288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128a:	4a0f      	ldr	r2, [pc, #60]	; (80012c8 <HAL_MspInit+0x4c>)
 800128c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001290:	6453      	str	r3, [r2, #68]	; 0x44
 8001292:	4b0d      	ldr	r3, [pc, #52]	; (80012c8 <HAL_MspInit+0x4c>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	603b      	str	r3, [r7, #0]
 80012a2:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <HAL_MspInit+0x4c>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	4a08      	ldr	r2, [pc, #32]	; (80012c8 <HAL_MspInit+0x4c>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ac:	6413      	str	r3, [r2, #64]	; 0x40
 80012ae:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <HAL_MspInit+0x4c>)
 80012b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b6:	603b      	str	r3, [r7, #0]
 80012b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40023800 	.word	0x40023800

080012cc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	; 0x28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a29      	ldr	r2, [pc, #164]	; (8001390 <HAL_CAN_MspInit+0xc4>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d14c      	bne.n	8001388 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	613b      	str	r3, [r7, #16]
 80012f2:	4b28      	ldr	r3, [pc, #160]	; (8001394 <HAL_CAN_MspInit+0xc8>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f6:	4a27      	ldr	r2, [pc, #156]	; (8001394 <HAL_CAN_MspInit+0xc8>)
 80012f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012fc:	6413      	str	r3, [r2, #64]	; 0x40
 80012fe:	4b25      	ldr	r3, [pc, #148]	; (8001394 <HAL_CAN_MspInit+0xc8>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b21      	ldr	r3, [pc, #132]	; (8001394 <HAL_CAN_MspInit+0xc8>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	4a20      	ldr	r2, [pc, #128]	; (8001394 <HAL_CAN_MspInit+0xc8>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6313      	str	r3, [r2, #48]	; 0x30
 800131a:	4b1e      	ldr	r3, [pc, #120]	; (8001394 <HAL_CAN_MspInit+0xc8>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001326:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800132a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132c:	2302      	movs	r3, #2
 800132e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001334:	2303      	movs	r3, #3
 8001336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001338:	2309      	movs	r3, #9
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	4619      	mov	r1, r3
 8001342:	4815      	ldr	r0, [pc, #84]	; (8001398 <HAL_CAN_MspInit+0xcc>)
 8001344:	f001 f994 	bl	8002670 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	2013      	movs	r0, #19
 800134e:	f001 f958 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001352:	2013      	movs	r0, #19
 8001354:	f001 f971 	bl	800263a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001358:	2200      	movs	r2, #0
 800135a:	2100      	movs	r1, #0
 800135c:	2014      	movs	r0, #20
 800135e:	f001 f950 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001362:	2014      	movs	r0, #20
 8001364:	f001 f969 	bl	800263a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001368:	2200      	movs	r2, #0
 800136a:	2100      	movs	r1, #0
 800136c:	2015      	movs	r0, #21
 800136e:	f001 f948 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001372:	2015      	movs	r0, #21
 8001374:	f001 f961 	bl	800263a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	2016      	movs	r0, #22
 800137e:	f001 f940 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001382:	2016      	movs	r0, #22
 8001384:	f001 f959 	bl	800263a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001388:	bf00      	nop
 800138a:	3728      	adds	r7, #40	; 0x28
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40006400 	.word	0x40006400
 8001394:	40023800 	.word	0x40023800
 8001398:	40020000 	.word	0x40020000

0800139c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013ac:	d115      	bne.n	80013da <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <HAL_TIM_Base_MspInit+0x48>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	4a0b      	ldr	r2, [pc, #44]	; (80013e4 <HAL_TIM_Base_MspInit+0x48>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6413      	str	r3, [r2, #64]	; 0x40
 80013be:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <HAL_TIM_Base_MspInit+0x48>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	201c      	movs	r0, #28
 80013d0:	f001 f917 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013d4:	201c      	movs	r0, #28
 80013d6:	f001 f930 	bl	800263a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800

080013e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a19      	ldr	r2, [pc, #100]	; (800146c <HAL_UART_MspInit+0x84>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d12b      	bne.n	8001462 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b18      	ldr	r3, [pc, #96]	; (8001470 <HAL_UART_MspInit+0x88>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	4a17      	ldr	r2, [pc, #92]	; (8001470 <HAL_UART_MspInit+0x88>)
 8001414:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001418:	6413      	str	r3, [r2, #64]	; 0x40
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <HAL_UART_MspInit+0x88>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_UART_MspInit+0x88>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a10      	ldr	r2, [pc, #64]	; (8001470 <HAL_UART_MspInit+0x88>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <HAL_UART_MspInit+0x88>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001442:	230c      	movs	r3, #12
 8001444:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001446:	2302      	movs	r3, #2
 8001448:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001452:	2307      	movs	r3, #7
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	4805      	ldr	r0, [pc, #20]	; (8001474 <HAL_UART_MspInit+0x8c>)
 800145e:	f001 f907 	bl	8002670 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001462:	bf00      	nop
 8001464:	3728      	adds	r7, #40	; 0x28
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40004400 	.word	0x40004400
 8001470:	40023800 	.word	0x40023800
 8001474:	40020000 	.word	0x40020000

08001478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800147c:	e7fe      	b.n	800147c <NMI_Handler+0x4>

0800147e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001482:	e7fe      	b.n	8001482 <HardFault_Handler+0x4>

08001484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001488:	e7fe      	b.n	8001488 <MemManage_Handler+0x4>

0800148a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800148e:	e7fe      	b.n	800148e <BusFault_Handler+0x4>

08001490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001494:	e7fe      	b.n	8001494 <UsageFault_Handler+0x4>

08001496 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014c4:	f000 f8f8 	bl	80016b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}

080014cc <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014d0:	4802      	ldr	r0, [pc, #8]	; (80014dc <CAN1_TX_IRQHandler+0x10>)
 80014d2:	f000 fd8c 	bl	8001fee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	200000a4 	.word	0x200000a4

080014e0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <CAN1_RX0_IRQHandler+0x10>)
 80014e6:	f000 fd82 	bl	8001fee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200000a4 	.word	0x200000a4

080014f4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <CAN1_RX1_IRQHandler+0x10>)
 80014fa:	f000 fd78 	bl	8001fee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200000a4 	.word	0x200000a4

08001508 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <CAN1_SCE_IRQHandler+0x10>)
 800150e:	f000 fd6e 	bl	8001fee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200000a4 	.word	0x200000a4

0800151c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <TIM2_IRQHandler+0x10>)
 8001522:	f001 ff28 	bl	8003376 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	200000cc 	.word	0x200000cc

08001530 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001538:	4a14      	ldr	r2, [pc, #80]	; (800158c <_sbrk+0x5c>)
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <_sbrk+0x60>)
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001544:	4b13      	ldr	r3, [pc, #76]	; (8001594 <_sbrk+0x64>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <_sbrk+0x64>)
 800154e:	4a12      	ldr	r2, [pc, #72]	; (8001598 <_sbrk+0x68>)
 8001550:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <_sbrk+0x64>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	429a      	cmp	r2, r3
 800155e:	d207      	bcs.n	8001570 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001560:	f002 fe88 	bl	8004274 <__errno>
 8001564:	4603      	mov	r3, r0
 8001566:	220c      	movs	r2, #12
 8001568:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800156a:	f04f 33ff 	mov.w	r3, #4294967295
 800156e:	e009      	b.n	8001584 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <_sbrk+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <_sbrk+0x64>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	4a05      	ldr	r2, [pc, #20]	; (8001594 <_sbrk+0x64>)
 8001580:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20020000 	.word	0x20020000
 8001590:	00000400 	.word	0x00000400
 8001594:	20000158 	.word	0x20000158
 8001598:	20000170 	.word	0x20000170

0800159c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <SystemInit+0x20>)
 80015a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <SystemInit+0x20>)
 80015a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015c4:	480d      	ldr	r0, [pc, #52]	; (80015fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015c6:	490e      	ldr	r1, [pc, #56]	; (8001600 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015c8:	4a0e      	ldr	r2, [pc, #56]	; (8001604 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015cc:	e002      	b.n	80015d4 <LoopCopyDataInit>

080015ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d2:	3304      	adds	r3, #4

080015d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d8:	d3f9      	bcc.n	80015ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015da:	4a0b      	ldr	r2, [pc, #44]	; (8001608 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015dc:	4c0b      	ldr	r4, [pc, #44]	; (800160c <LoopFillZerobss+0x26>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e0:	e001      	b.n	80015e6 <LoopFillZerobss>

080015e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e4:	3204      	adds	r2, #4

080015e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e8:	d3fb      	bcc.n	80015e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015ea:	f7ff ffd7 	bl	800159c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015ee:	f002 fe47 	bl	8004280 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015f2:	f7ff fcd6 	bl	8000fa2 <main>
  bx  lr    
 80015f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001600:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001604:	08005550 	.word	0x08005550
  ldr r2, =_sbss
 8001608:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800160c:	20000170 	.word	0x20000170

08001610 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001610:	e7fe      	b.n	8001610 <ADC_IRQHandler>
	...

08001614 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001618:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <HAL_Init+0x40>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0d      	ldr	r2, [pc, #52]	; (8001654 <HAL_Init+0x40>)
 800161e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001622:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001624:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <HAL_Init+0x40>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a0a      	ldr	r2, [pc, #40]	; (8001654 <HAL_Init+0x40>)
 800162a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800162e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001630:	4b08      	ldr	r3, [pc, #32]	; (8001654 <HAL_Init+0x40>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a07      	ldr	r2, [pc, #28]	; (8001654 <HAL_Init+0x40>)
 8001636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800163a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800163c:	2003      	movs	r0, #3
 800163e:	f000 ffd5 	bl	80025ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001642:	200f      	movs	r0, #15
 8001644:	f000 f808 	bl	8001658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001648:	f7ff fe18 	bl	800127c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40023c00 	.word	0x40023c00

08001658 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001660:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_InitTick+0x54>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <HAL_InitTick+0x58>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	4619      	mov	r1, r3
 800166a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800166e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001672:	fbb2 f3f3 	udiv	r3, r2, r3
 8001676:	4618      	mov	r0, r3
 8001678:	f000 ffed 	bl	8002656 <HAL_SYSTICK_Config>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e00e      	b.n	80016a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b0f      	cmp	r3, #15
 800168a:	d80a      	bhi.n	80016a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800168c:	2200      	movs	r2, #0
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	f04f 30ff 	mov.w	r0, #4294967295
 8001694:	f000 ffb5 	bl	8002602 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001698:	4a06      	ldr	r2, [pc, #24]	; (80016b4 <HAL_InitTick+0x5c>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
 80016a0:	e000      	b.n	80016a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000000 	.word	0x20000000
 80016b0:	20000008 	.word	0x20000008
 80016b4:	20000004 	.word	0x20000004

080016b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <HAL_IncTick+0x20>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b06      	ldr	r3, [pc, #24]	; (80016dc <HAL_IncTick+0x24>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4413      	add	r3, r2
 80016c8:	4a04      	ldr	r2, [pc, #16]	; (80016dc <HAL_IncTick+0x24>)
 80016ca:	6013      	str	r3, [r2, #0]
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	20000008 	.word	0x20000008
 80016dc:	2000015c 	.word	0x2000015c

080016e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return uwTick;
 80016e4:	4b03      	ldr	r3, [pc, #12]	; (80016f4 <HAL_GetTick+0x14>)
 80016e6:	681b      	ldr	r3, [r3, #0]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	2000015c 	.word	0x2000015c

080016f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001700:	f7ff ffee 	bl	80016e0 <HAL_GetTick>
 8001704:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001710:	d005      	beq.n	800171e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001712:	4b0a      	ldr	r3, [pc, #40]	; (800173c <HAL_Delay+0x44>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	461a      	mov	r2, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	4413      	add	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800171e:	bf00      	nop
 8001720:	f7ff ffde 	bl	80016e0 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	429a      	cmp	r2, r3
 800172e:	d8f7      	bhi.n	8001720 <HAL_Delay+0x28>
  {
  }
}
 8001730:	bf00      	nop
 8001732:	bf00      	nop
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000008 	.word	0x20000008

08001740 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e0ed      	b.n	800192e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d102      	bne.n	8001764 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f7ff fdb4 	bl	80012cc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f042 0201 	orr.w	r2, r2, #1
 8001772:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001774:	f7ff ffb4 	bl	80016e0 <HAL_GetTick>
 8001778:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800177a:	e012      	b.n	80017a2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800177c:	f7ff ffb0 	bl	80016e0 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b0a      	cmp	r3, #10
 8001788:	d90b      	bls.n	80017a2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2205      	movs	r2, #5
 800179a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e0c5      	b.n	800192e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0e5      	beq.n	800177c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f022 0202 	bic.w	r2, r2, #2
 80017be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017c0:	f7ff ff8e 	bl	80016e0 <HAL_GetTick>
 80017c4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017c6:	e012      	b.n	80017ee <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017c8:	f7ff ff8a 	bl	80016e0 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b0a      	cmp	r3, #10
 80017d4:	d90b      	bls.n	80017ee <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2205      	movs	r2, #5
 80017e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e09f      	b.n	800192e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 0302 	and.w	r3, r3, #2
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d1e5      	bne.n	80017c8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	7e1b      	ldrb	r3, [r3, #24]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d108      	bne.n	8001816 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	e007      	b.n	8001826 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001824:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	7e5b      	ldrb	r3, [r3, #25]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d108      	bne.n	8001840 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	e007      	b.n	8001850 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800184e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	7e9b      	ldrb	r3, [r3, #26]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d108      	bne.n	800186a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f042 0220 	orr.w	r2, r2, #32
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	e007      	b.n	800187a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f022 0220 	bic.w	r2, r2, #32
 8001878:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	7edb      	ldrb	r3, [r3, #27]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d108      	bne.n	8001894 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 0210 	bic.w	r2, r2, #16
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	e007      	b.n	80018a4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f042 0210 	orr.w	r2, r2, #16
 80018a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	7f1b      	ldrb	r3, [r3, #28]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d108      	bne.n	80018be <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0208 	orr.w	r2, r2, #8
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	e007      	b.n	80018ce <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f022 0208 	bic.w	r2, r2, #8
 80018cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	7f5b      	ldrb	r3, [r3, #29]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d108      	bne.n	80018e8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f042 0204 	orr.w	r2, r2, #4
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	e007      	b.n	80018f8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0204 	bic.w	r2, r2, #4
 80018f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	431a      	orrs	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	431a      	orrs	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	695b      	ldr	r3, [r3, #20]
 800190c:	ea42 0103 	orr.w	r1, r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	1e5a      	subs	r2, r3, #1
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	430a      	orrs	r2, r1
 800191c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001938:	b480      	push	{r7}
 800193a:	b087      	sub	sp, #28
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800194e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001950:	7cfb      	ldrb	r3, [r7, #19]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d003      	beq.n	800195e <HAL_CAN_ConfigFilter+0x26>
 8001956:	7cfb      	ldrb	r3, [r7, #19]
 8001958:	2b02      	cmp	r3, #2
 800195a:	f040 80be 	bne.w	8001ada <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800195e:	4b65      	ldr	r3, [pc, #404]	; (8001af4 <HAL_CAN_ConfigFilter+0x1bc>)
 8001960:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001968:	f043 0201 	orr.w	r2, r3, #1
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001978:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198c:	021b      	lsls	r3, r3, #8
 800198e:	431a      	orrs	r2, r3
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	f003 031f 	and.w	r3, r3, #31
 800199e:	2201      	movs	r2, #1
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	43db      	mvns	r3, r3
 80019b0:	401a      	ands	r2, r3
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d123      	bne.n	8001a08 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	43db      	mvns	r3, r3
 80019ca:	401a      	ands	r2, r3
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80019e2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	3248      	adds	r2, #72	; 0x48
 80019e8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019fc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019fe:	6979      	ldr	r1, [r7, #20]
 8001a00:	3348      	adds	r3, #72	; 0x48
 8001a02:	00db      	lsls	r3, r3, #3
 8001a04:	440b      	add	r3, r1
 8001a06:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	69db      	ldr	r3, [r3, #28]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d122      	bne.n	8001a56 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a30:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3248      	adds	r2, #72	; 0x48
 8001a36:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a4a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a4c:	6979      	ldr	r1, [r7, #20]
 8001a4e:	3348      	adds	r3, #72	; 0x48
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	440b      	add	r3, r1
 8001a54:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d109      	bne.n	8001a72 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	43db      	mvns	r3, r3
 8001a68:	401a      	ands	r2, r3
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001a70:	e007      	b.n	8001a82 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	431a      	orrs	r2, r3
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d109      	bne.n	8001a9e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	43db      	mvns	r3, r3
 8001a94:	401a      	ands	r2, r3
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001a9c:	e007      	b.n	8001aae <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d107      	bne.n	8001ac6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001acc:	f023 0201 	bic.w	r2, r3, #1
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	e006      	b.n	8001ae8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ade:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
  }
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	371c      	adds	r7, #28
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	40006400 	.word	0x40006400

08001af8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d12e      	bne.n	8001b6a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2202      	movs	r2, #2
 8001b10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0201 	bic.w	r2, r2, #1
 8001b22:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b24:	f7ff fddc 	bl	80016e0 <HAL_GetTick>
 8001b28:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b2a:	e012      	b.n	8001b52 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b2c:	f7ff fdd8 	bl	80016e0 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b0a      	cmp	r3, #10
 8001b38:	d90b      	bls.n	8001b52 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2205      	movs	r2, #5
 8001b4a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e012      	b.n	8001b78 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1e5      	bne.n	8001b2c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001b66:	2300      	movs	r3, #0
 8001b68:	e006      	b.n	8001b78 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
  }
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b089      	sub	sp, #36	; 0x24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
 8001b8c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b94:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b9e:	7ffb      	ldrb	r3, [r7, #31]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d003      	beq.n	8001bac <HAL_CAN_AddTxMessage+0x2c>
 8001ba4:	7ffb      	ldrb	r3, [r7, #31]
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	f040 80b8 	bne.w	8001d1c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001bac:	69bb      	ldr	r3, [r7, #24]
 8001bae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10a      	bne.n	8001bcc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d105      	bne.n	8001bcc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 80a0 	beq.w	8001d0c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	0e1b      	lsrs	r3, r3, #24
 8001bd0:	f003 0303 	and.w	r3, r3, #3
 8001bd4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d907      	bls.n	8001bec <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e09e      	b.n	8001d2a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001bec:	2201      	movs	r2, #1
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	409a      	lsls	r2, r3
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10d      	bne.n	8001c1a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001c08:	68f9      	ldr	r1, [r7, #12]
 8001c0a:	6809      	ldr	r1, [r1, #0]
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	3318      	adds	r3, #24
 8001c12:	011b      	lsls	r3, r3, #4
 8001c14:	440b      	add	r3, r1
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	e00f      	b.n	8001c3a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c24:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c2a:	68f9      	ldr	r1, [r7, #12]
 8001c2c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001c2e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	3318      	adds	r3, #24
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	440b      	add	r3, r1
 8001c38:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6819      	ldr	r1, [r3, #0]
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	691a      	ldr	r2, [r3, #16]
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	3318      	adds	r3, #24
 8001c46:	011b      	lsls	r3, r3, #4
 8001c48:	440b      	add	r3, r1
 8001c4a:	3304      	adds	r3, #4
 8001c4c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	7d1b      	ldrb	r3, [r3, #20]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d111      	bne.n	8001c7a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	3318      	adds	r3, #24
 8001c5e:	011b      	lsls	r3, r3, #4
 8001c60:	4413      	add	r3, r2
 8001c62:	3304      	adds	r3, #4
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	6811      	ldr	r1, [r2, #0]
 8001c6a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	3318      	adds	r3, #24
 8001c72:	011b      	lsls	r3, r3, #4
 8001c74:	440b      	add	r3, r1
 8001c76:	3304      	adds	r3, #4
 8001c78:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	3307      	adds	r3, #7
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	061a      	lsls	r2, r3, #24
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	3306      	adds	r3, #6
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	041b      	lsls	r3, r3, #16
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3305      	adds	r3, #5
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	4313      	orrs	r3, r2
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	3204      	adds	r2, #4
 8001c9a:	7812      	ldrb	r2, [r2, #0]
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	6811      	ldr	r1, [r2, #0]
 8001ca2:	ea43 0200 	orr.w	r2, r3, r0
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	011b      	lsls	r3, r3, #4
 8001caa:	440b      	add	r3, r1
 8001cac:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001cb0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	3303      	adds	r3, #3
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	061a      	lsls	r2, r3, #24
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	041b      	lsls	r3, r3, #16
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	7812      	ldrb	r2, [r2, #0]
 8001cd2:	4610      	mov	r0, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	6811      	ldr	r1, [r2, #0]
 8001cd8:	ea43 0200 	orr.w	r2, r3, r0
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	011b      	lsls	r3, r3, #4
 8001ce0:	440b      	add	r3, r1
 8001ce2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001ce6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	3318      	adds	r3, #24
 8001cf0:	011b      	lsls	r3, r3, #4
 8001cf2:	4413      	add	r3, r2
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	6811      	ldr	r1, [r2, #0]
 8001cfa:	f043 0201 	orr.w	r2, r3, #1
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	3318      	adds	r3, #24
 8001d02:	011b      	lsls	r3, r3, #4
 8001d04:	440b      	add	r3, r1
 8001d06:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	e00e      	b.n	8001d2a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d10:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e006      	b.n	8001d2a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d20:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
  }
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3724      	adds	r7, #36	; 0x24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b085      	sub	sp, #20
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8001d40:	2300      	movs	r3, #0
 8001d42:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d4a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d4c:	7afb      	ldrb	r3, [r7, #11]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d002      	beq.n	8001d58 <HAL_CAN_IsTxMessagePending+0x22>
 8001d52:	7afb      	ldrb	r3, [r7, #11]
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d10b      	bne.n	8001d70 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	069b      	lsls	r3, r3, #26
 8001d62:	401a      	ands	r2, r3
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	069b      	lsls	r3, r3, #26
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d001      	beq.n	8001d70 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001d70:	68fb      	ldr	r3, [r7, #12]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b087      	sub	sp, #28
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	60f8      	str	r0, [r7, #12]
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	607a      	str	r2, [r7, #4]
 8001d8a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d92:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d94:	7dfb      	ldrb	r3, [r7, #23]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d003      	beq.n	8001da2 <HAL_CAN_GetRxMessage+0x24>
 8001d9a:	7dfb      	ldrb	r3, [r7, #23]
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	f040 80f3 	bne.w	8001f88 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d10e      	bne.n	8001dc6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d116      	bne.n	8001de4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e0e7      	b.n	8001f96 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d107      	bne.n	8001de4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e0d8      	b.n	8001f96 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	331b      	adds	r3, #27
 8001dec:	011b      	lsls	r3, r3, #4
 8001dee:	4413      	add	r3, r2
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0204 	and.w	r2, r3, #4
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10c      	bne.n	8001e1c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	331b      	adds	r3, #27
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	4413      	add	r3, r2
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	0d5b      	lsrs	r3, r3, #21
 8001e12:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	e00b      	b.n	8001e34 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	331b      	adds	r3, #27
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	4413      	add	r3, r2
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	08db      	lsrs	r3, r3, #3
 8001e2c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	331b      	adds	r3, #27
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	4413      	add	r3, r2
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0202 	and.w	r2, r3, #2
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	331b      	adds	r3, #27
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	4413      	add	r3, r2
 8001e56:	3304      	adds	r3, #4
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 020f 	and.w	r2, r3, #15
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	331b      	adds	r3, #27
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	4413      	add	r3, r2
 8001e6e:	3304      	adds	r3, #4
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	0a1b      	lsrs	r3, r3, #8
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	331b      	adds	r3, #27
 8001e82:	011b      	lsls	r3, r3, #4
 8001e84:	4413      	add	r3, r2
 8001e86:	3304      	adds	r3, #4
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	0c1b      	lsrs	r3, r3, #16
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	011b      	lsls	r3, r3, #4
 8001e9a:	4413      	add	r3, r2
 8001e9c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	011b      	lsls	r3, r3, #4
 8001eb0:	4413      	add	r3, r2
 8001eb2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	0a1a      	lsrs	r2, r3, #8
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	011b      	lsls	r3, r3, #4
 8001eca:	4413      	add	r3, r2
 8001ecc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	0c1a      	lsrs	r2, r3, #16
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	3302      	adds	r3, #2
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	011b      	lsls	r3, r3, #4
 8001ee4:	4413      	add	r3, r2
 8001ee6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	0e1a      	lsrs	r2, r3, #24
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	3303      	adds	r3, #3
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	011b      	lsls	r3, r3, #4
 8001efe:	4413      	add	r3, r2
 8001f00:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	4413      	add	r3, r2
 8001f18:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	0a1a      	lsrs	r2, r3, #8
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	3305      	adds	r3, #5
 8001f24:	b2d2      	uxtb	r2, r2
 8001f26:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	011b      	lsls	r3, r3, #4
 8001f30:	4413      	add	r3, r2
 8001f32:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	0c1a      	lsrs	r2, r3, #16
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	3306      	adds	r3, #6
 8001f3e:	b2d2      	uxtb	r2, r2
 8001f40:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	4413      	add	r3, r2
 8001f4c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	0e1a      	lsrs	r2, r3, #24
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	3307      	adds	r3, #7
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d108      	bne.n	8001f74 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f042 0220 	orr.w	r2, r2, #32
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	e007      	b.n	8001f84 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	691a      	ldr	r2, [r3, #16]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f042 0220 	orr.w	r2, r2, #32
 8001f82:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001f84:	2300      	movs	r3, #0
 8001f86:	e006      	b.n	8001f96 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
  }
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	371c      	adds	r7, #28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b085      	sub	sp, #20
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fb2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d002      	beq.n	8001fc0 <HAL_CAN_ActivateNotification+0x1e>
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d109      	bne.n	8001fd4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6959      	ldr	r1, [r3, #20]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	e006      	b.n	8001fe2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
  }
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b08a      	sub	sp, #40	; 0x28
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	2b00      	cmp	r3, #0
 8002032:	d07c      	beq.n	800212e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	d023      	beq.n	8002086 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2201      	movs	r2, #1
 8002044:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d003      	beq.n	8002058 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f983 	bl	800235c <HAL_CAN_TxMailbox0CompleteCallback>
 8002056:	e016      	b.n	8002086 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	f003 0304 	and.w	r3, r3, #4
 800205e:	2b00      	cmp	r3, #0
 8002060:	d004      	beq.n	800206c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
 800206a:	e00c      	b.n	8002086 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	f003 0308 	and.w	r3, r3, #8
 8002072:	2b00      	cmp	r3, #0
 8002074:	d004      	beq.n	8002080 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002078:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800207c:	627b      	str	r3, [r7, #36]	; 0x24
 800207e:	e002      	b.n	8002086 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f989 	bl	8002398 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208c:	2b00      	cmp	r3, #0
 800208e:	d024      	beq.n	80020da <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002098:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f963 	bl	8002370 <HAL_CAN_TxMailbox1CompleteCallback>
 80020aa:	e016      	b.n	80020da <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d004      	beq.n	80020c0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
 80020be:	e00c      	b.n	80020da <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d004      	beq.n	80020d4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020d0:	627b      	str	r3, [r7, #36]	; 0x24
 80020d2:	e002      	b.n	80020da <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f969 	bl	80023ac <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d024      	beq.n	800212e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80020ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 f943 	bl	8002384 <HAL_CAN_TxMailbox2CompleteCallback>
 80020fe:	e016      	b.n	800212e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d004      	beq.n	8002114 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800210a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
 8002112:	e00c      	b.n	800212e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d004      	beq.n	8002128 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800211e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
 8002126:	e002      	b.n	800212e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 f949 	bl	80023c0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	f003 0308 	and.w	r3, r3, #8
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00c      	beq.n	8002152 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 0310 	and.w	r3, r3, #16
 800213e:	2b00      	cmp	r3, #0
 8002140:	d007      	beq.n	8002152 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002144:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002148:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2210      	movs	r2, #16
 8002150:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002152:	6a3b      	ldr	r3, [r7, #32]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00b      	beq.n	8002174 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d006      	beq.n	8002174 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2208      	movs	r2, #8
 800216c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f000 f930 	bl	80023d4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002174:	6a3b      	ldr	r3, [r7, #32]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d009      	beq.n	8002192 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b00      	cmp	r3, #0
 800218a:	d002      	beq.n	8002192 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7fe fc7f 	bl	8000a90 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002192:	6a3b      	ldr	r3, [r7, #32]
 8002194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00c      	beq.n	80021b6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	f003 0310 	and.w	r3, r3, #16
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d007      	beq.n	80021b6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2210      	movs	r2, #16
 80021b4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	f003 0320 	and.w	r3, r3, #32
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00b      	beq.n	80021d8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f003 0308 	and.w	r3, r3, #8
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d006      	beq.n	80021d8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2208      	movs	r2, #8
 80021d0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 f912 	bl	80023fc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80021d8:	6a3b      	ldr	r3, [r7, #32]
 80021da:	f003 0310 	and.w	r3, r3, #16
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d009      	beq.n	80021f6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f000 f8f9 	bl	80023e8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80021f6:	6a3b      	ldr	r3, [r7, #32]
 80021f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d00b      	beq.n	8002218 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	f003 0310 	and.w	r3, r3, #16
 8002206:	2b00      	cmp	r3, #0
 8002208:	d006      	beq.n	8002218 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2210      	movs	r2, #16
 8002210:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f8fc 	bl	8002410 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002218:	6a3b      	ldr	r3, [r7, #32]
 800221a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00b      	beq.n	800223a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	2b00      	cmp	r3, #0
 800222a:	d006      	beq.n	800223a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2208      	movs	r2, #8
 8002232:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 f8f5 	bl	8002424 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800223a:	6a3b      	ldr	r3, [r7, #32]
 800223c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d07b      	beq.n	800233c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	f003 0304 	and.w	r3, r3, #4
 800224a:	2b00      	cmp	r3, #0
 800224c:	d072      	beq.n	8002334 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800224e:	6a3b      	ldr	r3, [r7, #32]
 8002250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002254:	2b00      	cmp	r3, #0
 8002256:	d008      	beq.n	800226a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002264:	f043 0301 	orr.w	r3, r3, #1
 8002268:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800226a:	6a3b      	ldr	r3, [r7, #32]
 800226c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800227e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002280:	f043 0302 	orr.w	r3, r3, #2
 8002284:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002286:	6a3b      	ldr	r3, [r7, #32]
 8002288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800228c:	2b00      	cmp	r3, #0
 800228e:	d008      	beq.n	80022a2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800229a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229c:	f043 0304 	orr.w	r3, r3, #4
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80022a2:	6a3b      	ldr	r3, [r7, #32]
 80022a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d043      	beq.n	8002334 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d03e      	beq.n	8002334 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022bc:	2b60      	cmp	r3, #96	; 0x60
 80022be:	d02b      	beq.n	8002318 <HAL_CAN_IRQHandler+0x32a>
 80022c0:	2b60      	cmp	r3, #96	; 0x60
 80022c2:	d82e      	bhi.n	8002322 <HAL_CAN_IRQHandler+0x334>
 80022c4:	2b50      	cmp	r3, #80	; 0x50
 80022c6:	d022      	beq.n	800230e <HAL_CAN_IRQHandler+0x320>
 80022c8:	2b50      	cmp	r3, #80	; 0x50
 80022ca:	d82a      	bhi.n	8002322 <HAL_CAN_IRQHandler+0x334>
 80022cc:	2b40      	cmp	r3, #64	; 0x40
 80022ce:	d019      	beq.n	8002304 <HAL_CAN_IRQHandler+0x316>
 80022d0:	2b40      	cmp	r3, #64	; 0x40
 80022d2:	d826      	bhi.n	8002322 <HAL_CAN_IRQHandler+0x334>
 80022d4:	2b30      	cmp	r3, #48	; 0x30
 80022d6:	d010      	beq.n	80022fa <HAL_CAN_IRQHandler+0x30c>
 80022d8:	2b30      	cmp	r3, #48	; 0x30
 80022da:	d822      	bhi.n	8002322 <HAL_CAN_IRQHandler+0x334>
 80022dc:	2b10      	cmp	r3, #16
 80022de:	d002      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x2f8>
 80022e0:	2b20      	cmp	r3, #32
 80022e2:	d005      	beq.n	80022f0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80022e4:	e01d      	b.n	8002322 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80022e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e8:	f043 0308 	orr.w	r3, r3, #8
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80022ee:	e019      	b.n	8002324 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80022f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f2:	f043 0310 	orr.w	r3, r3, #16
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80022f8:	e014      	b.n	8002324 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80022fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fc:	f043 0320 	orr.w	r3, r3, #32
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002302:	e00f      	b.n	8002324 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800230c:	e00a      	b.n	8002324 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800230e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002314:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002316:	e005      	b.n	8002324 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002320:	e000      	b.n	8002324 <HAL_CAN_IRQHandler+0x336>
            break;
 8002322:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	699a      	ldr	r2, [r3, #24]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002332:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2204      	movs	r2, #4
 800233a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800233c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233e:	2b00      	cmp	r3, #0
 8002340:	d008      	beq.n	8002354 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002348:	431a      	orrs	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f872 	bl	8002438 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002354:	bf00      	nop
 8002356:	3728      	adds	r7, #40	; 0x28
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80023f0:	bf00      	nop
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002468:	4013      	ands	r3, r2
 800246a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002474:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800247c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247e:	4a04      	ldr	r2, [pc, #16]	; (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	60d3      	str	r3, [r2, #12]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <__NVIC_GetPriorityGrouping+0x18>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	f003 0307 	and.w	r3, r3, #7
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	db0b      	blt.n	80024da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	4907      	ldr	r1, [pc, #28]	; (80024e8 <__NVIC_EnableIRQ+0x38>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2001      	movs	r0, #1
 80024d2:	fa00 f202 	lsl.w	r2, r0, r2
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000e100 	.word	0xe000e100

080024ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	6039      	str	r1, [r7, #0]
 80024f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	db0a      	blt.n	8002516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	b2da      	uxtb	r2, r3
 8002504:	490c      	ldr	r1, [pc, #48]	; (8002538 <__NVIC_SetPriority+0x4c>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	0112      	lsls	r2, r2, #4
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	440b      	add	r3, r1
 8002510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002514:	e00a      	b.n	800252c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	b2da      	uxtb	r2, r3
 800251a:	4908      	ldr	r1, [pc, #32]	; (800253c <__NVIC_SetPriority+0x50>)
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	3b04      	subs	r3, #4
 8002524:	0112      	lsls	r2, r2, #4
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	440b      	add	r3, r1
 800252a:	761a      	strb	r2, [r3, #24]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000e100 	.word	0xe000e100
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002540:	b480      	push	{r7}
 8002542:	b089      	sub	sp, #36	; 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f1c3 0307 	rsb	r3, r3, #7
 800255a:	2b04      	cmp	r3, #4
 800255c:	bf28      	it	cs
 800255e:	2304      	movcs	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3304      	adds	r3, #4
 8002566:	2b06      	cmp	r3, #6
 8002568:	d902      	bls.n	8002570 <NVIC_EncodePriority+0x30>
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3b03      	subs	r3, #3
 800256e:	e000      	b.n	8002572 <NVIC_EncodePriority+0x32>
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	f04f 32ff 	mov.w	r2, #4294967295
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43da      	mvns	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	401a      	ands	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	43d9      	mvns	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002598:	4313      	orrs	r3, r2
         );
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	; 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025b8:	d301      	bcc.n	80025be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ba:	2301      	movs	r3, #1
 80025bc:	e00f      	b.n	80025de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025be:	4a0a      	ldr	r2, [pc, #40]	; (80025e8 <SysTick_Config+0x40>)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025c6:	210f      	movs	r1, #15
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295
 80025cc:	f7ff ff8e 	bl	80024ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d0:	4b05      	ldr	r3, [pc, #20]	; (80025e8 <SysTick_Config+0x40>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025d6:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <SysTick_Config+0x40>)
 80025d8:	2207      	movs	r2, #7
 80025da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	e000e010 	.word	0xe000e010

080025ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff ff29 	bl	800244c <__NVIC_SetPriorityGrouping>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002614:	f7ff ff3e 	bl	8002494 <__NVIC_GetPriorityGrouping>
 8002618:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	68b9      	ldr	r1, [r7, #8]
 800261e:	6978      	ldr	r0, [r7, #20]
 8002620:	f7ff ff8e 	bl	8002540 <NVIC_EncodePriority>
 8002624:	4602      	mov	r2, r0
 8002626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800262a:	4611      	mov	r1, r2
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff ff5d 	bl	80024ec <__NVIC_SetPriority>
}
 8002632:	bf00      	nop
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff31 	bl	80024b0 <__NVIC_EnableIRQ>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ffa2 	bl	80025a8 <SysTick_Config>
 8002664:	4603      	mov	r3, r0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002670:	b480      	push	{r7}
 8002672:	b089      	sub	sp, #36	; 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002682:	2300      	movs	r3, #0
 8002684:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002686:	2300      	movs	r3, #0
 8002688:	61fb      	str	r3, [r7, #28]
 800268a:	e16b      	b.n	8002964 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800268c:	2201      	movs	r2, #1
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	f040 815a 	bne.w	800295e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d005      	beq.n	80026c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d130      	bne.n	8002724 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	2203      	movs	r2, #3
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4013      	ands	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026f8:	2201      	movs	r2, #1
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4013      	ands	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	091b      	lsrs	r3, r3, #4
 800270e:	f003 0201 	and.w	r2, r3, #1
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	2b03      	cmp	r3, #3
 800272e:	d017      	beq.n	8002760 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	2203      	movs	r2, #3
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	43db      	mvns	r3, r3
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	4013      	ands	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4313      	orrs	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d123      	bne.n	80027b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	08da      	lsrs	r2, r3, #3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3208      	adds	r2, #8
 8002774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002778:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	220f      	movs	r2, #15
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	691a      	ldr	r2, [r3, #16]
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	08da      	lsrs	r2, r3, #3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3208      	adds	r2, #8
 80027ae:	69b9      	ldr	r1, [r7, #24]
 80027b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	2203      	movs	r2, #3
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0203 	and.w	r2, r3, #3
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 80b4 	beq.w	800295e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]
 80027fa:	4b60      	ldr	r3, [pc, #384]	; (800297c <HAL_GPIO_Init+0x30c>)
 80027fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fe:	4a5f      	ldr	r2, [pc, #380]	; (800297c <HAL_GPIO_Init+0x30c>)
 8002800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002804:	6453      	str	r3, [r2, #68]	; 0x44
 8002806:	4b5d      	ldr	r3, [pc, #372]	; (800297c <HAL_GPIO_Init+0x30c>)
 8002808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002812:	4a5b      	ldr	r2, [pc, #364]	; (8002980 <HAL_GPIO_Init+0x310>)
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	089b      	lsrs	r3, r3, #2
 8002818:	3302      	adds	r3, #2
 800281a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800281e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f003 0303 	and.w	r3, r3, #3
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	220f      	movs	r2, #15
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a52      	ldr	r2, [pc, #328]	; (8002984 <HAL_GPIO_Init+0x314>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d02b      	beq.n	8002896 <HAL_GPIO_Init+0x226>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a51      	ldr	r2, [pc, #324]	; (8002988 <HAL_GPIO_Init+0x318>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d025      	beq.n	8002892 <HAL_GPIO_Init+0x222>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a50      	ldr	r2, [pc, #320]	; (800298c <HAL_GPIO_Init+0x31c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d01f      	beq.n	800288e <HAL_GPIO_Init+0x21e>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a4f      	ldr	r2, [pc, #316]	; (8002990 <HAL_GPIO_Init+0x320>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d019      	beq.n	800288a <HAL_GPIO_Init+0x21a>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a4e      	ldr	r2, [pc, #312]	; (8002994 <HAL_GPIO_Init+0x324>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d013      	beq.n	8002886 <HAL_GPIO_Init+0x216>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a4d      	ldr	r2, [pc, #308]	; (8002998 <HAL_GPIO_Init+0x328>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d00d      	beq.n	8002882 <HAL_GPIO_Init+0x212>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a4c      	ldr	r2, [pc, #304]	; (800299c <HAL_GPIO_Init+0x32c>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d007      	beq.n	800287e <HAL_GPIO_Init+0x20e>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a4b      	ldr	r2, [pc, #300]	; (80029a0 <HAL_GPIO_Init+0x330>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d101      	bne.n	800287a <HAL_GPIO_Init+0x20a>
 8002876:	2307      	movs	r3, #7
 8002878:	e00e      	b.n	8002898 <HAL_GPIO_Init+0x228>
 800287a:	2308      	movs	r3, #8
 800287c:	e00c      	b.n	8002898 <HAL_GPIO_Init+0x228>
 800287e:	2306      	movs	r3, #6
 8002880:	e00a      	b.n	8002898 <HAL_GPIO_Init+0x228>
 8002882:	2305      	movs	r3, #5
 8002884:	e008      	b.n	8002898 <HAL_GPIO_Init+0x228>
 8002886:	2304      	movs	r3, #4
 8002888:	e006      	b.n	8002898 <HAL_GPIO_Init+0x228>
 800288a:	2303      	movs	r3, #3
 800288c:	e004      	b.n	8002898 <HAL_GPIO_Init+0x228>
 800288e:	2302      	movs	r3, #2
 8002890:	e002      	b.n	8002898 <HAL_GPIO_Init+0x228>
 8002892:	2301      	movs	r3, #1
 8002894:	e000      	b.n	8002898 <HAL_GPIO_Init+0x228>
 8002896:	2300      	movs	r3, #0
 8002898:	69fa      	ldr	r2, [r7, #28]
 800289a:	f002 0203 	and.w	r2, r2, #3
 800289e:	0092      	lsls	r2, r2, #2
 80028a0:	4093      	lsls	r3, r2
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028a8:	4935      	ldr	r1, [pc, #212]	; (8002980 <HAL_GPIO_Init+0x310>)
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	089b      	lsrs	r3, r3, #2
 80028ae:	3302      	adds	r3, #2
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028b6:	4b3b      	ldr	r3, [pc, #236]	; (80029a4 <HAL_GPIO_Init+0x334>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	43db      	mvns	r3, r3
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	4013      	ands	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028da:	4a32      	ldr	r2, [pc, #200]	; (80029a4 <HAL_GPIO_Init+0x334>)
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028e0:	4b30      	ldr	r3, [pc, #192]	; (80029a4 <HAL_GPIO_Init+0x334>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	43db      	mvns	r3, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4013      	ands	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d003      	beq.n	8002904 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002904:	4a27      	ldr	r2, [pc, #156]	; (80029a4 <HAL_GPIO_Init+0x334>)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800290a:	4b26      	ldr	r3, [pc, #152]	; (80029a4 <HAL_GPIO_Init+0x334>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	43db      	mvns	r3, r3
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	4013      	ands	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	4313      	orrs	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800292e:	4a1d      	ldr	r2, [pc, #116]	; (80029a4 <HAL_GPIO_Init+0x334>)
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002934:	4b1b      	ldr	r3, [pc, #108]	; (80029a4 <HAL_GPIO_Init+0x334>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d003      	beq.n	8002958 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	4313      	orrs	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002958:	4a12      	ldr	r2, [pc, #72]	; (80029a4 <HAL_GPIO_Init+0x334>)
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	3301      	adds	r3, #1
 8002962:	61fb      	str	r3, [r7, #28]
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	2b0f      	cmp	r3, #15
 8002968:	f67f ae90 	bls.w	800268c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	3724      	adds	r7, #36	; 0x24
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40023800 	.word	0x40023800
 8002980:	40013800 	.word	0x40013800
 8002984:	40020000 	.word	0x40020000
 8002988:	40020400 	.word	0x40020400
 800298c:	40020800 	.word	0x40020800
 8002990:	40020c00 	.word	0x40020c00
 8002994:	40021000 	.word	0x40021000
 8002998:	40021400 	.word	0x40021400
 800299c:	40021800 	.word	0x40021800
 80029a0:	40021c00 	.word	0x40021c00
 80029a4:	40013c00 	.word	0x40013c00

080029a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e267      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d075      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029c6:	4b88      	ldr	r3, [pc, #544]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f003 030c 	and.w	r3, r3, #12
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d00c      	beq.n	80029ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029d2:	4b85      	ldr	r3, [pc, #532]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029da:	2b08      	cmp	r3, #8
 80029dc:	d112      	bne.n	8002a04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029de:	4b82      	ldr	r3, [pc, #520]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029ea:	d10b      	bne.n	8002a04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ec:	4b7e      	ldr	r3, [pc, #504]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d05b      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x108>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d157      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e242      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a0c:	d106      	bne.n	8002a1c <HAL_RCC_OscConfig+0x74>
 8002a0e:	4b76      	ldr	r3, [pc, #472]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a75      	ldr	r2, [pc, #468]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	e01d      	b.n	8002a58 <HAL_RCC_OscConfig+0xb0>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a24:	d10c      	bne.n	8002a40 <HAL_RCC_OscConfig+0x98>
 8002a26:	4b70      	ldr	r3, [pc, #448]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a6f      	ldr	r2, [pc, #444]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a30:	6013      	str	r3, [r2, #0]
 8002a32:	4b6d      	ldr	r3, [pc, #436]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a6c      	ldr	r2, [pc, #432]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	e00b      	b.n	8002a58 <HAL_RCC_OscConfig+0xb0>
 8002a40:	4b69      	ldr	r3, [pc, #420]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a68      	ldr	r2, [pc, #416]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a4a:	6013      	str	r3, [r2, #0]
 8002a4c:	4b66      	ldr	r3, [pc, #408]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a65      	ldr	r2, [pc, #404]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d013      	beq.n	8002a88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a60:	f7fe fe3e 	bl	80016e0 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a68:	f7fe fe3a 	bl	80016e0 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b64      	cmp	r3, #100	; 0x64
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e207      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a7a:	4b5b      	ldr	r3, [pc, #364]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0xc0>
 8002a86:	e014      	b.n	8002ab2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a88:	f7fe fe2a 	bl	80016e0 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a8e:	e008      	b.n	8002aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a90:	f7fe fe26 	bl	80016e0 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b64      	cmp	r3, #100	; 0x64
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e1f3      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aa2:	4b51      	ldr	r3, [pc, #324]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1f0      	bne.n	8002a90 <HAL_RCC_OscConfig+0xe8>
 8002aae:	e000      	b.n	8002ab2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d063      	beq.n	8002b86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002abe:	4b4a      	ldr	r3, [pc, #296]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 030c 	and.w	r3, r3, #12
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00b      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aca:	4b47      	ldr	r3, [pc, #284]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d11c      	bne.n	8002b10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ad6:	4b44      	ldr	r3, [pc, #272]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d116      	bne.n	8002b10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ae2:	4b41      	ldr	r3, [pc, #260]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d005      	beq.n	8002afa <HAL_RCC_OscConfig+0x152>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d001      	beq.n	8002afa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e1c7      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002afa:	4b3b      	ldr	r3, [pc, #236]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	4937      	ldr	r1, [pc, #220]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b0e:	e03a      	b.n	8002b86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d020      	beq.n	8002b5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b18:	4b34      	ldr	r3, [pc, #208]	; (8002bec <HAL_RCC_OscConfig+0x244>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1e:	f7fe fddf 	bl	80016e0 <HAL_GetTick>
 8002b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b24:	e008      	b.n	8002b38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b26:	f7fe fddb 	bl	80016e0 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e1a8      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b38:	4b2b      	ldr	r3, [pc, #172]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0f0      	beq.n	8002b26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b44:	4b28      	ldr	r3, [pc, #160]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	00db      	lsls	r3, r3, #3
 8002b52:	4925      	ldr	r1, [pc, #148]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	600b      	str	r3, [r1, #0]
 8002b58:	e015      	b.n	8002b86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b5a:	4b24      	ldr	r3, [pc, #144]	; (8002bec <HAL_RCC_OscConfig+0x244>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b60:	f7fe fdbe 	bl	80016e0 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b66:	e008      	b.n	8002b7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b68:	f7fe fdba 	bl	80016e0 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e187      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b7a:	4b1b      	ldr	r3, [pc, #108]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1f0      	bne.n	8002b68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d036      	beq.n	8002c00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d016      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b9a:	4b15      	ldr	r3, [pc, #84]	; (8002bf0 <HAL_RCC_OscConfig+0x248>)
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba0:	f7fe fd9e 	bl	80016e0 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ba8:	f7fe fd9a 	bl	80016e0 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e167      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bba:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <HAL_RCC_OscConfig+0x240>)
 8002bbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0f0      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x200>
 8002bc6:	e01b      	b.n	8002c00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <HAL_RCC_OscConfig+0x248>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bce:	f7fe fd87 	bl	80016e0 <HAL_GetTick>
 8002bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bd4:	e00e      	b.n	8002bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bd6:	f7fe fd83 	bl	80016e0 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d907      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e150      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
 8002be8:	40023800 	.word	0x40023800
 8002bec:	42470000 	.word	0x42470000
 8002bf0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf4:	4b88      	ldr	r3, [pc, #544]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002bf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1ea      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 8097 	beq.w	8002d3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c12:	4b81      	ldr	r3, [pc, #516]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10f      	bne.n	8002c3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	4b7d      	ldr	r3, [pc, #500]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	4a7c      	ldr	r2, [pc, #496]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c2e:	4b7a      	ldr	r3, [pc, #488]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c36:	60bb      	str	r3, [r7, #8]
 8002c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c3e:	4b77      	ldr	r3, [pc, #476]	; (8002e1c <HAL_RCC_OscConfig+0x474>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d118      	bne.n	8002c7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c4a:	4b74      	ldr	r3, [pc, #464]	; (8002e1c <HAL_RCC_OscConfig+0x474>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a73      	ldr	r2, [pc, #460]	; (8002e1c <HAL_RCC_OscConfig+0x474>)
 8002c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c56:	f7fe fd43 	bl	80016e0 <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5e:	f7fe fd3f 	bl	80016e0 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e10c      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c70:	4b6a      	ldr	r3, [pc, #424]	; (8002e1c <HAL_RCC_OscConfig+0x474>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d106      	bne.n	8002c92 <HAL_RCC_OscConfig+0x2ea>
 8002c84:	4b64      	ldr	r3, [pc, #400]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c88:	4a63      	ldr	r2, [pc, #396]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002c8a:	f043 0301 	orr.w	r3, r3, #1
 8002c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8002c90:	e01c      	b.n	8002ccc <HAL_RCC_OscConfig+0x324>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2b05      	cmp	r3, #5
 8002c98:	d10c      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x30c>
 8002c9a:	4b5f      	ldr	r3, [pc, #380]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9e:	4a5e      	ldr	r2, [pc, #376]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002ca0:	f043 0304 	orr.w	r3, r3, #4
 8002ca4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ca6:	4b5c      	ldr	r3, [pc, #368]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002caa:	4a5b      	ldr	r2, [pc, #364]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002cb2:	e00b      	b.n	8002ccc <HAL_RCC_OscConfig+0x324>
 8002cb4:	4b58      	ldr	r3, [pc, #352]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb8:	4a57      	ldr	r2, [pc, #348]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002cba:	f023 0301 	bic.w	r3, r3, #1
 8002cbe:	6713      	str	r3, [r2, #112]	; 0x70
 8002cc0:	4b55      	ldr	r3, [pc, #340]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc4:	4a54      	ldr	r2, [pc, #336]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002cc6:	f023 0304 	bic.w	r3, r3, #4
 8002cca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d015      	beq.n	8002d00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd4:	f7fe fd04 	bl	80016e0 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cda:	e00a      	b.n	8002cf2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cdc:	f7fe fd00 	bl	80016e0 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e0cb      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf2:	4b49      	ldr	r3, [pc, #292]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0ee      	beq.n	8002cdc <HAL_RCC_OscConfig+0x334>
 8002cfe:	e014      	b.n	8002d2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d00:	f7fe fcee 	bl	80016e0 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d06:	e00a      	b.n	8002d1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d08:	f7fe fcea 	bl	80016e0 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e0b5      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d1e:	4b3e      	ldr	r3, [pc, #248]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1ee      	bne.n	8002d08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d2a:	7dfb      	ldrb	r3, [r7, #23]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d105      	bne.n	8002d3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d30:	4b39      	ldr	r3, [pc, #228]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	4a38      	ldr	r2, [pc, #224]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002d36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 80a1 	beq.w	8002e88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d46:	4b34      	ldr	r3, [pc, #208]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f003 030c 	and.w	r3, r3, #12
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d05c      	beq.n	8002e0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d141      	bne.n	8002dde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5a:	4b31      	ldr	r3, [pc, #196]	; (8002e20 <HAL_RCC_OscConfig+0x478>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7fe fcbe 	bl	80016e0 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d68:	f7fe fcba 	bl	80016e0 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e087      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d7a:	4b27      	ldr	r3, [pc, #156]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f0      	bne.n	8002d68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	69da      	ldr	r2, [r3, #28]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d94:	019b      	lsls	r3, r3, #6
 8002d96:	431a      	orrs	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	085b      	lsrs	r3, r3, #1
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	041b      	lsls	r3, r3, #16
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	061b      	lsls	r3, r3, #24
 8002daa:	491b      	ldr	r1, [pc, #108]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002db0:	4b1b      	ldr	r3, [pc, #108]	; (8002e20 <HAL_RCC_OscConfig+0x478>)
 8002db2:	2201      	movs	r2, #1
 8002db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db6:	f7fe fc93 	bl	80016e0 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dbe:	f7fe fc8f 	bl	80016e0 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e05c      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dd0:	4b11      	ldr	r3, [pc, #68]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0f0      	beq.n	8002dbe <HAL_RCC_OscConfig+0x416>
 8002ddc:	e054      	b.n	8002e88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dde:	4b10      	ldr	r3, [pc, #64]	; (8002e20 <HAL_RCC_OscConfig+0x478>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de4:	f7fe fc7c 	bl	80016e0 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dec:	f7fe fc78 	bl	80016e0 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e045      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dfe:	4b06      	ldr	r3, [pc, #24]	; (8002e18 <HAL_RCC_OscConfig+0x470>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1f0      	bne.n	8002dec <HAL_RCC_OscConfig+0x444>
 8002e0a:	e03d      	b.n	8002e88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d107      	bne.n	8002e24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e038      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40007000 	.word	0x40007000
 8002e20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e24:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <HAL_RCC_OscConfig+0x4ec>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d028      	beq.n	8002e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d121      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d11a      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e54:	4013      	ands	r3, r2
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d111      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6a:	085b      	lsrs	r3, r3, #1
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d107      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d001      	beq.n	8002e88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40023800 	.word	0x40023800

08002e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e0cc      	b.n	8003046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eac:	4b68      	ldr	r3, [pc, #416]	; (8003050 <HAL_RCC_ClockConfig+0x1b8>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d90c      	bls.n	8002ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eba:	4b65      	ldr	r3, [pc, #404]	; (8003050 <HAL_RCC_ClockConfig+0x1b8>)
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec2:	4b63      	ldr	r3, [pc, #396]	; (8003050 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d001      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0b8      	b.n	8003046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d020      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002eec:	4b59      	ldr	r3, [pc, #356]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	4a58      	ldr	r2, [pc, #352]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ef6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0308 	and.w	r3, r3, #8
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f04:	4b53      	ldr	r3, [pc, #332]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	4a52      	ldr	r2, [pc, #328]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f10:	4b50      	ldr	r3, [pc, #320]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	494d      	ldr	r1, [pc, #308]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d044      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d107      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f36:	4b47      	ldr	r3, [pc, #284]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d119      	bne.n	8002f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e07f      	b.n	8003046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d003      	beq.n	8002f56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f52:	2b03      	cmp	r3, #3
 8002f54:	d107      	bne.n	8002f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f56:	4b3f      	ldr	r3, [pc, #252]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d109      	bne.n	8002f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e06f      	b.n	8003046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f66:	4b3b      	ldr	r3, [pc, #236]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e067      	b.n	8003046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f76:	4b37      	ldr	r3, [pc, #220]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f023 0203 	bic.w	r2, r3, #3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	4934      	ldr	r1, [pc, #208]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f88:	f7fe fbaa 	bl	80016e0 <HAL_GetTick>
 8002f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f8e:	e00a      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f90:	f7fe fba6 	bl	80016e0 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e04f      	b.n	8003046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa6:	4b2b      	ldr	r3, [pc, #172]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 020c 	and.w	r2, r3, #12
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d1eb      	bne.n	8002f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fb8:	4b25      	ldr	r3, [pc, #148]	; (8003050 <HAL_RCC_ClockConfig+0x1b8>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d20c      	bcs.n	8002fe0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc6:	4b22      	ldr	r3, [pc, #136]	; (8003050 <HAL_RCC_ClockConfig+0x1b8>)
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fce:	4b20      	ldr	r3, [pc, #128]	; (8003050 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e032      	b.n	8003046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d008      	beq.n	8002ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fec:	4b19      	ldr	r3, [pc, #100]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	4916      	ldr	r1, [pc, #88]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b00      	cmp	r3, #0
 8003008:	d009      	beq.n	800301e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800300a:	4b12      	ldr	r3, [pc, #72]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	490e      	ldr	r1, [pc, #56]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 800301a:	4313      	orrs	r3, r2
 800301c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800301e:	f000 f821 	bl	8003064 <HAL_RCC_GetSysClockFreq>
 8003022:	4602      	mov	r2, r0
 8003024:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	091b      	lsrs	r3, r3, #4
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	490a      	ldr	r1, [pc, #40]	; (8003058 <HAL_RCC_ClockConfig+0x1c0>)
 8003030:	5ccb      	ldrb	r3, [r1, r3]
 8003032:	fa22 f303 	lsr.w	r3, r2, r3
 8003036:	4a09      	ldr	r2, [pc, #36]	; (800305c <HAL_RCC_ClockConfig+0x1c4>)
 8003038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800303a:	4b09      	ldr	r3, [pc, #36]	; (8003060 <HAL_RCC_ClockConfig+0x1c8>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f7fe fb0a 	bl	8001658 <HAL_InitTick>

  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	40023c00 	.word	0x40023c00
 8003054:	40023800 	.word	0x40023800
 8003058:	080054f4 	.word	0x080054f4
 800305c:	20000000 	.word	0x20000000
 8003060:	20000004 	.word	0x20000004

08003064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003068:	b094      	sub	sp, #80	; 0x50
 800306a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800306c:	2300      	movs	r3, #0
 800306e:	647b      	str	r3, [r7, #68]	; 0x44
 8003070:	2300      	movs	r3, #0
 8003072:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003074:	2300      	movs	r3, #0
 8003076:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800307c:	4b79      	ldr	r3, [pc, #484]	; (8003264 <HAL_RCC_GetSysClockFreq+0x200>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 030c 	and.w	r3, r3, #12
 8003084:	2b08      	cmp	r3, #8
 8003086:	d00d      	beq.n	80030a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003088:	2b08      	cmp	r3, #8
 800308a:	f200 80e1 	bhi.w	8003250 <HAL_RCC_GetSysClockFreq+0x1ec>
 800308e:	2b00      	cmp	r3, #0
 8003090:	d002      	beq.n	8003098 <HAL_RCC_GetSysClockFreq+0x34>
 8003092:	2b04      	cmp	r3, #4
 8003094:	d003      	beq.n	800309e <HAL_RCC_GetSysClockFreq+0x3a>
 8003096:	e0db      	b.n	8003250 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003098:	4b73      	ldr	r3, [pc, #460]	; (8003268 <HAL_RCC_GetSysClockFreq+0x204>)
 800309a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800309c:	e0db      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800309e:	4b73      	ldr	r3, [pc, #460]	; (800326c <HAL_RCC_GetSysClockFreq+0x208>)
 80030a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030a2:	e0d8      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030a4:	4b6f      	ldr	r3, [pc, #444]	; (8003264 <HAL_RCC_GetSysClockFreq+0x200>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030ae:	4b6d      	ldr	r3, [pc, #436]	; (8003264 <HAL_RCC_GetSysClockFreq+0x200>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d063      	beq.n	8003182 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030ba:	4b6a      	ldr	r3, [pc, #424]	; (8003264 <HAL_RCC_GetSysClockFreq+0x200>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	099b      	lsrs	r3, r3, #6
 80030c0:	2200      	movs	r2, #0
 80030c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80030c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80030c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030cc:	633b      	str	r3, [r7, #48]	; 0x30
 80030ce:	2300      	movs	r3, #0
 80030d0:	637b      	str	r3, [r7, #52]	; 0x34
 80030d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80030d6:	4622      	mov	r2, r4
 80030d8:	462b      	mov	r3, r5
 80030da:	f04f 0000 	mov.w	r0, #0
 80030de:	f04f 0100 	mov.w	r1, #0
 80030e2:	0159      	lsls	r1, r3, #5
 80030e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030e8:	0150      	lsls	r0, r2, #5
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4621      	mov	r1, r4
 80030f0:	1a51      	subs	r1, r2, r1
 80030f2:	6139      	str	r1, [r7, #16]
 80030f4:	4629      	mov	r1, r5
 80030f6:	eb63 0301 	sbc.w	r3, r3, r1
 80030fa:	617b      	str	r3, [r7, #20]
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	f04f 0300 	mov.w	r3, #0
 8003104:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003108:	4659      	mov	r1, fp
 800310a:	018b      	lsls	r3, r1, #6
 800310c:	4651      	mov	r1, sl
 800310e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003112:	4651      	mov	r1, sl
 8003114:	018a      	lsls	r2, r1, #6
 8003116:	4651      	mov	r1, sl
 8003118:	ebb2 0801 	subs.w	r8, r2, r1
 800311c:	4659      	mov	r1, fp
 800311e:	eb63 0901 	sbc.w	r9, r3, r1
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800312e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003132:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003136:	4690      	mov	r8, r2
 8003138:	4699      	mov	r9, r3
 800313a:	4623      	mov	r3, r4
 800313c:	eb18 0303 	adds.w	r3, r8, r3
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	462b      	mov	r3, r5
 8003144:	eb49 0303 	adc.w	r3, r9, r3
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	f04f 0200 	mov.w	r2, #0
 800314e:	f04f 0300 	mov.w	r3, #0
 8003152:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003156:	4629      	mov	r1, r5
 8003158:	024b      	lsls	r3, r1, #9
 800315a:	4621      	mov	r1, r4
 800315c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003160:	4621      	mov	r1, r4
 8003162:	024a      	lsls	r2, r1, #9
 8003164:	4610      	mov	r0, r2
 8003166:	4619      	mov	r1, r3
 8003168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800316a:	2200      	movs	r2, #0
 800316c:	62bb      	str	r3, [r7, #40]	; 0x28
 800316e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003170:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003174:	f7fd f884 	bl	8000280 <__aeabi_uldivmod>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4613      	mov	r3, r2
 800317e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003180:	e058      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003182:	4b38      	ldr	r3, [pc, #224]	; (8003264 <HAL_RCC_GetSysClockFreq+0x200>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	099b      	lsrs	r3, r3, #6
 8003188:	2200      	movs	r2, #0
 800318a:	4618      	mov	r0, r3
 800318c:	4611      	mov	r1, r2
 800318e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003192:	623b      	str	r3, [r7, #32]
 8003194:	2300      	movs	r3, #0
 8003196:	627b      	str	r3, [r7, #36]	; 0x24
 8003198:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800319c:	4642      	mov	r2, r8
 800319e:	464b      	mov	r3, r9
 80031a0:	f04f 0000 	mov.w	r0, #0
 80031a4:	f04f 0100 	mov.w	r1, #0
 80031a8:	0159      	lsls	r1, r3, #5
 80031aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031ae:	0150      	lsls	r0, r2, #5
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4641      	mov	r1, r8
 80031b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80031ba:	4649      	mov	r1, r9
 80031bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80031c0:	f04f 0200 	mov.w	r2, #0
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031d4:	ebb2 040a 	subs.w	r4, r2, sl
 80031d8:	eb63 050b 	sbc.w	r5, r3, fp
 80031dc:	f04f 0200 	mov.w	r2, #0
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	00eb      	lsls	r3, r5, #3
 80031e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031ea:	00e2      	lsls	r2, r4, #3
 80031ec:	4614      	mov	r4, r2
 80031ee:	461d      	mov	r5, r3
 80031f0:	4643      	mov	r3, r8
 80031f2:	18e3      	adds	r3, r4, r3
 80031f4:	603b      	str	r3, [r7, #0]
 80031f6:	464b      	mov	r3, r9
 80031f8:	eb45 0303 	adc.w	r3, r5, r3
 80031fc:	607b      	str	r3, [r7, #4]
 80031fe:	f04f 0200 	mov.w	r2, #0
 8003202:	f04f 0300 	mov.w	r3, #0
 8003206:	e9d7 4500 	ldrd	r4, r5, [r7]
 800320a:	4629      	mov	r1, r5
 800320c:	028b      	lsls	r3, r1, #10
 800320e:	4621      	mov	r1, r4
 8003210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003214:	4621      	mov	r1, r4
 8003216:	028a      	lsls	r2, r1, #10
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800321e:	2200      	movs	r2, #0
 8003220:	61bb      	str	r3, [r7, #24]
 8003222:	61fa      	str	r2, [r7, #28]
 8003224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003228:	f7fd f82a 	bl	8000280 <__aeabi_uldivmod>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	4613      	mov	r3, r2
 8003232:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003234:	4b0b      	ldr	r3, [pc, #44]	; (8003264 <HAL_RCC_GetSysClockFreq+0x200>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	0c1b      	lsrs	r3, r3, #16
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	3301      	adds	r3, #1
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003244:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003246:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003248:	fbb2 f3f3 	udiv	r3, r2, r3
 800324c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800324e:	e002      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003250:	4b05      	ldr	r3, [pc, #20]	; (8003268 <HAL_RCC_GetSysClockFreq+0x204>)
 8003252:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003256:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003258:	4618      	mov	r0, r3
 800325a:	3750      	adds	r7, #80	; 0x50
 800325c:	46bd      	mov	sp, r7
 800325e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003262:	bf00      	nop
 8003264:	40023800 	.word	0x40023800
 8003268:	00f42400 	.word	0x00f42400
 800326c:	007a1200 	.word	0x007a1200

08003270 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003274:	4b03      	ldr	r3, [pc, #12]	; (8003284 <HAL_RCC_GetHCLKFreq+0x14>)
 8003276:	681b      	ldr	r3, [r3, #0]
}
 8003278:	4618      	mov	r0, r3
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	20000000 	.word	0x20000000

08003288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800328c:	f7ff fff0 	bl	8003270 <HAL_RCC_GetHCLKFreq>
 8003290:	4602      	mov	r2, r0
 8003292:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	0a9b      	lsrs	r3, r3, #10
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	4903      	ldr	r1, [pc, #12]	; (80032ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800329e:	5ccb      	ldrb	r3, [r1, r3]
 80032a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40023800 	.word	0x40023800
 80032ac:	08005504 	.word	0x08005504

080032b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032b4:	f7ff ffdc 	bl	8003270 <HAL_RCC_GetHCLKFreq>
 80032b8:	4602      	mov	r2, r0
 80032ba:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	0b5b      	lsrs	r3, r3, #13
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	4903      	ldr	r1, [pc, #12]	; (80032d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032c6:	5ccb      	ldrb	r3, [r1, r3]
 80032c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40023800 	.word	0x40023800
 80032d4:	08005504 	.word	0x08005504

080032d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e041      	b.n	800336e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d106      	bne.n	8003304 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f7fe f84c 	bl	800139c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3304      	adds	r3, #4
 8003314:	4619      	mov	r1, r3
 8003316:	4610      	mov	r0, r2
 8003318:	f000 f9aa 	bl	8003670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b02      	cmp	r3, #2
 800338a:	d122      	bne.n	80033d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b02      	cmp	r3, #2
 8003398:	d11b      	bne.n	80033d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f06f 0202 	mvn.w	r2, #2
 80033a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f93a 	bl	8003632 <HAL_TIM_IC_CaptureCallback>
 80033be:	e005      	b.n	80033cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f92c 	bl	800361e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f93d 	bl	8003646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d122      	bne.n	8003426 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	f003 0304 	and.w	r3, r3, #4
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d11b      	bne.n	8003426 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f06f 0204 	mvn.w	r2, #4
 80033f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2202      	movs	r2, #2
 80033fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003408:	2b00      	cmp	r3, #0
 800340a:	d003      	beq.n	8003414 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 f910 	bl	8003632 <HAL_TIM_IC_CaptureCallback>
 8003412:	e005      	b.n	8003420 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 f902 	bl	800361e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 f913 	bl	8003646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b08      	cmp	r3, #8
 8003432:	d122      	bne.n	800347a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	f003 0308 	and.w	r3, r3, #8
 800343e:	2b08      	cmp	r3, #8
 8003440:	d11b      	bne.n	800347a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f06f 0208 	mvn.w	r2, #8
 800344a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2204      	movs	r2, #4
 8003450:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	69db      	ldr	r3, [r3, #28]
 8003458:	f003 0303 	and.w	r3, r3, #3
 800345c:	2b00      	cmp	r3, #0
 800345e:	d003      	beq.n	8003468 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f8e6 	bl	8003632 <HAL_TIM_IC_CaptureCallback>
 8003466:	e005      	b.n	8003474 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 f8d8 	bl	800361e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f8e9 	bl	8003646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	f003 0310 	and.w	r3, r3, #16
 8003484:	2b10      	cmp	r3, #16
 8003486:	d122      	bne.n	80034ce <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f003 0310 	and.w	r3, r3, #16
 8003492:	2b10      	cmp	r3, #16
 8003494:	d11b      	bne.n	80034ce <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f06f 0210 	mvn.w	r2, #16
 800349e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2208      	movs	r2, #8
 80034a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d003      	beq.n	80034bc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 f8bc 	bl	8003632 <HAL_TIM_IC_CaptureCallback>
 80034ba:	e005      	b.n	80034c8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 f8ae 	bl	800361e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f8bf 	bl	8003646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d10e      	bne.n	80034fa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d107      	bne.n	80034fa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f06f 0201 	mvn.w	r2, #1
 80034f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f888 	bl	800360a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003504:	2b80      	cmp	r3, #128	; 0x80
 8003506:	d10e      	bne.n	8003526 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003512:	2b80      	cmp	r3, #128	; 0x80
 8003514:	d107      	bne.n	8003526 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800351e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f000 fadb 	bl	8003adc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003530:	2b40      	cmp	r3, #64	; 0x40
 8003532:	d10e      	bne.n	8003552 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800353e:	2b40      	cmp	r3, #64	; 0x40
 8003540:	d107      	bne.n	8003552 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800354a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f884 	bl	800365a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	f003 0320 	and.w	r3, r3, #32
 800355c:	2b20      	cmp	r3, #32
 800355e:	d10e      	bne.n	800357e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b20      	cmp	r3, #32
 800356c:	d107      	bne.n	800357e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f06f 0220 	mvn.w	r2, #32
 8003576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 faa5 	bl	8003ac8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b082      	sub	sp, #8
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003596:	2b01      	cmp	r3, #1
 8003598:	d101      	bne.n	800359e <HAL_TIM_SlaveConfigSynchro+0x18>
 800359a:	2302      	movs	r3, #2
 800359c:	e031      	b.n	8003602 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2202      	movs	r2, #2
 80035aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80035ae:	6839      	ldr	r1, [r7, #0]
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 f8fd 	bl	80037b0 <TIM_SlaveTimer_SetConfig>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d009      	beq.n	80035d0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e018      	b.n	8003602 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68da      	ldr	r2, [r3, #12]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035de:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68da      	ldr	r2, [r3, #12]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80035ee:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr

0800361e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800361e:	b480      	push	{r7}
 8003620:	b083      	sub	sp, #12
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003626:	bf00      	nop
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800364e:	bf00      	nop
 8003650:	370c      	adds	r7, #12
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
	...

08003670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a40      	ldr	r2, [pc, #256]	; (8003784 <TIM_Base_SetConfig+0x114>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d013      	beq.n	80036b0 <TIM_Base_SetConfig+0x40>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800368e:	d00f      	beq.n	80036b0 <TIM_Base_SetConfig+0x40>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a3d      	ldr	r2, [pc, #244]	; (8003788 <TIM_Base_SetConfig+0x118>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d00b      	beq.n	80036b0 <TIM_Base_SetConfig+0x40>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a3c      	ldr	r2, [pc, #240]	; (800378c <TIM_Base_SetConfig+0x11c>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d007      	beq.n	80036b0 <TIM_Base_SetConfig+0x40>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a3b      	ldr	r2, [pc, #236]	; (8003790 <TIM_Base_SetConfig+0x120>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d003      	beq.n	80036b0 <TIM_Base_SetConfig+0x40>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a3a      	ldr	r2, [pc, #232]	; (8003794 <TIM_Base_SetConfig+0x124>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d108      	bne.n	80036c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a2f      	ldr	r2, [pc, #188]	; (8003784 <TIM_Base_SetConfig+0x114>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d02b      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d0:	d027      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a2c      	ldr	r2, [pc, #176]	; (8003788 <TIM_Base_SetConfig+0x118>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d023      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a2b      	ldr	r2, [pc, #172]	; (800378c <TIM_Base_SetConfig+0x11c>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d01f      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a2a      	ldr	r2, [pc, #168]	; (8003790 <TIM_Base_SetConfig+0x120>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d01b      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a29      	ldr	r2, [pc, #164]	; (8003794 <TIM_Base_SetConfig+0x124>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d017      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a28      	ldr	r2, [pc, #160]	; (8003798 <TIM_Base_SetConfig+0x128>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d013      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a27      	ldr	r2, [pc, #156]	; (800379c <TIM_Base_SetConfig+0x12c>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d00f      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a26      	ldr	r2, [pc, #152]	; (80037a0 <TIM_Base_SetConfig+0x130>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d00b      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a25      	ldr	r2, [pc, #148]	; (80037a4 <TIM_Base_SetConfig+0x134>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d007      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a24      	ldr	r2, [pc, #144]	; (80037a8 <TIM_Base_SetConfig+0x138>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d003      	beq.n	8003722 <TIM_Base_SetConfig+0xb2>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a23      	ldr	r2, [pc, #140]	; (80037ac <TIM_Base_SetConfig+0x13c>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d108      	bne.n	8003734 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	4313      	orrs	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	689a      	ldr	r2, [r3, #8]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a0a      	ldr	r2, [pc, #40]	; (8003784 <TIM_Base_SetConfig+0x114>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d003      	beq.n	8003768 <TIM_Base_SetConfig+0xf8>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a0c      	ldr	r2, [pc, #48]	; (8003794 <TIM_Base_SetConfig+0x124>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d103      	bne.n	8003770 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	691a      	ldr	r2, [r3, #16]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	615a      	str	r2, [r3, #20]
}
 8003776:	bf00      	nop
 8003778:	3714      	adds	r7, #20
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40010000 	.word	0x40010000
 8003788:	40000400 	.word	0x40000400
 800378c:	40000800 	.word	0x40000800
 8003790:	40000c00 	.word	0x40000c00
 8003794:	40010400 	.word	0x40010400
 8003798:	40014000 	.word	0x40014000
 800379c:	40014400 	.word	0x40014400
 80037a0:	40014800 	.word	0x40014800
 80037a4:	40001800 	.word	0x40001800
 80037a8:	40001c00 	.word	0x40001c00
 80037ac:	40002000 	.word	0x40002000

080037b0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ba:	2300      	movs	r3, #0
 80037bc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037cc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	f023 0307 	bic.w	r3, r3, #7
 80037de:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b70      	cmp	r3, #112	; 0x70
 80037f8:	d01a      	beq.n	8003830 <TIM_SlaveTimer_SetConfig+0x80>
 80037fa:	2b70      	cmp	r3, #112	; 0x70
 80037fc:	d860      	bhi.n	80038c0 <TIM_SlaveTimer_SetConfig+0x110>
 80037fe:	2b60      	cmp	r3, #96	; 0x60
 8003800:	d054      	beq.n	80038ac <TIM_SlaveTimer_SetConfig+0xfc>
 8003802:	2b60      	cmp	r3, #96	; 0x60
 8003804:	d85c      	bhi.n	80038c0 <TIM_SlaveTimer_SetConfig+0x110>
 8003806:	2b50      	cmp	r3, #80	; 0x50
 8003808:	d046      	beq.n	8003898 <TIM_SlaveTimer_SetConfig+0xe8>
 800380a:	2b50      	cmp	r3, #80	; 0x50
 800380c:	d858      	bhi.n	80038c0 <TIM_SlaveTimer_SetConfig+0x110>
 800380e:	2b40      	cmp	r3, #64	; 0x40
 8003810:	d019      	beq.n	8003846 <TIM_SlaveTimer_SetConfig+0x96>
 8003812:	2b40      	cmp	r3, #64	; 0x40
 8003814:	d854      	bhi.n	80038c0 <TIM_SlaveTimer_SetConfig+0x110>
 8003816:	2b30      	cmp	r3, #48	; 0x30
 8003818:	d055      	beq.n	80038c6 <TIM_SlaveTimer_SetConfig+0x116>
 800381a:	2b30      	cmp	r3, #48	; 0x30
 800381c:	d850      	bhi.n	80038c0 <TIM_SlaveTimer_SetConfig+0x110>
 800381e:	2b20      	cmp	r3, #32
 8003820:	d051      	beq.n	80038c6 <TIM_SlaveTimer_SetConfig+0x116>
 8003822:	2b20      	cmp	r3, #32
 8003824:	d84c      	bhi.n	80038c0 <TIM_SlaveTimer_SetConfig+0x110>
 8003826:	2b00      	cmp	r3, #0
 8003828:	d04d      	beq.n	80038c6 <TIM_SlaveTimer_SetConfig+0x116>
 800382a:	2b10      	cmp	r3, #16
 800382c:	d04b      	beq.n	80038c6 <TIM_SlaveTimer_SetConfig+0x116>
 800382e:	e047      	b.n	80038c0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6818      	ldr	r0, [r3, #0]
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	68d9      	ldr	r1, [r3, #12]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	f000 f8a6 	bl	8003990 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8003844:	e040      	b.n	80038c8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2b05      	cmp	r3, #5
 800384c:	d101      	bne.n	8003852 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e03b      	b.n	80038ca <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6a1a      	ldr	r2, [r3, #32]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0201 	bic.w	r2, r2, #1
 8003868:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003878:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	4313      	orrs	r3, r2
 8003884:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68ba      	ldr	r2, [r7, #8]
 800388c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	621a      	str	r2, [r3, #32]
      break;
 8003896:	e017      	b.n	80038c8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6818      	ldr	r0, [r3, #0]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	6899      	ldr	r1, [r3, #8]
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	461a      	mov	r2, r3
 80038a6:	f000 f814 	bl	80038d2 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80038aa:	e00d      	b.n	80038c8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6818      	ldr	r0, [r3, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	6899      	ldr	r1, [r3, #8]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	461a      	mov	r2, r3
 80038ba:	f000 f839 	bl	8003930 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80038be:	e003      	b.n	80038c8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	75fb      	strb	r3, [r7, #23]
      break;
 80038c4:	e000      	b.n	80038c8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80038c6:	bf00      	nop
  }

  return status;
 80038c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3718      	adds	r7, #24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b087      	sub	sp, #28
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	60f8      	str	r0, [r7, #12]
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	f023 0201 	bic.w	r2, r3, #1
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	011b      	lsls	r3, r3, #4
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f023 030a 	bic.w	r3, r3, #10
 800390e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4313      	orrs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	697a      	ldr	r2, [r7, #20]
 8003922:	621a      	str	r2, [r3, #32]
}
 8003924:	bf00      	nop
 8003926:	371c      	adds	r7, #28
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003930:	b480      	push	{r7}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	f023 0210 	bic.w	r2, r3, #16
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800395a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	031b      	lsls	r3, r3, #12
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800396c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	621a      	str	r2, [r3, #32]
}
 8003984:	bf00      	nop
 8003986:	371c      	adds	r7, #28
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003990:	b480      	push	{r7}
 8003992:	b087      	sub	sp, #28
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	021a      	lsls	r2, r3, #8
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	431a      	orrs	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	609a      	str	r2, [r3, #8]
}
 80039c4:	bf00      	nop
 80039c6:	371c      	adds	r7, #28
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d101      	bne.n	80039e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039e4:	2302      	movs	r3, #2
 80039e6:	e05a      	b.n	8003a9e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a21      	ldr	r2, [pc, #132]	; (8003aac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d022      	beq.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a34:	d01d      	beq.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a1d      	ldr	r2, [pc, #116]	; (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d018      	beq.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1b      	ldr	r2, [pc, #108]	; (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d013      	beq.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a1a      	ldr	r2, [pc, #104]	; (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d00e      	beq.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a18      	ldr	r2, [pc, #96]	; (8003abc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d009      	beq.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a17      	ldr	r2, [pc, #92]	; (8003ac0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d004      	beq.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a15      	ldr	r2, [pc, #84]	; (8003ac4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d10c      	bne.n	8003a8c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68ba      	ldr	r2, [r7, #8]
 8003a8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	40010000 	.word	0x40010000
 8003ab0:	40000400 	.word	0x40000400
 8003ab4:	40000800 	.word	0x40000800
 8003ab8:	40000c00 	.word	0x40000c00
 8003abc:	40010400 	.word	0x40010400
 8003ac0:	40014000 	.word	0x40014000
 8003ac4:	40001800 	.word	0x40001800

08003ac8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e03f      	b.n	8003b82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d106      	bne.n	8003b1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7fd fc66 	bl	80013e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2224      	movs	r2, #36	; 0x24
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68da      	ldr	r2, [r3, #12]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f929 	bl	8003d8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691a      	ldr	r2, [r3, #16]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695a      	ldr	r2, [r3, #20]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68da      	ldr	r2, [r3, #12]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2220      	movs	r2, #32
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b08a      	sub	sp, #40	; 0x28
 8003b8e:	af02      	add	r7, sp, #8
 8003b90:	60f8      	str	r0, [r7, #12]
 8003b92:	60b9      	str	r1, [r7, #8]
 8003b94:	603b      	str	r3, [r7, #0]
 8003b96:	4613      	mov	r3, r2
 8003b98:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b20      	cmp	r3, #32
 8003ba8:	d17c      	bne.n	8003ca4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d002      	beq.n	8003bb6 <HAL_UART_Transmit+0x2c>
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e075      	b.n	8003ca6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d101      	bne.n	8003bc8 <HAL_UART_Transmit+0x3e>
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	e06e      	b.n	8003ca6 <HAL_UART_Transmit+0x11c>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2221      	movs	r2, #33	; 0x21
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bde:	f7fd fd7f 	bl	80016e0 <HAL_GetTick>
 8003be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	88fa      	ldrh	r2, [r7, #6]
 8003be8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	88fa      	ldrh	r2, [r7, #6]
 8003bee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bf8:	d108      	bne.n	8003c0c <HAL_UART_Transmit+0x82>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d104      	bne.n	8003c0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	61bb      	str	r3, [r7, #24]
 8003c0a:	e003      	b.n	8003c14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c10:	2300      	movs	r3, #0
 8003c12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003c1c:	e02a      	b.n	8003c74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2200      	movs	r2, #0
 8003c26:	2180      	movs	r1, #128	; 0x80
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 f840 	bl	8003cae <UART_WaitOnFlagUntilTimeout>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e036      	b.n	8003ca6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10b      	bne.n	8003c56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	881b      	ldrh	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	3302      	adds	r3, #2
 8003c52:	61bb      	str	r3, [r7, #24]
 8003c54:	e007      	b.n	8003c66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	781a      	ldrb	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	3301      	adds	r3, #1
 8003c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1cf      	bne.n	8003c1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2200      	movs	r2, #0
 8003c86:	2140      	movs	r1, #64	; 0x40
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f810 	bl	8003cae <UART_WaitOnFlagUntilTimeout>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e006      	b.n	8003ca6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	e000      	b.n	8003ca6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ca4:	2302      	movs	r3, #2
  }
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3720      	adds	r7, #32
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b090      	sub	sp, #64	; 0x40
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	603b      	str	r3, [r7, #0]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cbe:	e050      	b.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc6:	d04c      	beq.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003cc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d007      	beq.n	8003cde <UART_WaitOnFlagUntilTimeout+0x30>
 8003cce:	f7fd fd07 	bl	80016e0 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d241      	bcs.n	8003d62 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	330c      	adds	r3, #12
 8003ce4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce8:	e853 3f00 	ldrex	r3, [r3]
 8003cec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	330c      	adds	r3, #12
 8003cfc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cfe:	637a      	str	r2, [r7, #52]	; 0x34
 8003d00:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d06:	e841 2300 	strex	r3, r2, [r1]
 8003d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1e5      	bne.n	8003cde <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3314      	adds	r3, #20
 8003d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	613b      	str	r3, [r7, #16]
   return(result);
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f023 0301 	bic.w	r3, r3, #1
 8003d28:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3314      	adds	r3, #20
 8003d30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d32:	623a      	str	r2, [r7, #32]
 8003d34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	69f9      	ldr	r1, [r7, #28]
 8003d38:	6a3a      	ldr	r2, [r7, #32]
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e5      	bne.n	8003d12 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2220      	movs	r2, #32
 8003d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e00f      	b.n	8003d82 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	bf0c      	ite	eq
 8003d72:	2301      	moveq	r3, #1
 8003d74:	2300      	movne	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	461a      	mov	r2, r3
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d09f      	beq.n	8003cc0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3740      	adds	r7, #64	; 0x40
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
	...

08003d8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d90:	b0c0      	sub	sp, #256	; 0x100
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da8:	68d9      	ldr	r1, [r3, #12]
 8003daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	ea40 0301 	orr.w	r3, r0, r1
 8003db4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003de4:	f021 010c 	bic.w	r1, r1, #12
 8003de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003df2:	430b      	orrs	r3, r1
 8003df4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e06:	6999      	ldr	r1, [r3, #24]
 8003e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	ea40 0301 	orr.w	r3, r0, r1
 8003e12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	4b8f      	ldr	r3, [pc, #572]	; (8004058 <UART_SetConfig+0x2cc>)
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d005      	beq.n	8003e2c <UART_SetConfig+0xa0>
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	4b8d      	ldr	r3, [pc, #564]	; (800405c <UART_SetConfig+0x2d0>)
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d104      	bne.n	8003e36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e2c:	f7ff fa40 	bl	80032b0 <HAL_RCC_GetPCLK2Freq>
 8003e30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e34:	e003      	b.n	8003e3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e36:	f7ff fa27 	bl	8003288 <HAL_RCC_GetPCLK1Freq>
 8003e3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e48:	f040 810c 	bne.w	8004064 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e50:	2200      	movs	r2, #0
 8003e52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003e56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003e5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003e5e:	4622      	mov	r2, r4
 8003e60:	462b      	mov	r3, r5
 8003e62:	1891      	adds	r1, r2, r2
 8003e64:	65b9      	str	r1, [r7, #88]	; 0x58
 8003e66:	415b      	adcs	r3, r3
 8003e68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e6e:	4621      	mov	r1, r4
 8003e70:	eb12 0801 	adds.w	r8, r2, r1
 8003e74:	4629      	mov	r1, r5
 8003e76:	eb43 0901 	adc.w	r9, r3, r1
 8003e7a:	f04f 0200 	mov.w	r2, #0
 8003e7e:	f04f 0300 	mov.w	r3, #0
 8003e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e8e:	4690      	mov	r8, r2
 8003e90:	4699      	mov	r9, r3
 8003e92:	4623      	mov	r3, r4
 8003e94:	eb18 0303 	adds.w	r3, r8, r3
 8003e98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003e9c:	462b      	mov	r3, r5
 8003e9e:	eb49 0303 	adc.w	r3, r9, r3
 8003ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003eb2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003eb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003eba:	460b      	mov	r3, r1
 8003ebc:	18db      	adds	r3, r3, r3
 8003ebe:	653b      	str	r3, [r7, #80]	; 0x50
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	eb42 0303 	adc.w	r3, r2, r3
 8003ec6:	657b      	str	r3, [r7, #84]	; 0x54
 8003ec8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003ecc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003ed0:	f7fc f9d6 	bl	8000280 <__aeabi_uldivmod>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4b61      	ldr	r3, [pc, #388]	; (8004060 <UART_SetConfig+0x2d4>)
 8003eda:	fba3 2302 	umull	r2, r3, r3, r2
 8003ede:	095b      	lsrs	r3, r3, #5
 8003ee0:	011c      	lsls	r4, r3, #4
 8003ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003eec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003ef0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003ef4:	4642      	mov	r2, r8
 8003ef6:	464b      	mov	r3, r9
 8003ef8:	1891      	adds	r1, r2, r2
 8003efa:	64b9      	str	r1, [r7, #72]	; 0x48
 8003efc:	415b      	adcs	r3, r3
 8003efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f04:	4641      	mov	r1, r8
 8003f06:	eb12 0a01 	adds.w	sl, r2, r1
 8003f0a:	4649      	mov	r1, r9
 8003f0c:	eb43 0b01 	adc.w	fp, r3, r1
 8003f10:	f04f 0200 	mov.w	r2, #0
 8003f14:	f04f 0300 	mov.w	r3, #0
 8003f18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f24:	4692      	mov	sl, r2
 8003f26:	469b      	mov	fp, r3
 8003f28:	4643      	mov	r3, r8
 8003f2a:	eb1a 0303 	adds.w	r3, sl, r3
 8003f2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f32:	464b      	mov	r3, r9
 8003f34:	eb4b 0303 	adc.w	r3, fp, r3
 8003f38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003f4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003f50:	460b      	mov	r3, r1
 8003f52:	18db      	adds	r3, r3, r3
 8003f54:	643b      	str	r3, [r7, #64]	; 0x40
 8003f56:	4613      	mov	r3, r2
 8003f58:	eb42 0303 	adc.w	r3, r2, r3
 8003f5c:	647b      	str	r3, [r7, #68]	; 0x44
 8003f5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003f66:	f7fc f98b 	bl	8000280 <__aeabi_uldivmod>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	4611      	mov	r1, r2
 8003f70:	4b3b      	ldr	r3, [pc, #236]	; (8004060 <UART_SetConfig+0x2d4>)
 8003f72:	fba3 2301 	umull	r2, r3, r3, r1
 8003f76:	095b      	lsrs	r3, r3, #5
 8003f78:	2264      	movs	r2, #100	; 0x64
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	1acb      	subs	r3, r1, r3
 8003f80:	00db      	lsls	r3, r3, #3
 8003f82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003f86:	4b36      	ldr	r3, [pc, #216]	; (8004060 <UART_SetConfig+0x2d4>)
 8003f88:	fba3 2302 	umull	r2, r3, r3, r2
 8003f8c:	095b      	lsrs	r3, r3, #5
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f94:	441c      	add	r4, r3
 8003f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003fa0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003fa4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003fa8:	4642      	mov	r2, r8
 8003faa:	464b      	mov	r3, r9
 8003fac:	1891      	adds	r1, r2, r2
 8003fae:	63b9      	str	r1, [r7, #56]	; 0x38
 8003fb0:	415b      	adcs	r3, r3
 8003fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003fb8:	4641      	mov	r1, r8
 8003fba:	1851      	adds	r1, r2, r1
 8003fbc:	6339      	str	r1, [r7, #48]	; 0x30
 8003fbe:	4649      	mov	r1, r9
 8003fc0:	414b      	adcs	r3, r1
 8003fc2:	637b      	str	r3, [r7, #52]	; 0x34
 8003fc4:	f04f 0200 	mov.w	r2, #0
 8003fc8:	f04f 0300 	mov.w	r3, #0
 8003fcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003fd0:	4659      	mov	r1, fp
 8003fd2:	00cb      	lsls	r3, r1, #3
 8003fd4:	4651      	mov	r1, sl
 8003fd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fda:	4651      	mov	r1, sl
 8003fdc:	00ca      	lsls	r2, r1, #3
 8003fde:	4610      	mov	r0, r2
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	4642      	mov	r2, r8
 8003fe6:	189b      	adds	r3, r3, r2
 8003fe8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003fec:	464b      	mov	r3, r9
 8003fee:	460a      	mov	r2, r1
 8003ff0:	eb42 0303 	adc.w	r3, r2, r3
 8003ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004004:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004008:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800400c:	460b      	mov	r3, r1
 800400e:	18db      	adds	r3, r3, r3
 8004010:	62bb      	str	r3, [r7, #40]	; 0x28
 8004012:	4613      	mov	r3, r2
 8004014:	eb42 0303 	adc.w	r3, r2, r3
 8004018:	62fb      	str	r3, [r7, #44]	; 0x2c
 800401a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800401e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004022:	f7fc f92d 	bl	8000280 <__aeabi_uldivmod>
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	4b0d      	ldr	r3, [pc, #52]	; (8004060 <UART_SetConfig+0x2d4>)
 800402c:	fba3 1302 	umull	r1, r3, r3, r2
 8004030:	095b      	lsrs	r3, r3, #5
 8004032:	2164      	movs	r1, #100	; 0x64
 8004034:	fb01 f303 	mul.w	r3, r1, r3
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	3332      	adds	r3, #50	; 0x32
 800403e:	4a08      	ldr	r2, [pc, #32]	; (8004060 <UART_SetConfig+0x2d4>)
 8004040:	fba2 2303 	umull	r2, r3, r2, r3
 8004044:	095b      	lsrs	r3, r3, #5
 8004046:	f003 0207 	and.w	r2, r3, #7
 800404a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4422      	add	r2, r4
 8004052:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004054:	e105      	b.n	8004262 <UART_SetConfig+0x4d6>
 8004056:	bf00      	nop
 8004058:	40011000 	.word	0x40011000
 800405c:	40011400 	.word	0x40011400
 8004060:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004068:	2200      	movs	r2, #0
 800406a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800406e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004072:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004076:	4642      	mov	r2, r8
 8004078:	464b      	mov	r3, r9
 800407a:	1891      	adds	r1, r2, r2
 800407c:	6239      	str	r1, [r7, #32]
 800407e:	415b      	adcs	r3, r3
 8004080:	627b      	str	r3, [r7, #36]	; 0x24
 8004082:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004086:	4641      	mov	r1, r8
 8004088:	1854      	adds	r4, r2, r1
 800408a:	4649      	mov	r1, r9
 800408c:	eb43 0501 	adc.w	r5, r3, r1
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	00eb      	lsls	r3, r5, #3
 800409a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800409e:	00e2      	lsls	r2, r4, #3
 80040a0:	4614      	mov	r4, r2
 80040a2:	461d      	mov	r5, r3
 80040a4:	4643      	mov	r3, r8
 80040a6:	18e3      	adds	r3, r4, r3
 80040a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80040ac:	464b      	mov	r3, r9
 80040ae:	eb45 0303 	adc.w	r3, r5, r3
 80040b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80040b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80040c2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040c6:	f04f 0200 	mov.w	r2, #0
 80040ca:	f04f 0300 	mov.w	r3, #0
 80040ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80040d2:	4629      	mov	r1, r5
 80040d4:	008b      	lsls	r3, r1, #2
 80040d6:	4621      	mov	r1, r4
 80040d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040dc:	4621      	mov	r1, r4
 80040de:	008a      	lsls	r2, r1, #2
 80040e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80040e4:	f7fc f8cc 	bl	8000280 <__aeabi_uldivmod>
 80040e8:	4602      	mov	r2, r0
 80040ea:	460b      	mov	r3, r1
 80040ec:	4b60      	ldr	r3, [pc, #384]	; (8004270 <UART_SetConfig+0x4e4>)
 80040ee:	fba3 2302 	umull	r2, r3, r3, r2
 80040f2:	095b      	lsrs	r3, r3, #5
 80040f4:	011c      	lsls	r4, r3, #4
 80040f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040fa:	2200      	movs	r2, #0
 80040fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004100:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004104:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004108:	4642      	mov	r2, r8
 800410a:	464b      	mov	r3, r9
 800410c:	1891      	adds	r1, r2, r2
 800410e:	61b9      	str	r1, [r7, #24]
 8004110:	415b      	adcs	r3, r3
 8004112:	61fb      	str	r3, [r7, #28]
 8004114:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004118:	4641      	mov	r1, r8
 800411a:	1851      	adds	r1, r2, r1
 800411c:	6139      	str	r1, [r7, #16]
 800411e:	4649      	mov	r1, r9
 8004120:	414b      	adcs	r3, r1
 8004122:	617b      	str	r3, [r7, #20]
 8004124:	f04f 0200 	mov.w	r2, #0
 8004128:	f04f 0300 	mov.w	r3, #0
 800412c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004130:	4659      	mov	r1, fp
 8004132:	00cb      	lsls	r3, r1, #3
 8004134:	4651      	mov	r1, sl
 8004136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800413a:	4651      	mov	r1, sl
 800413c:	00ca      	lsls	r2, r1, #3
 800413e:	4610      	mov	r0, r2
 8004140:	4619      	mov	r1, r3
 8004142:	4603      	mov	r3, r0
 8004144:	4642      	mov	r2, r8
 8004146:	189b      	adds	r3, r3, r2
 8004148:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800414c:	464b      	mov	r3, r9
 800414e:	460a      	mov	r2, r1
 8004150:	eb42 0303 	adc.w	r3, r2, r3
 8004154:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	67bb      	str	r3, [r7, #120]	; 0x78
 8004162:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004164:	f04f 0200 	mov.w	r2, #0
 8004168:	f04f 0300 	mov.w	r3, #0
 800416c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004170:	4649      	mov	r1, r9
 8004172:	008b      	lsls	r3, r1, #2
 8004174:	4641      	mov	r1, r8
 8004176:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800417a:	4641      	mov	r1, r8
 800417c:	008a      	lsls	r2, r1, #2
 800417e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004182:	f7fc f87d 	bl	8000280 <__aeabi_uldivmod>
 8004186:	4602      	mov	r2, r0
 8004188:	460b      	mov	r3, r1
 800418a:	4b39      	ldr	r3, [pc, #228]	; (8004270 <UART_SetConfig+0x4e4>)
 800418c:	fba3 1302 	umull	r1, r3, r3, r2
 8004190:	095b      	lsrs	r3, r3, #5
 8004192:	2164      	movs	r1, #100	; 0x64
 8004194:	fb01 f303 	mul.w	r3, r1, r3
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	3332      	adds	r3, #50	; 0x32
 800419e:	4a34      	ldr	r2, [pc, #208]	; (8004270 <UART_SetConfig+0x4e4>)
 80041a0:	fba2 2303 	umull	r2, r3, r2, r3
 80041a4:	095b      	lsrs	r3, r3, #5
 80041a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041aa:	441c      	add	r4, r3
 80041ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041b0:	2200      	movs	r2, #0
 80041b2:	673b      	str	r3, [r7, #112]	; 0x70
 80041b4:	677a      	str	r2, [r7, #116]	; 0x74
 80041b6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80041ba:	4642      	mov	r2, r8
 80041bc:	464b      	mov	r3, r9
 80041be:	1891      	adds	r1, r2, r2
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	415b      	adcs	r3, r3
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041ca:	4641      	mov	r1, r8
 80041cc:	1851      	adds	r1, r2, r1
 80041ce:	6039      	str	r1, [r7, #0]
 80041d0:	4649      	mov	r1, r9
 80041d2:	414b      	adcs	r3, r1
 80041d4:	607b      	str	r3, [r7, #4]
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	f04f 0300 	mov.w	r3, #0
 80041de:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041e2:	4659      	mov	r1, fp
 80041e4:	00cb      	lsls	r3, r1, #3
 80041e6:	4651      	mov	r1, sl
 80041e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041ec:	4651      	mov	r1, sl
 80041ee:	00ca      	lsls	r2, r1, #3
 80041f0:	4610      	mov	r0, r2
 80041f2:	4619      	mov	r1, r3
 80041f4:	4603      	mov	r3, r0
 80041f6:	4642      	mov	r2, r8
 80041f8:	189b      	adds	r3, r3, r2
 80041fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80041fc:	464b      	mov	r3, r9
 80041fe:	460a      	mov	r2, r1
 8004200:	eb42 0303 	adc.w	r3, r2, r3
 8004204:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	663b      	str	r3, [r7, #96]	; 0x60
 8004210:	667a      	str	r2, [r7, #100]	; 0x64
 8004212:	f04f 0200 	mov.w	r2, #0
 8004216:	f04f 0300 	mov.w	r3, #0
 800421a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800421e:	4649      	mov	r1, r9
 8004220:	008b      	lsls	r3, r1, #2
 8004222:	4641      	mov	r1, r8
 8004224:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004228:	4641      	mov	r1, r8
 800422a:	008a      	lsls	r2, r1, #2
 800422c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004230:	f7fc f826 	bl	8000280 <__aeabi_uldivmod>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4b0d      	ldr	r3, [pc, #52]	; (8004270 <UART_SetConfig+0x4e4>)
 800423a:	fba3 1302 	umull	r1, r3, r3, r2
 800423e:	095b      	lsrs	r3, r3, #5
 8004240:	2164      	movs	r1, #100	; 0x64
 8004242:	fb01 f303 	mul.w	r3, r1, r3
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	011b      	lsls	r3, r3, #4
 800424a:	3332      	adds	r3, #50	; 0x32
 800424c:	4a08      	ldr	r2, [pc, #32]	; (8004270 <UART_SetConfig+0x4e4>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	095b      	lsrs	r3, r3, #5
 8004254:	f003 020f 	and.w	r2, r3, #15
 8004258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4422      	add	r2, r4
 8004260:	609a      	str	r2, [r3, #8]
}
 8004262:	bf00      	nop
 8004264:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004268:	46bd      	mov	sp, r7
 800426a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800426e:	bf00      	nop
 8004270:	51eb851f 	.word	0x51eb851f

08004274 <__errno>:
 8004274:	4b01      	ldr	r3, [pc, #4]	; (800427c <__errno+0x8>)
 8004276:	6818      	ldr	r0, [r3, #0]
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	2000000c 	.word	0x2000000c

08004280 <__libc_init_array>:
 8004280:	b570      	push	{r4, r5, r6, lr}
 8004282:	4d0d      	ldr	r5, [pc, #52]	; (80042b8 <__libc_init_array+0x38>)
 8004284:	4c0d      	ldr	r4, [pc, #52]	; (80042bc <__libc_init_array+0x3c>)
 8004286:	1b64      	subs	r4, r4, r5
 8004288:	10a4      	asrs	r4, r4, #2
 800428a:	2600      	movs	r6, #0
 800428c:	42a6      	cmp	r6, r4
 800428e:	d109      	bne.n	80042a4 <__libc_init_array+0x24>
 8004290:	4d0b      	ldr	r5, [pc, #44]	; (80042c0 <__libc_init_array+0x40>)
 8004292:	4c0c      	ldr	r4, [pc, #48]	; (80042c4 <__libc_init_array+0x44>)
 8004294:	f000 fcb2 	bl	8004bfc <_init>
 8004298:	1b64      	subs	r4, r4, r5
 800429a:	10a4      	asrs	r4, r4, #2
 800429c:	2600      	movs	r6, #0
 800429e:	42a6      	cmp	r6, r4
 80042a0:	d105      	bne.n	80042ae <__libc_init_array+0x2e>
 80042a2:	bd70      	pop	{r4, r5, r6, pc}
 80042a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80042a8:	4798      	blx	r3
 80042aa:	3601      	adds	r6, #1
 80042ac:	e7ee      	b.n	800428c <__libc_init_array+0xc>
 80042ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80042b2:	4798      	blx	r3
 80042b4:	3601      	adds	r6, #1
 80042b6:	e7f2      	b.n	800429e <__libc_init_array+0x1e>
 80042b8:	08005548 	.word	0x08005548
 80042bc:	08005548 	.word	0x08005548
 80042c0:	08005548 	.word	0x08005548
 80042c4:	0800554c 	.word	0x0800554c

080042c8 <memcmp>:
 80042c8:	b510      	push	{r4, lr}
 80042ca:	3901      	subs	r1, #1
 80042cc:	4402      	add	r2, r0
 80042ce:	4290      	cmp	r0, r2
 80042d0:	d101      	bne.n	80042d6 <memcmp+0xe>
 80042d2:	2000      	movs	r0, #0
 80042d4:	e005      	b.n	80042e2 <memcmp+0x1a>
 80042d6:	7803      	ldrb	r3, [r0, #0]
 80042d8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80042dc:	42a3      	cmp	r3, r4
 80042de:	d001      	beq.n	80042e4 <memcmp+0x1c>
 80042e0:	1b18      	subs	r0, r3, r4
 80042e2:	bd10      	pop	{r4, pc}
 80042e4:	3001      	adds	r0, #1
 80042e6:	e7f2      	b.n	80042ce <memcmp+0x6>

080042e8 <memset>:
 80042e8:	4402      	add	r2, r0
 80042ea:	4603      	mov	r3, r0
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d100      	bne.n	80042f2 <memset+0xa>
 80042f0:	4770      	bx	lr
 80042f2:	f803 1b01 	strb.w	r1, [r3], #1
 80042f6:	e7f9      	b.n	80042ec <memset+0x4>

080042f8 <sniprintf>:
 80042f8:	b40c      	push	{r2, r3}
 80042fa:	b530      	push	{r4, r5, lr}
 80042fc:	4b17      	ldr	r3, [pc, #92]	; (800435c <sniprintf+0x64>)
 80042fe:	1e0c      	subs	r4, r1, #0
 8004300:	681d      	ldr	r5, [r3, #0]
 8004302:	b09d      	sub	sp, #116	; 0x74
 8004304:	da08      	bge.n	8004318 <sniprintf+0x20>
 8004306:	238b      	movs	r3, #139	; 0x8b
 8004308:	602b      	str	r3, [r5, #0]
 800430a:	f04f 30ff 	mov.w	r0, #4294967295
 800430e:	b01d      	add	sp, #116	; 0x74
 8004310:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004314:	b002      	add	sp, #8
 8004316:	4770      	bx	lr
 8004318:	f44f 7302 	mov.w	r3, #520	; 0x208
 800431c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004320:	bf14      	ite	ne
 8004322:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004326:	4623      	moveq	r3, r4
 8004328:	9304      	str	r3, [sp, #16]
 800432a:	9307      	str	r3, [sp, #28]
 800432c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004330:	9002      	str	r0, [sp, #8]
 8004332:	9006      	str	r0, [sp, #24]
 8004334:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004338:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800433a:	ab21      	add	r3, sp, #132	; 0x84
 800433c:	a902      	add	r1, sp, #8
 800433e:	4628      	mov	r0, r5
 8004340:	9301      	str	r3, [sp, #4]
 8004342:	f000 f869 	bl	8004418 <_svfiprintf_r>
 8004346:	1c43      	adds	r3, r0, #1
 8004348:	bfbc      	itt	lt
 800434a:	238b      	movlt	r3, #139	; 0x8b
 800434c:	602b      	strlt	r3, [r5, #0]
 800434e:	2c00      	cmp	r4, #0
 8004350:	d0dd      	beq.n	800430e <sniprintf+0x16>
 8004352:	9b02      	ldr	r3, [sp, #8]
 8004354:	2200      	movs	r2, #0
 8004356:	701a      	strb	r2, [r3, #0]
 8004358:	e7d9      	b.n	800430e <sniprintf+0x16>
 800435a:	bf00      	nop
 800435c:	2000000c 	.word	0x2000000c

08004360 <__ssputs_r>:
 8004360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004364:	688e      	ldr	r6, [r1, #8]
 8004366:	429e      	cmp	r6, r3
 8004368:	4682      	mov	sl, r0
 800436a:	460c      	mov	r4, r1
 800436c:	4690      	mov	r8, r2
 800436e:	461f      	mov	r7, r3
 8004370:	d838      	bhi.n	80043e4 <__ssputs_r+0x84>
 8004372:	898a      	ldrh	r2, [r1, #12]
 8004374:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004378:	d032      	beq.n	80043e0 <__ssputs_r+0x80>
 800437a:	6825      	ldr	r5, [r4, #0]
 800437c:	6909      	ldr	r1, [r1, #16]
 800437e:	eba5 0901 	sub.w	r9, r5, r1
 8004382:	6965      	ldr	r5, [r4, #20]
 8004384:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004388:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800438c:	3301      	adds	r3, #1
 800438e:	444b      	add	r3, r9
 8004390:	106d      	asrs	r5, r5, #1
 8004392:	429d      	cmp	r5, r3
 8004394:	bf38      	it	cc
 8004396:	461d      	movcc	r5, r3
 8004398:	0553      	lsls	r3, r2, #21
 800439a:	d531      	bpl.n	8004400 <__ssputs_r+0xa0>
 800439c:	4629      	mov	r1, r5
 800439e:	f000 fb63 	bl	8004a68 <_malloc_r>
 80043a2:	4606      	mov	r6, r0
 80043a4:	b950      	cbnz	r0, 80043bc <__ssputs_r+0x5c>
 80043a6:	230c      	movs	r3, #12
 80043a8:	f8ca 3000 	str.w	r3, [sl]
 80043ac:	89a3      	ldrh	r3, [r4, #12]
 80043ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043b2:	81a3      	strh	r3, [r4, #12]
 80043b4:	f04f 30ff 	mov.w	r0, #4294967295
 80043b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043bc:	6921      	ldr	r1, [r4, #16]
 80043be:	464a      	mov	r2, r9
 80043c0:	f000 fabe 	bl	8004940 <memcpy>
 80043c4:	89a3      	ldrh	r3, [r4, #12]
 80043c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80043ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043ce:	81a3      	strh	r3, [r4, #12]
 80043d0:	6126      	str	r6, [r4, #16]
 80043d2:	6165      	str	r5, [r4, #20]
 80043d4:	444e      	add	r6, r9
 80043d6:	eba5 0509 	sub.w	r5, r5, r9
 80043da:	6026      	str	r6, [r4, #0]
 80043dc:	60a5      	str	r5, [r4, #8]
 80043de:	463e      	mov	r6, r7
 80043e0:	42be      	cmp	r6, r7
 80043e2:	d900      	bls.n	80043e6 <__ssputs_r+0x86>
 80043e4:	463e      	mov	r6, r7
 80043e6:	6820      	ldr	r0, [r4, #0]
 80043e8:	4632      	mov	r2, r6
 80043ea:	4641      	mov	r1, r8
 80043ec:	f000 fab6 	bl	800495c <memmove>
 80043f0:	68a3      	ldr	r3, [r4, #8]
 80043f2:	1b9b      	subs	r3, r3, r6
 80043f4:	60a3      	str	r3, [r4, #8]
 80043f6:	6823      	ldr	r3, [r4, #0]
 80043f8:	4433      	add	r3, r6
 80043fa:	6023      	str	r3, [r4, #0]
 80043fc:	2000      	movs	r0, #0
 80043fe:	e7db      	b.n	80043b8 <__ssputs_r+0x58>
 8004400:	462a      	mov	r2, r5
 8004402:	f000 fba5 	bl	8004b50 <_realloc_r>
 8004406:	4606      	mov	r6, r0
 8004408:	2800      	cmp	r0, #0
 800440a:	d1e1      	bne.n	80043d0 <__ssputs_r+0x70>
 800440c:	6921      	ldr	r1, [r4, #16]
 800440e:	4650      	mov	r0, sl
 8004410:	f000 fabe 	bl	8004990 <_free_r>
 8004414:	e7c7      	b.n	80043a6 <__ssputs_r+0x46>
	...

08004418 <_svfiprintf_r>:
 8004418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800441c:	4698      	mov	r8, r3
 800441e:	898b      	ldrh	r3, [r1, #12]
 8004420:	061b      	lsls	r3, r3, #24
 8004422:	b09d      	sub	sp, #116	; 0x74
 8004424:	4607      	mov	r7, r0
 8004426:	460d      	mov	r5, r1
 8004428:	4614      	mov	r4, r2
 800442a:	d50e      	bpl.n	800444a <_svfiprintf_r+0x32>
 800442c:	690b      	ldr	r3, [r1, #16]
 800442e:	b963      	cbnz	r3, 800444a <_svfiprintf_r+0x32>
 8004430:	2140      	movs	r1, #64	; 0x40
 8004432:	f000 fb19 	bl	8004a68 <_malloc_r>
 8004436:	6028      	str	r0, [r5, #0]
 8004438:	6128      	str	r0, [r5, #16]
 800443a:	b920      	cbnz	r0, 8004446 <_svfiprintf_r+0x2e>
 800443c:	230c      	movs	r3, #12
 800443e:	603b      	str	r3, [r7, #0]
 8004440:	f04f 30ff 	mov.w	r0, #4294967295
 8004444:	e0d1      	b.n	80045ea <_svfiprintf_r+0x1d2>
 8004446:	2340      	movs	r3, #64	; 0x40
 8004448:	616b      	str	r3, [r5, #20]
 800444a:	2300      	movs	r3, #0
 800444c:	9309      	str	r3, [sp, #36]	; 0x24
 800444e:	2320      	movs	r3, #32
 8004450:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004454:	f8cd 800c 	str.w	r8, [sp, #12]
 8004458:	2330      	movs	r3, #48	; 0x30
 800445a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004604 <_svfiprintf_r+0x1ec>
 800445e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004462:	f04f 0901 	mov.w	r9, #1
 8004466:	4623      	mov	r3, r4
 8004468:	469a      	mov	sl, r3
 800446a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800446e:	b10a      	cbz	r2, 8004474 <_svfiprintf_r+0x5c>
 8004470:	2a25      	cmp	r2, #37	; 0x25
 8004472:	d1f9      	bne.n	8004468 <_svfiprintf_r+0x50>
 8004474:	ebba 0b04 	subs.w	fp, sl, r4
 8004478:	d00b      	beq.n	8004492 <_svfiprintf_r+0x7a>
 800447a:	465b      	mov	r3, fp
 800447c:	4622      	mov	r2, r4
 800447e:	4629      	mov	r1, r5
 8004480:	4638      	mov	r0, r7
 8004482:	f7ff ff6d 	bl	8004360 <__ssputs_r>
 8004486:	3001      	adds	r0, #1
 8004488:	f000 80aa 	beq.w	80045e0 <_svfiprintf_r+0x1c8>
 800448c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800448e:	445a      	add	r2, fp
 8004490:	9209      	str	r2, [sp, #36]	; 0x24
 8004492:	f89a 3000 	ldrb.w	r3, [sl]
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 80a2 	beq.w	80045e0 <_svfiprintf_r+0x1c8>
 800449c:	2300      	movs	r3, #0
 800449e:	f04f 32ff 	mov.w	r2, #4294967295
 80044a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044a6:	f10a 0a01 	add.w	sl, sl, #1
 80044aa:	9304      	str	r3, [sp, #16]
 80044ac:	9307      	str	r3, [sp, #28]
 80044ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80044b2:	931a      	str	r3, [sp, #104]	; 0x68
 80044b4:	4654      	mov	r4, sl
 80044b6:	2205      	movs	r2, #5
 80044b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044bc:	4851      	ldr	r0, [pc, #324]	; (8004604 <_svfiprintf_r+0x1ec>)
 80044be:	f7fb fe8f 	bl	80001e0 <memchr>
 80044c2:	9a04      	ldr	r2, [sp, #16]
 80044c4:	b9d8      	cbnz	r0, 80044fe <_svfiprintf_r+0xe6>
 80044c6:	06d0      	lsls	r0, r2, #27
 80044c8:	bf44      	itt	mi
 80044ca:	2320      	movmi	r3, #32
 80044cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044d0:	0711      	lsls	r1, r2, #28
 80044d2:	bf44      	itt	mi
 80044d4:	232b      	movmi	r3, #43	; 0x2b
 80044d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044da:	f89a 3000 	ldrb.w	r3, [sl]
 80044de:	2b2a      	cmp	r3, #42	; 0x2a
 80044e0:	d015      	beq.n	800450e <_svfiprintf_r+0xf6>
 80044e2:	9a07      	ldr	r2, [sp, #28]
 80044e4:	4654      	mov	r4, sl
 80044e6:	2000      	movs	r0, #0
 80044e8:	f04f 0c0a 	mov.w	ip, #10
 80044ec:	4621      	mov	r1, r4
 80044ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044f2:	3b30      	subs	r3, #48	; 0x30
 80044f4:	2b09      	cmp	r3, #9
 80044f6:	d94e      	bls.n	8004596 <_svfiprintf_r+0x17e>
 80044f8:	b1b0      	cbz	r0, 8004528 <_svfiprintf_r+0x110>
 80044fa:	9207      	str	r2, [sp, #28]
 80044fc:	e014      	b.n	8004528 <_svfiprintf_r+0x110>
 80044fe:	eba0 0308 	sub.w	r3, r0, r8
 8004502:	fa09 f303 	lsl.w	r3, r9, r3
 8004506:	4313      	orrs	r3, r2
 8004508:	9304      	str	r3, [sp, #16]
 800450a:	46a2      	mov	sl, r4
 800450c:	e7d2      	b.n	80044b4 <_svfiprintf_r+0x9c>
 800450e:	9b03      	ldr	r3, [sp, #12]
 8004510:	1d19      	adds	r1, r3, #4
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	9103      	str	r1, [sp, #12]
 8004516:	2b00      	cmp	r3, #0
 8004518:	bfbb      	ittet	lt
 800451a:	425b      	neglt	r3, r3
 800451c:	f042 0202 	orrlt.w	r2, r2, #2
 8004520:	9307      	strge	r3, [sp, #28]
 8004522:	9307      	strlt	r3, [sp, #28]
 8004524:	bfb8      	it	lt
 8004526:	9204      	strlt	r2, [sp, #16]
 8004528:	7823      	ldrb	r3, [r4, #0]
 800452a:	2b2e      	cmp	r3, #46	; 0x2e
 800452c:	d10c      	bne.n	8004548 <_svfiprintf_r+0x130>
 800452e:	7863      	ldrb	r3, [r4, #1]
 8004530:	2b2a      	cmp	r3, #42	; 0x2a
 8004532:	d135      	bne.n	80045a0 <_svfiprintf_r+0x188>
 8004534:	9b03      	ldr	r3, [sp, #12]
 8004536:	1d1a      	adds	r2, r3, #4
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	9203      	str	r2, [sp, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	bfb8      	it	lt
 8004540:	f04f 33ff 	movlt.w	r3, #4294967295
 8004544:	3402      	adds	r4, #2
 8004546:	9305      	str	r3, [sp, #20]
 8004548:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004614 <_svfiprintf_r+0x1fc>
 800454c:	7821      	ldrb	r1, [r4, #0]
 800454e:	2203      	movs	r2, #3
 8004550:	4650      	mov	r0, sl
 8004552:	f7fb fe45 	bl	80001e0 <memchr>
 8004556:	b140      	cbz	r0, 800456a <_svfiprintf_r+0x152>
 8004558:	2340      	movs	r3, #64	; 0x40
 800455a:	eba0 000a 	sub.w	r0, r0, sl
 800455e:	fa03 f000 	lsl.w	r0, r3, r0
 8004562:	9b04      	ldr	r3, [sp, #16]
 8004564:	4303      	orrs	r3, r0
 8004566:	3401      	adds	r4, #1
 8004568:	9304      	str	r3, [sp, #16]
 800456a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800456e:	4826      	ldr	r0, [pc, #152]	; (8004608 <_svfiprintf_r+0x1f0>)
 8004570:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004574:	2206      	movs	r2, #6
 8004576:	f7fb fe33 	bl	80001e0 <memchr>
 800457a:	2800      	cmp	r0, #0
 800457c:	d038      	beq.n	80045f0 <_svfiprintf_r+0x1d8>
 800457e:	4b23      	ldr	r3, [pc, #140]	; (800460c <_svfiprintf_r+0x1f4>)
 8004580:	bb1b      	cbnz	r3, 80045ca <_svfiprintf_r+0x1b2>
 8004582:	9b03      	ldr	r3, [sp, #12]
 8004584:	3307      	adds	r3, #7
 8004586:	f023 0307 	bic.w	r3, r3, #7
 800458a:	3308      	adds	r3, #8
 800458c:	9303      	str	r3, [sp, #12]
 800458e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004590:	4433      	add	r3, r6
 8004592:	9309      	str	r3, [sp, #36]	; 0x24
 8004594:	e767      	b.n	8004466 <_svfiprintf_r+0x4e>
 8004596:	fb0c 3202 	mla	r2, ip, r2, r3
 800459a:	460c      	mov	r4, r1
 800459c:	2001      	movs	r0, #1
 800459e:	e7a5      	b.n	80044ec <_svfiprintf_r+0xd4>
 80045a0:	2300      	movs	r3, #0
 80045a2:	3401      	adds	r4, #1
 80045a4:	9305      	str	r3, [sp, #20]
 80045a6:	4619      	mov	r1, r3
 80045a8:	f04f 0c0a 	mov.w	ip, #10
 80045ac:	4620      	mov	r0, r4
 80045ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045b2:	3a30      	subs	r2, #48	; 0x30
 80045b4:	2a09      	cmp	r2, #9
 80045b6:	d903      	bls.n	80045c0 <_svfiprintf_r+0x1a8>
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0c5      	beq.n	8004548 <_svfiprintf_r+0x130>
 80045bc:	9105      	str	r1, [sp, #20]
 80045be:	e7c3      	b.n	8004548 <_svfiprintf_r+0x130>
 80045c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80045c4:	4604      	mov	r4, r0
 80045c6:	2301      	movs	r3, #1
 80045c8:	e7f0      	b.n	80045ac <_svfiprintf_r+0x194>
 80045ca:	ab03      	add	r3, sp, #12
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	462a      	mov	r2, r5
 80045d0:	4b0f      	ldr	r3, [pc, #60]	; (8004610 <_svfiprintf_r+0x1f8>)
 80045d2:	a904      	add	r1, sp, #16
 80045d4:	4638      	mov	r0, r7
 80045d6:	f3af 8000 	nop.w
 80045da:	1c42      	adds	r2, r0, #1
 80045dc:	4606      	mov	r6, r0
 80045de:	d1d6      	bne.n	800458e <_svfiprintf_r+0x176>
 80045e0:	89ab      	ldrh	r3, [r5, #12]
 80045e2:	065b      	lsls	r3, r3, #25
 80045e4:	f53f af2c 	bmi.w	8004440 <_svfiprintf_r+0x28>
 80045e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045ea:	b01d      	add	sp, #116	; 0x74
 80045ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045f0:	ab03      	add	r3, sp, #12
 80045f2:	9300      	str	r3, [sp, #0]
 80045f4:	462a      	mov	r2, r5
 80045f6:	4b06      	ldr	r3, [pc, #24]	; (8004610 <_svfiprintf_r+0x1f8>)
 80045f8:	a904      	add	r1, sp, #16
 80045fa:	4638      	mov	r0, r7
 80045fc:	f000 f87a 	bl	80046f4 <_printf_i>
 8004600:	e7eb      	b.n	80045da <_svfiprintf_r+0x1c2>
 8004602:	bf00      	nop
 8004604:	0800550c 	.word	0x0800550c
 8004608:	08005516 	.word	0x08005516
 800460c:	00000000 	.word	0x00000000
 8004610:	08004361 	.word	0x08004361
 8004614:	08005512 	.word	0x08005512

08004618 <_printf_common>:
 8004618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800461c:	4616      	mov	r6, r2
 800461e:	4699      	mov	r9, r3
 8004620:	688a      	ldr	r2, [r1, #8]
 8004622:	690b      	ldr	r3, [r1, #16]
 8004624:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004628:	4293      	cmp	r3, r2
 800462a:	bfb8      	it	lt
 800462c:	4613      	movlt	r3, r2
 800462e:	6033      	str	r3, [r6, #0]
 8004630:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004634:	4607      	mov	r7, r0
 8004636:	460c      	mov	r4, r1
 8004638:	b10a      	cbz	r2, 800463e <_printf_common+0x26>
 800463a:	3301      	adds	r3, #1
 800463c:	6033      	str	r3, [r6, #0]
 800463e:	6823      	ldr	r3, [r4, #0]
 8004640:	0699      	lsls	r1, r3, #26
 8004642:	bf42      	ittt	mi
 8004644:	6833      	ldrmi	r3, [r6, #0]
 8004646:	3302      	addmi	r3, #2
 8004648:	6033      	strmi	r3, [r6, #0]
 800464a:	6825      	ldr	r5, [r4, #0]
 800464c:	f015 0506 	ands.w	r5, r5, #6
 8004650:	d106      	bne.n	8004660 <_printf_common+0x48>
 8004652:	f104 0a19 	add.w	sl, r4, #25
 8004656:	68e3      	ldr	r3, [r4, #12]
 8004658:	6832      	ldr	r2, [r6, #0]
 800465a:	1a9b      	subs	r3, r3, r2
 800465c:	42ab      	cmp	r3, r5
 800465e:	dc26      	bgt.n	80046ae <_printf_common+0x96>
 8004660:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004664:	1e13      	subs	r3, r2, #0
 8004666:	6822      	ldr	r2, [r4, #0]
 8004668:	bf18      	it	ne
 800466a:	2301      	movne	r3, #1
 800466c:	0692      	lsls	r2, r2, #26
 800466e:	d42b      	bmi.n	80046c8 <_printf_common+0xb0>
 8004670:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004674:	4649      	mov	r1, r9
 8004676:	4638      	mov	r0, r7
 8004678:	47c0      	blx	r8
 800467a:	3001      	adds	r0, #1
 800467c:	d01e      	beq.n	80046bc <_printf_common+0xa4>
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	68e5      	ldr	r5, [r4, #12]
 8004682:	6832      	ldr	r2, [r6, #0]
 8004684:	f003 0306 	and.w	r3, r3, #6
 8004688:	2b04      	cmp	r3, #4
 800468a:	bf08      	it	eq
 800468c:	1aad      	subeq	r5, r5, r2
 800468e:	68a3      	ldr	r3, [r4, #8]
 8004690:	6922      	ldr	r2, [r4, #16]
 8004692:	bf0c      	ite	eq
 8004694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004698:	2500      	movne	r5, #0
 800469a:	4293      	cmp	r3, r2
 800469c:	bfc4      	itt	gt
 800469e:	1a9b      	subgt	r3, r3, r2
 80046a0:	18ed      	addgt	r5, r5, r3
 80046a2:	2600      	movs	r6, #0
 80046a4:	341a      	adds	r4, #26
 80046a6:	42b5      	cmp	r5, r6
 80046a8:	d11a      	bne.n	80046e0 <_printf_common+0xc8>
 80046aa:	2000      	movs	r0, #0
 80046ac:	e008      	b.n	80046c0 <_printf_common+0xa8>
 80046ae:	2301      	movs	r3, #1
 80046b0:	4652      	mov	r2, sl
 80046b2:	4649      	mov	r1, r9
 80046b4:	4638      	mov	r0, r7
 80046b6:	47c0      	blx	r8
 80046b8:	3001      	adds	r0, #1
 80046ba:	d103      	bne.n	80046c4 <_printf_common+0xac>
 80046bc:	f04f 30ff 	mov.w	r0, #4294967295
 80046c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046c4:	3501      	adds	r5, #1
 80046c6:	e7c6      	b.n	8004656 <_printf_common+0x3e>
 80046c8:	18e1      	adds	r1, r4, r3
 80046ca:	1c5a      	adds	r2, r3, #1
 80046cc:	2030      	movs	r0, #48	; 0x30
 80046ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046d2:	4422      	add	r2, r4
 80046d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046dc:	3302      	adds	r3, #2
 80046de:	e7c7      	b.n	8004670 <_printf_common+0x58>
 80046e0:	2301      	movs	r3, #1
 80046e2:	4622      	mov	r2, r4
 80046e4:	4649      	mov	r1, r9
 80046e6:	4638      	mov	r0, r7
 80046e8:	47c0      	blx	r8
 80046ea:	3001      	adds	r0, #1
 80046ec:	d0e6      	beq.n	80046bc <_printf_common+0xa4>
 80046ee:	3601      	adds	r6, #1
 80046f0:	e7d9      	b.n	80046a6 <_printf_common+0x8e>
	...

080046f4 <_printf_i>:
 80046f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046f8:	7e0f      	ldrb	r7, [r1, #24]
 80046fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046fc:	2f78      	cmp	r7, #120	; 0x78
 80046fe:	4691      	mov	r9, r2
 8004700:	4680      	mov	r8, r0
 8004702:	460c      	mov	r4, r1
 8004704:	469a      	mov	sl, r3
 8004706:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800470a:	d807      	bhi.n	800471c <_printf_i+0x28>
 800470c:	2f62      	cmp	r7, #98	; 0x62
 800470e:	d80a      	bhi.n	8004726 <_printf_i+0x32>
 8004710:	2f00      	cmp	r7, #0
 8004712:	f000 80d8 	beq.w	80048c6 <_printf_i+0x1d2>
 8004716:	2f58      	cmp	r7, #88	; 0x58
 8004718:	f000 80a3 	beq.w	8004862 <_printf_i+0x16e>
 800471c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004720:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004724:	e03a      	b.n	800479c <_printf_i+0xa8>
 8004726:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800472a:	2b15      	cmp	r3, #21
 800472c:	d8f6      	bhi.n	800471c <_printf_i+0x28>
 800472e:	a101      	add	r1, pc, #4	; (adr r1, 8004734 <_printf_i+0x40>)
 8004730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004734:	0800478d 	.word	0x0800478d
 8004738:	080047a1 	.word	0x080047a1
 800473c:	0800471d 	.word	0x0800471d
 8004740:	0800471d 	.word	0x0800471d
 8004744:	0800471d 	.word	0x0800471d
 8004748:	0800471d 	.word	0x0800471d
 800474c:	080047a1 	.word	0x080047a1
 8004750:	0800471d 	.word	0x0800471d
 8004754:	0800471d 	.word	0x0800471d
 8004758:	0800471d 	.word	0x0800471d
 800475c:	0800471d 	.word	0x0800471d
 8004760:	080048ad 	.word	0x080048ad
 8004764:	080047d1 	.word	0x080047d1
 8004768:	0800488f 	.word	0x0800488f
 800476c:	0800471d 	.word	0x0800471d
 8004770:	0800471d 	.word	0x0800471d
 8004774:	080048cf 	.word	0x080048cf
 8004778:	0800471d 	.word	0x0800471d
 800477c:	080047d1 	.word	0x080047d1
 8004780:	0800471d 	.word	0x0800471d
 8004784:	0800471d 	.word	0x0800471d
 8004788:	08004897 	.word	0x08004897
 800478c:	682b      	ldr	r3, [r5, #0]
 800478e:	1d1a      	adds	r2, r3, #4
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	602a      	str	r2, [r5, #0]
 8004794:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004798:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800479c:	2301      	movs	r3, #1
 800479e:	e0a3      	b.n	80048e8 <_printf_i+0x1f4>
 80047a0:	6820      	ldr	r0, [r4, #0]
 80047a2:	6829      	ldr	r1, [r5, #0]
 80047a4:	0606      	lsls	r6, r0, #24
 80047a6:	f101 0304 	add.w	r3, r1, #4
 80047aa:	d50a      	bpl.n	80047c2 <_printf_i+0xce>
 80047ac:	680e      	ldr	r6, [r1, #0]
 80047ae:	602b      	str	r3, [r5, #0]
 80047b0:	2e00      	cmp	r6, #0
 80047b2:	da03      	bge.n	80047bc <_printf_i+0xc8>
 80047b4:	232d      	movs	r3, #45	; 0x2d
 80047b6:	4276      	negs	r6, r6
 80047b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047bc:	485e      	ldr	r0, [pc, #376]	; (8004938 <_printf_i+0x244>)
 80047be:	230a      	movs	r3, #10
 80047c0:	e019      	b.n	80047f6 <_printf_i+0x102>
 80047c2:	680e      	ldr	r6, [r1, #0]
 80047c4:	602b      	str	r3, [r5, #0]
 80047c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80047ca:	bf18      	it	ne
 80047cc:	b236      	sxthne	r6, r6
 80047ce:	e7ef      	b.n	80047b0 <_printf_i+0xbc>
 80047d0:	682b      	ldr	r3, [r5, #0]
 80047d2:	6820      	ldr	r0, [r4, #0]
 80047d4:	1d19      	adds	r1, r3, #4
 80047d6:	6029      	str	r1, [r5, #0]
 80047d8:	0601      	lsls	r1, r0, #24
 80047da:	d501      	bpl.n	80047e0 <_printf_i+0xec>
 80047dc:	681e      	ldr	r6, [r3, #0]
 80047de:	e002      	b.n	80047e6 <_printf_i+0xf2>
 80047e0:	0646      	lsls	r6, r0, #25
 80047e2:	d5fb      	bpl.n	80047dc <_printf_i+0xe8>
 80047e4:	881e      	ldrh	r6, [r3, #0]
 80047e6:	4854      	ldr	r0, [pc, #336]	; (8004938 <_printf_i+0x244>)
 80047e8:	2f6f      	cmp	r7, #111	; 0x6f
 80047ea:	bf0c      	ite	eq
 80047ec:	2308      	moveq	r3, #8
 80047ee:	230a      	movne	r3, #10
 80047f0:	2100      	movs	r1, #0
 80047f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80047f6:	6865      	ldr	r5, [r4, #4]
 80047f8:	60a5      	str	r5, [r4, #8]
 80047fa:	2d00      	cmp	r5, #0
 80047fc:	bfa2      	ittt	ge
 80047fe:	6821      	ldrge	r1, [r4, #0]
 8004800:	f021 0104 	bicge.w	r1, r1, #4
 8004804:	6021      	strge	r1, [r4, #0]
 8004806:	b90e      	cbnz	r6, 800480c <_printf_i+0x118>
 8004808:	2d00      	cmp	r5, #0
 800480a:	d04d      	beq.n	80048a8 <_printf_i+0x1b4>
 800480c:	4615      	mov	r5, r2
 800480e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004812:	fb03 6711 	mls	r7, r3, r1, r6
 8004816:	5dc7      	ldrb	r7, [r0, r7]
 8004818:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800481c:	4637      	mov	r7, r6
 800481e:	42bb      	cmp	r3, r7
 8004820:	460e      	mov	r6, r1
 8004822:	d9f4      	bls.n	800480e <_printf_i+0x11a>
 8004824:	2b08      	cmp	r3, #8
 8004826:	d10b      	bne.n	8004840 <_printf_i+0x14c>
 8004828:	6823      	ldr	r3, [r4, #0]
 800482a:	07de      	lsls	r6, r3, #31
 800482c:	d508      	bpl.n	8004840 <_printf_i+0x14c>
 800482e:	6923      	ldr	r3, [r4, #16]
 8004830:	6861      	ldr	r1, [r4, #4]
 8004832:	4299      	cmp	r1, r3
 8004834:	bfde      	ittt	le
 8004836:	2330      	movle	r3, #48	; 0x30
 8004838:	f805 3c01 	strble.w	r3, [r5, #-1]
 800483c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004840:	1b52      	subs	r2, r2, r5
 8004842:	6122      	str	r2, [r4, #16]
 8004844:	f8cd a000 	str.w	sl, [sp]
 8004848:	464b      	mov	r3, r9
 800484a:	aa03      	add	r2, sp, #12
 800484c:	4621      	mov	r1, r4
 800484e:	4640      	mov	r0, r8
 8004850:	f7ff fee2 	bl	8004618 <_printf_common>
 8004854:	3001      	adds	r0, #1
 8004856:	d14c      	bne.n	80048f2 <_printf_i+0x1fe>
 8004858:	f04f 30ff 	mov.w	r0, #4294967295
 800485c:	b004      	add	sp, #16
 800485e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004862:	4835      	ldr	r0, [pc, #212]	; (8004938 <_printf_i+0x244>)
 8004864:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004868:	6829      	ldr	r1, [r5, #0]
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004870:	6029      	str	r1, [r5, #0]
 8004872:	061d      	lsls	r5, r3, #24
 8004874:	d514      	bpl.n	80048a0 <_printf_i+0x1ac>
 8004876:	07df      	lsls	r7, r3, #31
 8004878:	bf44      	itt	mi
 800487a:	f043 0320 	orrmi.w	r3, r3, #32
 800487e:	6023      	strmi	r3, [r4, #0]
 8004880:	b91e      	cbnz	r6, 800488a <_printf_i+0x196>
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	f023 0320 	bic.w	r3, r3, #32
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	2310      	movs	r3, #16
 800488c:	e7b0      	b.n	80047f0 <_printf_i+0xfc>
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	f043 0320 	orr.w	r3, r3, #32
 8004894:	6023      	str	r3, [r4, #0]
 8004896:	2378      	movs	r3, #120	; 0x78
 8004898:	4828      	ldr	r0, [pc, #160]	; (800493c <_printf_i+0x248>)
 800489a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800489e:	e7e3      	b.n	8004868 <_printf_i+0x174>
 80048a0:	0659      	lsls	r1, r3, #25
 80048a2:	bf48      	it	mi
 80048a4:	b2b6      	uxthmi	r6, r6
 80048a6:	e7e6      	b.n	8004876 <_printf_i+0x182>
 80048a8:	4615      	mov	r5, r2
 80048aa:	e7bb      	b.n	8004824 <_printf_i+0x130>
 80048ac:	682b      	ldr	r3, [r5, #0]
 80048ae:	6826      	ldr	r6, [r4, #0]
 80048b0:	6961      	ldr	r1, [r4, #20]
 80048b2:	1d18      	adds	r0, r3, #4
 80048b4:	6028      	str	r0, [r5, #0]
 80048b6:	0635      	lsls	r5, r6, #24
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	d501      	bpl.n	80048c0 <_printf_i+0x1cc>
 80048bc:	6019      	str	r1, [r3, #0]
 80048be:	e002      	b.n	80048c6 <_printf_i+0x1d2>
 80048c0:	0670      	lsls	r0, r6, #25
 80048c2:	d5fb      	bpl.n	80048bc <_printf_i+0x1c8>
 80048c4:	8019      	strh	r1, [r3, #0]
 80048c6:	2300      	movs	r3, #0
 80048c8:	6123      	str	r3, [r4, #16]
 80048ca:	4615      	mov	r5, r2
 80048cc:	e7ba      	b.n	8004844 <_printf_i+0x150>
 80048ce:	682b      	ldr	r3, [r5, #0]
 80048d0:	1d1a      	adds	r2, r3, #4
 80048d2:	602a      	str	r2, [r5, #0]
 80048d4:	681d      	ldr	r5, [r3, #0]
 80048d6:	6862      	ldr	r2, [r4, #4]
 80048d8:	2100      	movs	r1, #0
 80048da:	4628      	mov	r0, r5
 80048dc:	f7fb fc80 	bl	80001e0 <memchr>
 80048e0:	b108      	cbz	r0, 80048e6 <_printf_i+0x1f2>
 80048e2:	1b40      	subs	r0, r0, r5
 80048e4:	6060      	str	r0, [r4, #4]
 80048e6:	6863      	ldr	r3, [r4, #4]
 80048e8:	6123      	str	r3, [r4, #16]
 80048ea:	2300      	movs	r3, #0
 80048ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048f0:	e7a8      	b.n	8004844 <_printf_i+0x150>
 80048f2:	6923      	ldr	r3, [r4, #16]
 80048f4:	462a      	mov	r2, r5
 80048f6:	4649      	mov	r1, r9
 80048f8:	4640      	mov	r0, r8
 80048fa:	47d0      	blx	sl
 80048fc:	3001      	adds	r0, #1
 80048fe:	d0ab      	beq.n	8004858 <_printf_i+0x164>
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	079b      	lsls	r3, r3, #30
 8004904:	d413      	bmi.n	800492e <_printf_i+0x23a>
 8004906:	68e0      	ldr	r0, [r4, #12]
 8004908:	9b03      	ldr	r3, [sp, #12]
 800490a:	4298      	cmp	r0, r3
 800490c:	bfb8      	it	lt
 800490e:	4618      	movlt	r0, r3
 8004910:	e7a4      	b.n	800485c <_printf_i+0x168>
 8004912:	2301      	movs	r3, #1
 8004914:	4632      	mov	r2, r6
 8004916:	4649      	mov	r1, r9
 8004918:	4640      	mov	r0, r8
 800491a:	47d0      	blx	sl
 800491c:	3001      	adds	r0, #1
 800491e:	d09b      	beq.n	8004858 <_printf_i+0x164>
 8004920:	3501      	adds	r5, #1
 8004922:	68e3      	ldr	r3, [r4, #12]
 8004924:	9903      	ldr	r1, [sp, #12]
 8004926:	1a5b      	subs	r3, r3, r1
 8004928:	42ab      	cmp	r3, r5
 800492a:	dcf2      	bgt.n	8004912 <_printf_i+0x21e>
 800492c:	e7eb      	b.n	8004906 <_printf_i+0x212>
 800492e:	2500      	movs	r5, #0
 8004930:	f104 0619 	add.w	r6, r4, #25
 8004934:	e7f5      	b.n	8004922 <_printf_i+0x22e>
 8004936:	bf00      	nop
 8004938:	0800551d 	.word	0x0800551d
 800493c:	0800552e 	.word	0x0800552e

08004940 <memcpy>:
 8004940:	440a      	add	r2, r1
 8004942:	4291      	cmp	r1, r2
 8004944:	f100 33ff 	add.w	r3, r0, #4294967295
 8004948:	d100      	bne.n	800494c <memcpy+0xc>
 800494a:	4770      	bx	lr
 800494c:	b510      	push	{r4, lr}
 800494e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004952:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004956:	4291      	cmp	r1, r2
 8004958:	d1f9      	bne.n	800494e <memcpy+0xe>
 800495a:	bd10      	pop	{r4, pc}

0800495c <memmove>:
 800495c:	4288      	cmp	r0, r1
 800495e:	b510      	push	{r4, lr}
 8004960:	eb01 0402 	add.w	r4, r1, r2
 8004964:	d902      	bls.n	800496c <memmove+0x10>
 8004966:	4284      	cmp	r4, r0
 8004968:	4623      	mov	r3, r4
 800496a:	d807      	bhi.n	800497c <memmove+0x20>
 800496c:	1e43      	subs	r3, r0, #1
 800496e:	42a1      	cmp	r1, r4
 8004970:	d008      	beq.n	8004984 <memmove+0x28>
 8004972:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004976:	f803 2f01 	strb.w	r2, [r3, #1]!
 800497a:	e7f8      	b.n	800496e <memmove+0x12>
 800497c:	4402      	add	r2, r0
 800497e:	4601      	mov	r1, r0
 8004980:	428a      	cmp	r2, r1
 8004982:	d100      	bne.n	8004986 <memmove+0x2a>
 8004984:	bd10      	pop	{r4, pc}
 8004986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800498a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800498e:	e7f7      	b.n	8004980 <memmove+0x24>

08004990 <_free_r>:
 8004990:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004992:	2900      	cmp	r1, #0
 8004994:	d044      	beq.n	8004a20 <_free_r+0x90>
 8004996:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800499a:	9001      	str	r0, [sp, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	f1a1 0404 	sub.w	r4, r1, #4
 80049a2:	bfb8      	it	lt
 80049a4:	18e4      	addlt	r4, r4, r3
 80049a6:	f000 f913 	bl	8004bd0 <__malloc_lock>
 80049aa:	4a1e      	ldr	r2, [pc, #120]	; (8004a24 <_free_r+0x94>)
 80049ac:	9801      	ldr	r0, [sp, #4]
 80049ae:	6813      	ldr	r3, [r2, #0]
 80049b0:	b933      	cbnz	r3, 80049c0 <_free_r+0x30>
 80049b2:	6063      	str	r3, [r4, #4]
 80049b4:	6014      	str	r4, [r2, #0]
 80049b6:	b003      	add	sp, #12
 80049b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80049bc:	f000 b90e 	b.w	8004bdc <__malloc_unlock>
 80049c0:	42a3      	cmp	r3, r4
 80049c2:	d908      	bls.n	80049d6 <_free_r+0x46>
 80049c4:	6825      	ldr	r5, [r4, #0]
 80049c6:	1961      	adds	r1, r4, r5
 80049c8:	428b      	cmp	r3, r1
 80049ca:	bf01      	itttt	eq
 80049cc:	6819      	ldreq	r1, [r3, #0]
 80049ce:	685b      	ldreq	r3, [r3, #4]
 80049d0:	1949      	addeq	r1, r1, r5
 80049d2:	6021      	streq	r1, [r4, #0]
 80049d4:	e7ed      	b.n	80049b2 <_free_r+0x22>
 80049d6:	461a      	mov	r2, r3
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	b10b      	cbz	r3, 80049e0 <_free_r+0x50>
 80049dc:	42a3      	cmp	r3, r4
 80049de:	d9fa      	bls.n	80049d6 <_free_r+0x46>
 80049e0:	6811      	ldr	r1, [r2, #0]
 80049e2:	1855      	adds	r5, r2, r1
 80049e4:	42a5      	cmp	r5, r4
 80049e6:	d10b      	bne.n	8004a00 <_free_r+0x70>
 80049e8:	6824      	ldr	r4, [r4, #0]
 80049ea:	4421      	add	r1, r4
 80049ec:	1854      	adds	r4, r2, r1
 80049ee:	42a3      	cmp	r3, r4
 80049f0:	6011      	str	r1, [r2, #0]
 80049f2:	d1e0      	bne.n	80049b6 <_free_r+0x26>
 80049f4:	681c      	ldr	r4, [r3, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	6053      	str	r3, [r2, #4]
 80049fa:	4421      	add	r1, r4
 80049fc:	6011      	str	r1, [r2, #0]
 80049fe:	e7da      	b.n	80049b6 <_free_r+0x26>
 8004a00:	d902      	bls.n	8004a08 <_free_r+0x78>
 8004a02:	230c      	movs	r3, #12
 8004a04:	6003      	str	r3, [r0, #0]
 8004a06:	e7d6      	b.n	80049b6 <_free_r+0x26>
 8004a08:	6825      	ldr	r5, [r4, #0]
 8004a0a:	1961      	adds	r1, r4, r5
 8004a0c:	428b      	cmp	r3, r1
 8004a0e:	bf04      	itt	eq
 8004a10:	6819      	ldreq	r1, [r3, #0]
 8004a12:	685b      	ldreq	r3, [r3, #4]
 8004a14:	6063      	str	r3, [r4, #4]
 8004a16:	bf04      	itt	eq
 8004a18:	1949      	addeq	r1, r1, r5
 8004a1a:	6021      	streq	r1, [r4, #0]
 8004a1c:	6054      	str	r4, [r2, #4]
 8004a1e:	e7ca      	b.n	80049b6 <_free_r+0x26>
 8004a20:	b003      	add	sp, #12
 8004a22:	bd30      	pop	{r4, r5, pc}
 8004a24:	20000160 	.word	0x20000160

08004a28 <sbrk_aligned>:
 8004a28:	b570      	push	{r4, r5, r6, lr}
 8004a2a:	4e0e      	ldr	r6, [pc, #56]	; (8004a64 <sbrk_aligned+0x3c>)
 8004a2c:	460c      	mov	r4, r1
 8004a2e:	6831      	ldr	r1, [r6, #0]
 8004a30:	4605      	mov	r5, r0
 8004a32:	b911      	cbnz	r1, 8004a3a <sbrk_aligned+0x12>
 8004a34:	f000 f8bc 	bl	8004bb0 <_sbrk_r>
 8004a38:	6030      	str	r0, [r6, #0]
 8004a3a:	4621      	mov	r1, r4
 8004a3c:	4628      	mov	r0, r5
 8004a3e:	f000 f8b7 	bl	8004bb0 <_sbrk_r>
 8004a42:	1c43      	adds	r3, r0, #1
 8004a44:	d00a      	beq.n	8004a5c <sbrk_aligned+0x34>
 8004a46:	1cc4      	adds	r4, r0, #3
 8004a48:	f024 0403 	bic.w	r4, r4, #3
 8004a4c:	42a0      	cmp	r0, r4
 8004a4e:	d007      	beq.n	8004a60 <sbrk_aligned+0x38>
 8004a50:	1a21      	subs	r1, r4, r0
 8004a52:	4628      	mov	r0, r5
 8004a54:	f000 f8ac 	bl	8004bb0 <_sbrk_r>
 8004a58:	3001      	adds	r0, #1
 8004a5a:	d101      	bne.n	8004a60 <sbrk_aligned+0x38>
 8004a5c:	f04f 34ff 	mov.w	r4, #4294967295
 8004a60:	4620      	mov	r0, r4
 8004a62:	bd70      	pop	{r4, r5, r6, pc}
 8004a64:	20000164 	.word	0x20000164

08004a68 <_malloc_r>:
 8004a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a6c:	1ccd      	adds	r5, r1, #3
 8004a6e:	f025 0503 	bic.w	r5, r5, #3
 8004a72:	3508      	adds	r5, #8
 8004a74:	2d0c      	cmp	r5, #12
 8004a76:	bf38      	it	cc
 8004a78:	250c      	movcc	r5, #12
 8004a7a:	2d00      	cmp	r5, #0
 8004a7c:	4607      	mov	r7, r0
 8004a7e:	db01      	blt.n	8004a84 <_malloc_r+0x1c>
 8004a80:	42a9      	cmp	r1, r5
 8004a82:	d905      	bls.n	8004a90 <_malloc_r+0x28>
 8004a84:	230c      	movs	r3, #12
 8004a86:	603b      	str	r3, [r7, #0]
 8004a88:	2600      	movs	r6, #0
 8004a8a:	4630      	mov	r0, r6
 8004a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a90:	4e2e      	ldr	r6, [pc, #184]	; (8004b4c <_malloc_r+0xe4>)
 8004a92:	f000 f89d 	bl	8004bd0 <__malloc_lock>
 8004a96:	6833      	ldr	r3, [r6, #0]
 8004a98:	461c      	mov	r4, r3
 8004a9a:	bb34      	cbnz	r4, 8004aea <_malloc_r+0x82>
 8004a9c:	4629      	mov	r1, r5
 8004a9e:	4638      	mov	r0, r7
 8004aa0:	f7ff ffc2 	bl	8004a28 <sbrk_aligned>
 8004aa4:	1c43      	adds	r3, r0, #1
 8004aa6:	4604      	mov	r4, r0
 8004aa8:	d14d      	bne.n	8004b46 <_malloc_r+0xde>
 8004aaa:	6834      	ldr	r4, [r6, #0]
 8004aac:	4626      	mov	r6, r4
 8004aae:	2e00      	cmp	r6, #0
 8004ab0:	d140      	bne.n	8004b34 <_malloc_r+0xcc>
 8004ab2:	6823      	ldr	r3, [r4, #0]
 8004ab4:	4631      	mov	r1, r6
 8004ab6:	4638      	mov	r0, r7
 8004ab8:	eb04 0803 	add.w	r8, r4, r3
 8004abc:	f000 f878 	bl	8004bb0 <_sbrk_r>
 8004ac0:	4580      	cmp	r8, r0
 8004ac2:	d13a      	bne.n	8004b3a <_malloc_r+0xd2>
 8004ac4:	6821      	ldr	r1, [r4, #0]
 8004ac6:	3503      	adds	r5, #3
 8004ac8:	1a6d      	subs	r5, r5, r1
 8004aca:	f025 0503 	bic.w	r5, r5, #3
 8004ace:	3508      	adds	r5, #8
 8004ad0:	2d0c      	cmp	r5, #12
 8004ad2:	bf38      	it	cc
 8004ad4:	250c      	movcc	r5, #12
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	4638      	mov	r0, r7
 8004ada:	f7ff ffa5 	bl	8004a28 <sbrk_aligned>
 8004ade:	3001      	adds	r0, #1
 8004ae0:	d02b      	beq.n	8004b3a <_malloc_r+0xd2>
 8004ae2:	6823      	ldr	r3, [r4, #0]
 8004ae4:	442b      	add	r3, r5
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	e00e      	b.n	8004b08 <_malloc_r+0xa0>
 8004aea:	6822      	ldr	r2, [r4, #0]
 8004aec:	1b52      	subs	r2, r2, r5
 8004aee:	d41e      	bmi.n	8004b2e <_malloc_r+0xc6>
 8004af0:	2a0b      	cmp	r2, #11
 8004af2:	d916      	bls.n	8004b22 <_malloc_r+0xba>
 8004af4:	1961      	adds	r1, r4, r5
 8004af6:	42a3      	cmp	r3, r4
 8004af8:	6025      	str	r5, [r4, #0]
 8004afa:	bf18      	it	ne
 8004afc:	6059      	strne	r1, [r3, #4]
 8004afe:	6863      	ldr	r3, [r4, #4]
 8004b00:	bf08      	it	eq
 8004b02:	6031      	streq	r1, [r6, #0]
 8004b04:	5162      	str	r2, [r4, r5]
 8004b06:	604b      	str	r3, [r1, #4]
 8004b08:	4638      	mov	r0, r7
 8004b0a:	f104 060b 	add.w	r6, r4, #11
 8004b0e:	f000 f865 	bl	8004bdc <__malloc_unlock>
 8004b12:	f026 0607 	bic.w	r6, r6, #7
 8004b16:	1d23      	adds	r3, r4, #4
 8004b18:	1af2      	subs	r2, r6, r3
 8004b1a:	d0b6      	beq.n	8004a8a <_malloc_r+0x22>
 8004b1c:	1b9b      	subs	r3, r3, r6
 8004b1e:	50a3      	str	r3, [r4, r2]
 8004b20:	e7b3      	b.n	8004a8a <_malloc_r+0x22>
 8004b22:	6862      	ldr	r2, [r4, #4]
 8004b24:	42a3      	cmp	r3, r4
 8004b26:	bf0c      	ite	eq
 8004b28:	6032      	streq	r2, [r6, #0]
 8004b2a:	605a      	strne	r2, [r3, #4]
 8004b2c:	e7ec      	b.n	8004b08 <_malloc_r+0xa0>
 8004b2e:	4623      	mov	r3, r4
 8004b30:	6864      	ldr	r4, [r4, #4]
 8004b32:	e7b2      	b.n	8004a9a <_malloc_r+0x32>
 8004b34:	4634      	mov	r4, r6
 8004b36:	6876      	ldr	r6, [r6, #4]
 8004b38:	e7b9      	b.n	8004aae <_malloc_r+0x46>
 8004b3a:	230c      	movs	r3, #12
 8004b3c:	603b      	str	r3, [r7, #0]
 8004b3e:	4638      	mov	r0, r7
 8004b40:	f000 f84c 	bl	8004bdc <__malloc_unlock>
 8004b44:	e7a1      	b.n	8004a8a <_malloc_r+0x22>
 8004b46:	6025      	str	r5, [r4, #0]
 8004b48:	e7de      	b.n	8004b08 <_malloc_r+0xa0>
 8004b4a:	bf00      	nop
 8004b4c:	20000160 	.word	0x20000160

08004b50 <_realloc_r>:
 8004b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b54:	4680      	mov	r8, r0
 8004b56:	4614      	mov	r4, r2
 8004b58:	460e      	mov	r6, r1
 8004b5a:	b921      	cbnz	r1, 8004b66 <_realloc_r+0x16>
 8004b5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b60:	4611      	mov	r1, r2
 8004b62:	f7ff bf81 	b.w	8004a68 <_malloc_r>
 8004b66:	b92a      	cbnz	r2, 8004b74 <_realloc_r+0x24>
 8004b68:	f7ff ff12 	bl	8004990 <_free_r>
 8004b6c:	4625      	mov	r5, r4
 8004b6e:	4628      	mov	r0, r5
 8004b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b74:	f000 f838 	bl	8004be8 <_malloc_usable_size_r>
 8004b78:	4284      	cmp	r4, r0
 8004b7a:	4607      	mov	r7, r0
 8004b7c:	d802      	bhi.n	8004b84 <_realloc_r+0x34>
 8004b7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004b82:	d812      	bhi.n	8004baa <_realloc_r+0x5a>
 8004b84:	4621      	mov	r1, r4
 8004b86:	4640      	mov	r0, r8
 8004b88:	f7ff ff6e 	bl	8004a68 <_malloc_r>
 8004b8c:	4605      	mov	r5, r0
 8004b8e:	2800      	cmp	r0, #0
 8004b90:	d0ed      	beq.n	8004b6e <_realloc_r+0x1e>
 8004b92:	42bc      	cmp	r4, r7
 8004b94:	4622      	mov	r2, r4
 8004b96:	4631      	mov	r1, r6
 8004b98:	bf28      	it	cs
 8004b9a:	463a      	movcs	r2, r7
 8004b9c:	f7ff fed0 	bl	8004940 <memcpy>
 8004ba0:	4631      	mov	r1, r6
 8004ba2:	4640      	mov	r0, r8
 8004ba4:	f7ff fef4 	bl	8004990 <_free_r>
 8004ba8:	e7e1      	b.n	8004b6e <_realloc_r+0x1e>
 8004baa:	4635      	mov	r5, r6
 8004bac:	e7df      	b.n	8004b6e <_realloc_r+0x1e>
	...

08004bb0 <_sbrk_r>:
 8004bb0:	b538      	push	{r3, r4, r5, lr}
 8004bb2:	4d06      	ldr	r5, [pc, #24]	; (8004bcc <_sbrk_r+0x1c>)
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	4608      	mov	r0, r1
 8004bba:	602b      	str	r3, [r5, #0]
 8004bbc:	f7fc fcb8 	bl	8001530 <_sbrk>
 8004bc0:	1c43      	adds	r3, r0, #1
 8004bc2:	d102      	bne.n	8004bca <_sbrk_r+0x1a>
 8004bc4:	682b      	ldr	r3, [r5, #0]
 8004bc6:	b103      	cbz	r3, 8004bca <_sbrk_r+0x1a>
 8004bc8:	6023      	str	r3, [r4, #0]
 8004bca:	bd38      	pop	{r3, r4, r5, pc}
 8004bcc:	20000168 	.word	0x20000168

08004bd0 <__malloc_lock>:
 8004bd0:	4801      	ldr	r0, [pc, #4]	; (8004bd8 <__malloc_lock+0x8>)
 8004bd2:	f000 b811 	b.w	8004bf8 <__retarget_lock_acquire_recursive>
 8004bd6:	bf00      	nop
 8004bd8:	2000016c 	.word	0x2000016c

08004bdc <__malloc_unlock>:
 8004bdc:	4801      	ldr	r0, [pc, #4]	; (8004be4 <__malloc_unlock+0x8>)
 8004bde:	f000 b80c 	b.w	8004bfa <__retarget_lock_release_recursive>
 8004be2:	bf00      	nop
 8004be4:	2000016c 	.word	0x2000016c

08004be8 <_malloc_usable_size_r>:
 8004be8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bec:	1f18      	subs	r0, r3, #4
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	bfbc      	itt	lt
 8004bf2:	580b      	ldrlt	r3, [r1, r0]
 8004bf4:	18c0      	addlt	r0, r0, r3
 8004bf6:	4770      	bx	lr

08004bf8 <__retarget_lock_acquire_recursive>:
 8004bf8:	4770      	bx	lr

08004bfa <__retarget_lock_release_recursive>:
 8004bfa:	4770      	bx	lr

08004bfc <_init>:
 8004bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bfe:	bf00      	nop
 8004c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c02:	bc08      	pop	{r3}
 8004c04:	469e      	mov	lr, r3
 8004c06:	4770      	bx	lr

08004c08 <_fini>:
 8004c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0a:	bf00      	nop
 8004c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c0e:	bc08      	pop	{r3}
 8004c10:	469e      	mov	lr, r3
 8004c12:	4770      	bx	lr
