Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 21 20:28:13 2017
| Host         : DESKTOP-7DMDSLS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.106        0.000                      0                   24        0.324        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.106        0.000                      0                   24        0.324        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.003%)  route 2.003ns (73.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.174    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.630 r  u3/clkdiv_reg[19]/Q
                         net (fo=12, routed)          1.462     7.091    u1/s[1]
    SLICE_X42Y19         LUT5 (Prop_lut5_I2_O)        0.124     7.215 r  u1/digit[1]_i_4/O
                         net (fo=1, routed)           0.542     7.757    u1/digit[1]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  u1/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     7.881    u3/D[1]
    SLICE_X41Y21         FDRE                                         r  u3/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.435    14.804    u3/CLK
    SLICE_X41Y21         FDRE                                         r  u3/digit_reg[1]/C
                         clock pessimism              0.188    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.031    14.987    u3/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.580ns (21.893%)  route 2.069ns (78.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.174    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.630 r  u3/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.069     7.699    u1/s[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.823 r  u1/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     7.823    u3/D[3]
    SLICE_X41Y21         FDRE                                         r  u3/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.435    14.804    u3/CLK
    SLICE_X41Y21         FDRE                                         r  u3/digit_reg[3]/C
                         clock pessimism              0.188    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.029    14.985    u3/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.580ns (21.893%)  route 2.069ns (78.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.174    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.630 r  u3/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.069     7.699    u1/s[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.823 r  u1/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     7.823    u3/D[2]
    SLICE_X41Y21         FDRE                                         r  u3/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.435    14.804    u3/CLK
    SLICE_X41Y21         FDRE                                         r  u3/digit_reg[2]/C
                         clock pessimism              0.188    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.031    14.987    u3/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.732ns (27.381%)  route 1.941ns (72.619%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.174    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.630 r  u3/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.941     7.571    u1/s[0]
    SLICE_X40Y19         MUXF7 (Prop_muxf7_S_O)       0.276     7.847 r  u1/digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.847    u3/D[0]
    SLICE_X40Y19         FDRE                                         r  u3/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.436    14.805    u3/CLK
    SLICE_X40Y19         FDRE                                         r  u3/digit_reg[0]/C
                         clock pessimism              0.188    14.993    
                         clock uncertainty           -0.035    14.957    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.064    15.021    u3/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  7.174    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.179    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  u3/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    u3/clkdiv_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  u3/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    u3/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  u3/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u3/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  u3/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    u3/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  u3/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    u3/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.747 r  u3/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.747    u3/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.877    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[17]/C
                         clock pessimism              0.274    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.177    u3/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.179    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  u3/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    u3/clkdiv_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  u3/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    u3/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  u3/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u3/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  u3/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    u3/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  u3/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    u3/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.726 r  u3/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.726    u3/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.877    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[19]/C
                         clock pessimism              0.274    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.177    u3/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.179    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  u3/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    u3/clkdiv_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  u3/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    u3/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  u3/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u3/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  u3/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    u3/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  u3/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    u3/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.652 r  u3/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.652    u3/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.877    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[18]/C
                         clock pessimism              0.274    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.177    u3/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.179    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  u3/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    u3/clkdiv_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  u3/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    u3/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  u3/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u3/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  u3/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    u3/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  u3/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    u3/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.636 r  u3/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.636    u3/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.877    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[16]/C
                         clock pessimism              0.274    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.177    u3/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.179    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  u3/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    u3/clkdiv_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  u3/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    u3/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  u3/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u3/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  u3/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    u3/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.633 r  u3/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.633    u3/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.877    u3/CLK
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[13]/C
                         clock pessimism              0.274    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.177    u3/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 u3/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.179    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.635 r  u3/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    u3/clkdiv_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  u3/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    u3/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  u3/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    u3/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  u3/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    u3/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.612 r  u3/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.612    u3/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.877    u3/CLK
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[15]/C
                         clock pessimism              0.274    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.177    u3/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.500    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.641 f  u3/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.814    u3/clkdiv_reg_n_0_[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  u3/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     1.859    u3/clkdiv[0]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  u3/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    u3/clkdiv_reg[0]_i_1_n_7
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     2.014    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[0]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.605    u3/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.498    u3/CLK
    SLICE_X0Y18          FDCE                                         r  u3/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  u3/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.822    u3/clkdiv_reg_n_0_[11]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.930 r  u3/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    u3/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  u3/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     2.012    u3/CLK
    SLICE_X0Y18          FDCE                                         r  u3/clkdiv_reg[11]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.603    u3/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.500    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  u3/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.183     1.824    u3/clkdiv_reg_n_0_[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.932 r  u3/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    u3/clkdiv_reg[0]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     2.014    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[3]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.605    u3/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.496    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  u3/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.814    u3/clkdiv_reg_n_0_[16]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  u3/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    u3/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     2.010    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[16]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.601    u3/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.499    u3/CLK
    SLICE_X0Y17          FDCE                                         r  u3/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  u3/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.817    u3/clkdiv_reg_n_0_[4]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.932 r  u3/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    u3/clkdiv_reg[4]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  u3/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     2.013    u3/CLK
    SLICE_X0Y17          FDCE                                         r  u3/clkdiv_reg[4]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.604    u3/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.497    u3/CLK
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  u3/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.815    u3/clkdiv_reg_n_0_[12]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  u3/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    u3/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     2.011    u3/CLK
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[12]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.602    u3/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.500    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.641 f  u3/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.814    u3/clkdiv_reg_n_0_[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  u3/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     1.859    u3/clkdiv[0]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.965 r  u3/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    u3/clkdiv_reg[0]_i_1_n_6
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     2.014    u3/CLK
    SLICE_X0Y16          FDCE                                         r  u3/clkdiv_reg[1]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.605    u3/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.496    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  u3/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.814    u3/clkdiv_reg_n_0_[16]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.965 r  u3/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    u3/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     2.010    u3/CLK
    SLICE_X0Y20          FDCE                                         r  u3/clkdiv_reg[17]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.601    u3/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.499    u3/CLK
    SLICE_X0Y17          FDCE                                         r  u3/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  u3/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.817    u3/clkdiv_reg_n_0_[4]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.968 r  u3/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.968    u3/clkdiv_reg[4]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  u3/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     2.013    u3/CLK
    SLICE_X0Y17          FDCE                                         r  u3/clkdiv_reg[5]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.604    u3/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u3/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.497    u3/CLK
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  u3/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.815    u3/clkdiv_reg_n_0_[12]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.966 r  u3/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    u3/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     2.011    u3/CLK
    SLICE_X0Y19          FDCE                                         r  u3/clkdiv_reg[13]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.602    u3/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    u3/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    u3/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    u3/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    u3/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    u3/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    u3/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    u3/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    u3/clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    u3/clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    u3/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    u3/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    u3/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    u3/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u3/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    u3/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    u3/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    u3/clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    u3/clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    u3/clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u3/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u3/clkdiv_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u3/clkdiv_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    u3/clkdiv_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    u3/clkdiv_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    u3/clkdiv_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    u3/clkdiv_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    u3/clkdiv_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    u3/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    u3/clkdiv_reg[11]/C



