
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:52:48 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     220.751 MHz       1000.000          4.530        995.470
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.470       0.000              0            469
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.137       0.000              0            469
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.843       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.290       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.259       0.000              0            469
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.181       0.000              0            469
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.754       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.167       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.811       4.375         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.261       4.636 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.790       5.426         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.282       5.708 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.261       5.969         _N954            
 CLMS_54_209/Y2                    td                    0.384       6.353 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.261       6.614         _N956            
 CLMS_54_209/Y3                    td                    0.169       6.783 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.287       7.070         _N1535           
 CLMA_50_209/Y3                    td                    0.169       7.239 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.630       7.869         N18              
 CLMA_50_208/Y2                    td                    0.165       8.034 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.379       8.413         N357             
 CLMA_50_204/CECO                  td                    0.118       8.531 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.531         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.531         Logic Levels: 6  
                                                                                   Logic: 1.548ns(37.247%), Route: 2.608ns(62.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.533    1003.725         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.342                          
 clock uncertainty                                      -0.050    1004.292                          

 Setup time                                             -0.291    1004.001                          

 Data required time                                               1004.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.001                          
 Data arrival time                                                  -8.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.811       4.375         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.261       4.636 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.790       5.426         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.282       5.708 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.261       5.969         _N954            
 CLMS_54_209/Y2                    td                    0.384       6.353 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.261       6.614         _N956            
 CLMS_54_209/Y3                    td                    0.169       6.783 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.287       7.070         _N1535           
 CLMA_50_209/Y3                    td                    0.169       7.239 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.630       7.869         N18              
 CLMA_50_208/Y2                    td                    0.165       8.034 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.379       8.413         N357             
 CLMA_50_204/CECO                  td                    0.118       8.531 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.531         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.531         Logic Levels: 6  
                                                                                   Logic: 1.548ns(37.247%), Route: 2.608ns(62.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.533    1003.725         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.342                          
 clock uncertainty                                      -0.050    1004.292                          

 Setup time                                             -0.291    1004.001                          

 Data required time                                               1004.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.001                          
 Data arrival time                                                  -8.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.811       4.375         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.261       4.636 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.790       5.426         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.282       5.708 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.261       5.969         _N954            
 CLMS_54_209/Y2                    td                    0.384       6.353 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.261       6.614         _N956            
 CLMS_54_209/Y3                    td                    0.169       6.783 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.287       7.070         _N1535           
 CLMA_50_209/Y3                    td                    0.169       7.239 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.630       7.869         N18              
 CLMA_50_208/Y2                    td                    0.165       8.034 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.379       8.413         N357             
 CLMA_50_204/CECO                  td                    0.118       8.531 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.531         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.531         Logic Levels: 6  
                                                                                   Logic: 1.548ns(37.247%), Route: 2.608ns(62.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.533    1003.725         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.342                          
 clock uncertainty                                      -0.050    1004.292                          

 Setup time                                             -0.291    1004.001                          

 Data required time                                               1004.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.001                          
 Data arrival time                                                  -8.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[17]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q3                    tco                   0.223       3.996 f       counter_e_b[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.244       4.240         counter_e_b[17]  
 CLMA_30_248/AD                                                            f       dis_reg_b[17]/opit_0_inv/D

 Data arrival time                                                   4.240         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[17]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                               0.033       4.103                          

 Data required time                                                  4.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.103                          
 Data arrival time                                                  -4.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[20]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.223       3.996 f       counter_e_b[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.232         counter_e_b[20]  
 CLMA_30_248/M0                                                            f       dis_reg_b[20]/opit_0_inv/D

 Data arrival time                                                   4.232         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[20]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_244/Q0                    tco                   0.223       3.996 f       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       4.252         counter_e_b[16]  
 CLMA_30_248/M1                                                            f       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   4.252         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.668       5.285         counter_p[1]     
 CLMA_66_188/Y0                    td                    0.164       5.449 r       N117_mux5_2/gateop_perm/Z
                                   net (fanout=1)        0.261       5.710         _N1526           
 CLMS_66_189/Y0                    td                    0.164       5.874 r       N117_mux5_6/gateop_perm/Z
                                   net (fanout=2)        0.317       6.191         _N817            
 CLMA_66_176/Y0                    td                    0.164       6.355 r       N165_mux9/gateop_perm/Z
                                   net (fanout=1)        0.475       6.830         _N952            
 CLMA_58_177/Y1                    td                    0.382       7.212 r       N165_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.260       7.472         _N997            
 CLMA_58_177/Y0                    td                    0.387       7.859 r       N165_mux17_9/gateop_perm/Z
                                   net (fanout=2)        0.498       8.357         _N1056           
 CLMA_70_173/Y0                    td                    0.387       8.744 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.423       9.167         N373             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.167         Logic Levels: 6  
                                                                                   Logic: 1.909ns(39.680%), Route: 2.902ns(60.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.547    1003.739         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Recovery time                                          -0.277    1004.010                          

 Data required time                                               1004.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.010                          
 Data arrival time                                                  -9.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.843                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.530       3.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q2                    tco                   0.223       3.945 f       counter_p[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.418       4.363         counter_p[18]    
 CLMA_70_173/Y0                    td                    0.197       4.560 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.310       4.870         N373             
 CLMS_78_169/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.870         Logic Levels: 1  
                                                                                   Logic: 0.420ns(36.585%), Route: 0.728ns(63.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.825       4.389         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Removal time                                           -0.211       3.580                          

 Data required time                                                  3.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.580                          
 Data arrival time                                                  -4.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.290                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.654       5.271         counter_p[4]     
 CLMA_70_188/Y0                    td                    0.282       5.553 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.289       5.842         _N877            
 CLMA_70_192/Y0                    td                    0.387       6.229 r       N146_mux7_4/gateop_perm/Z
                                   net (fanout=1)        0.629       6.858         _N911            
 CLMA_58_196/Y1                    td                    0.169       7.027 r       N146_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.569       7.596         _N1571           
 CLMA_58_193/Y0                    td                    0.282       7.878 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.813       8.691         _N910            
 CLMS_66_177/Y0                    td                    0.239       8.930 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.703      11.633         _N1103           
 IOL_7_349/DO                      td                    0.122      11.755 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.755         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.543 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.635         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.635         Logic Levels: 7  
                                                                                   Logic: 4.530ns(44.070%), Route: 5.749ns(55.930%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.261       4.617 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.533       5.150         counter_p[3]     
 CLMA_66_192/Y0                    td                    0.383       5.533 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.261       5.794         _N1581           
 CLMA_66_192/Y1                    td                    0.276       6.070 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.622       6.692         _N825            
 CLMA_58_196/Y0                    td                    0.387       7.079 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.422       7.501         _N987            
 CLMA_58_193/Y1                    td                    0.382       7.883 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.449       8.332         _N907            
 CLMA_58_180/Y0                    td                    0.174       8.506 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.311      10.817         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      10.939 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.939         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.727 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.824         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.824         Logic Levels: 7  
                                                                                   Logic: 4.773ns(50.412%), Route: 4.695ns(49.588%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.806       4.370         ntclkbufg_0      
 CLMA_50_204/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q/CLK

 CLMA_50_204/Q3                    tco                   0.261       4.631 r       counter_rgb_t[16]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.744       5.375         counter_rgb_t[16]
 CLMA_50_224/Y0                    td                    0.387       5.762 r       N95_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.293       6.055         _N1432           
 CLMA_50_217/Y0                    td                    0.164       6.219 r       N18_18/gateop_perm/Z
                                   net (fanout=5)        0.604       6.823         _N1545           
 CLMA_58_200/Y0                    td                    0.371       7.194 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.285      10.479         _N1              
 IOL_151_22/DO                     td                    0.122      10.601 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.601         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.389 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.449         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.449         Logic Levels: 5  
                                                                                   Logic: 4.093ns(45.082%), Route: 4.986ns(54.918%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.064       2.148         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.148         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.905%), Route: 1.119ns(52.095%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.098       2.163         nt_echo_b        
 CLMA_30_240/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.163         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.573%), Route: 1.134ns(52.427%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : curr_state_b[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=104)      0.436       2.396         nt_sys_rst_n     
 CLMS_26_241/RS                                                            r       curr_state_b[1]/opit_0_inv/RS

 Data arrival time                                                   2.396         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.050%), Route: 0.478ns(19.950%)
====================================================================================================

{sys_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.291     499.911         0.620           Low Pulse Width   CLMS_38_233/CLK         counter_e_a[19]/opit_0_inv_L5Q_perm/CLK
 499.291     499.911         0.620           Low Pulse Width   CLMS_38_221/CLK         counter_e_a[0]/opit_0_inv_L5Q/CLK
 499.291     499.911         0.620           Low Pulse Width   CLMS_38_241/CLK         dis_reg_b[11]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.209       3.743 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.649       4.392         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.226       4.618 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.240       4.858         _N954            
 CLMS_54_209/Y2                    td                    0.308       5.166 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.240       5.406         _N956            
 CLMS_54_209/Y3                    td                    0.135       5.541 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.232       5.773         _N1535           
 CLMA_50_209/Y3                    td                    0.135       5.908 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.489       6.397         N18              
 CLMA_50_208/Y2                    td                    0.132       6.529 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.320       6.849         N357             
 CLMA_50_204/CECO                  td                    0.094       6.943 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.943         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.943         Logic Levels: 6  
                                                                                   Logic: 1.239ns(36.345%), Route: 2.170ns(63.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270    1003.079         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.233    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.209       3.743 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.649       4.392         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.226       4.618 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.240       4.858         _N954            
 CLMS_54_209/Y2                    td                    0.308       5.166 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.240       5.406         _N956            
 CLMS_54_209/Y3                    td                    0.135       5.541 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.232       5.773         _N1535           
 CLMA_50_209/Y3                    td                    0.135       5.908 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.489       6.397         N18              
 CLMA_50_208/Y2                    td                    0.132       6.529 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.320       6.849         N357             
 CLMA_50_204/CECO                  td                    0.094       6.943 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.943         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.943         Logic Levels: 6  
                                                                                   Logic: 1.239ns(36.345%), Route: 2.170ns(63.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270    1003.079         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.233    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.209       3.743 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.649       4.392         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.226       4.618 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.240       4.858         _N954            
 CLMS_54_209/Y2                    td                    0.308       5.166 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.240       5.406         _N956            
 CLMS_54_209/Y3                    td                    0.135       5.541 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.232       5.773         _N1535           
 CLMA_50_209/Y3                    td                    0.135       5.908 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.489       6.397         N18              
 CLMA_50_208/Y2                    td                    0.132       6.529 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.320       6.849         N357             
 CLMA_50_204/CECO                  td                    0.094       6.943 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.943         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.943         Logic Levels: 6  
                                                                                   Logic: 1.239ns(36.345%), Route: 2.170ns(63.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270    1003.079         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.233    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[17]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q3                    tco                   0.197       3.321 f       counter_e_b[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.234       3.555         counter_e_b[17]  
 CLMA_30_248/AD                                                            f       dis_reg_b[17]/opit_0_inv/D

 Data arrival time                                                   3.555         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[17]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                               0.028       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                  -3.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[20]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.198       3.322 r       counter_e_b[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       3.560         counter_e_b[20]  
 CLMA_30_248/M0                                                            r       dis_reg_b[20]/opit_0_inv/D

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[20]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_244/Q0                    tco                   0.198       3.322 r       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.246       3.568         counter_e_b[16]  
 CLMA_30_248/M1                                                            r       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   3.568         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.540       4.267         counter_p[1]     
 CLMA_66_188/Y0                    td                    0.131       4.398 r       N117_mux5_2/gateop_perm/Z
                                   net (fanout=1)        0.240       4.638         _N1526           
 CLMS_66_189/Y0                    td                    0.131       4.769 r       N117_mux5_6/gateop_perm/Z
                                   net (fanout=2)        0.258       5.027         _N817            
 CLMA_66_176/Y0                    td                    0.131       5.158 r       N165_mux9/gateop_perm/Z
                                   net (fanout=1)        0.399       5.557         _N952            
 CLMA_58_177/Y1                    td                    0.307       5.864 r       N165_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.239       6.103         _N997            
 CLMA_58_177/Y0                    td                    0.310       6.413 r       N165_mux17_9/gateop_perm/Z
                                   net (fanout=2)        0.391       6.804         _N1056           
 CLMA_70_173/Y0                    td                    0.310       7.114 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.353       7.467         N373             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.467         Logic Levels: 6  
                                                                                   Logic: 1.529ns(38.719%), Route: 2.420ns(61.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.289    1003.098         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Recovery time                                          -0.223    1003.221                          

 Data required time                                               1003.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.221                          
 Data arrival time                                                  -7.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.754                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270       3.079         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q2                    tco                   0.197       3.276 f       counter_p[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.401       3.677         counter_p[18]    
 CLMA_70_173/Y0                    td                    0.159       3.836 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.292       4.128         N373             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.128         Logic Levels: 1  
                                                                                   Logic: 0.356ns(33.937%), Route: 0.693ns(66.063%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.485       3.552         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                           -0.195       2.961                          

 Data required time                                                  2.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.961                          
 Data arrival time                                                  -4.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.167                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.532       4.259         counter_p[4]     
 CLMA_70_188/Y0                    td                    0.226       4.485 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.234       4.719         _N877            
 CLMA_70_192/Y0                    td                    0.310       5.029 r       N146_mux7_4/gateop_perm/Z
                                   net (fanout=1)        0.510       5.539         _N911            
 CLMA_58_196/Y1                    td                    0.135       5.674 r       N146_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.443       6.117         _N1571           
 CLMA_58_193/Y0                    td                    0.226       6.343 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.646       6.989         _N910            
 CLMS_66_177/Y0                    td                    0.192       7.181 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.490       9.671         _N1103           
 IOL_7_349/DO                      td                    0.081       9.752 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.752         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.801 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.893         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.893         Logic Levels: 7  
                                                                                   Logic: 3.428ns(40.931%), Route: 4.947ns(59.069%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.209       3.727 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.419       4.146         counter_p[3]     
 CLMA_66_192/Y0                    td                    0.308       4.454 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.240       4.694         _N1581           
 CLMA_66_192/Y1                    td                    0.221       4.915 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N825            
 CLMA_58_196/Y0                    td                    0.310       5.710 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.356       6.066         _N987            
 CLMA_58_193/Y1                    td                    0.307       6.373 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.380       6.753         _N907            
 CLMA_58_180/Y0                    td                    0.139       6.892 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.128       9.020         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.101 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.101         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.150 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.247         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.247         Logic Levels: 7  
                                                                                   Logic: 3.624ns(46.888%), Route: 4.105ns(53.112%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.462       3.529         ntclkbufg_0      
 CLMA_50_204/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q/CLK

 CLMA_50_204/Q3                    tco                   0.209       3.738 r       counter_rgb_t[16]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.596       4.334         counter_rgb_t[16]
 CLMA_50_224/Y0                    td                    0.310       4.644 r       N95_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.240       4.884         _N1432           
 CLMA_50_217/Y0                    td                    0.131       5.015 r       N18_18/gateop_perm/Z
                                   net (fanout=5)        0.470       5.485         _N1545           
 CLMA_58_200/Y0                    td                    0.297       5.782 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.202       8.984         _N1              
 IOL_151_22/DO                     td                    0.081       9.065 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.065         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.114 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.174         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.174         Logic Levels: 5  
                                                                                   Logic: 3.077ns(40.249%), Route: 4.568ns(59.751%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.864       1.771         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.771         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.108%), Route: 0.919ns(51.892%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.892       1.780         nt_echo_b        
 CLMA_30_240/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.780         Logic Levels: 2  
                                                                                   Logic: 0.852ns(47.865%), Route: 0.928ns(52.135%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : curr_state_b[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=104)      0.377       1.967         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       curr_state_b[1]/opit_0_inv/RS

 Data arrival time                                                   1.967         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.699%), Route: 0.419ns(21.301%)
====================================================================================================

{sys_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.609     499.954         0.345           Low Pulse Width   CLMA_42_229/CLK         counter_e_a[9]/opit_0_inv_L5Q_perm/CLK
 499.609     499.954         0.345           Low Pulse Width   CLMA_42_220/CLK         dis_reg_a[10]/opit_0_inv/CLK
 499.609     499.954         0.345           Low Pulse Width   CLMA_42_232/CLK         counter_e_a[17]/opit_0_inv_L5Q/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------+
| Type       | File Name                                                    
+----------------------------------------------------------------------------+
| Input      | D:/VERILOG/smart_car/prj/place_route/smart_car_pnr.adf       
| Output     | D:/VERILOG/smart_car/prj/report_timing/smart_car_rtp.adf     
|            | D:/VERILOG/smart_car/prj/report_timing/smart_car.rtr         
+----------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 323,317,760 bytes
Total CPU  time to report_timing completion : 6.344 sec
Total real time to report_timing completion : 7.000 sec
