<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v</a>
time_elapsed: 0.030s
</pre>
<pre class="log">

module i2c_test01 (
	clk,
	rst,
	nReset,
	al
);
	input clk;
	input rst;
	input nReset;
	output reg al;
	reg cmd_stop;
	always @(posedge clk or negedge nReset)
		if (~nReset)
			cmd_stop &lt;= #(1) 1&#39;b0;
		else if (rst)
			cmd_stop &lt;= #(1) 1&#39;b0;
	always @(posedge clk or negedge nReset)
		if (~nReset)
			al &lt;= #(1) 1&#39;b0;
		else if (rst)
			al &lt;= #(1) 1&#39;b0;
		else
			al &lt;= #(1) ~cmd_stop;
endmodule
module i2c_test02 (
	clk,
	slave_wait,
	clk_cnt,
	cmd,
	cmd_stop,
	cnt
);
	input clk;
	input slave_wait;
	input clk_cnt;
	input cmd;
	output reg cmd_stop;
	reg clk_en;
	output reg [15:0] cnt;
	always @(posedge clk)
		if (~|cnt)
			if (~slave_wait) begin
				cnt &lt;= #(1) clk_cnt;
				clk_en &lt;= #(1) 1&#39;b1;
			end
			else begin
				cnt &lt;= #(1) cnt;
				clk_en &lt;= #(1) 1&#39;b0;
			end
		else begin
			cnt &lt;= #(1) (cnt - 16&#39;h1);
			clk_en &lt;= #(1) 1&#39;b0;
		end
	always @(posedge clk)
		if (clk_en)
			cmd_stop &lt;= #(1) cmd;
endmodule

</pre>
</body>