-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--EC1_m_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] at DDIOOUTCELL_X40_Y0_N61
--register power-up is low

EC1_m_addr[0] = DFFEAS(EC1L143, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1L349Q);


--EC1_m_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1] at DDIOOUTCELL_X30_Y0_N27
--register power-up is low

EC1_m_addr[1] = DFFEAS(EC1L142, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1_m_state.001000000);


--EC1_m_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2] at DDIOOUTCELL_X38_Y0_N10
--register power-up is low

EC1_m_addr[2] = DFFEAS(EC1L141, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1L349Q);


--EC1_m_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3] at DDIOOUTCELL_X24_Y0_N27
--register power-up is low

EC1_m_addr[3] = DFFEAS(EC1L140, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1_m_state.001000000);


--EC1_m_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] at DDIOOUTCELL_X24_Y0_N10
--register power-up is low

EC1_m_addr[6] = DFFEAS(EC1L136, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1_m_state.001000000);


--EC1_m_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] at DDIOOUTCELL_X32_Y0_N27
--register power-up is low

EC1_m_addr[7] = DFFEAS(EC1L135, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1_m_state.001000000);


--EC1_m_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8] at DDIOOUTCELL_X38_Y0_N27
--register power-up is low

EC1_m_addr[8] = DFFEAS(EC1L134, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1L349Q);


--EC1_m_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9] at DDIOOUTCELL_X26_Y0_N67
--register power-up is low

EC1_m_addr[9] = DFFEAS(EC1L133, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280, VCC,  ,  , EC1L349Q);


--RC1_serial_audio_out_data is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data at FF_X40_Y14_N37
--register power-up is low

RC1_serial_audio_out_data = DFFEAS(RC1L134, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--HD1_new_clk is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk at FF_X31_Y15_N41
--register power-up is low

HD1_new_clk = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , HD1_clk_counter[11],  , ZB1_internal_reset, VCC);


--JE3_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|address_reg[1] at FF_X25_Y10_N26
--register power-up is low

JE3_address_reg[1] = DFFEAS(JE3L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VCC,  ,  , !JE3_use_reg);


--AC1L99 is nios_system:NiosII|filter:filter_0|Add3~1 at LABCELL_X18_Y14_N30
AC1L99_adder_eqn = ( !AC1L355 $ (!AC1L163 $ (AC1L35)) ) + ( !VCC ) + ( !VCC );
AC1L99 = SUM(AC1L99_adder_eqn);

--AC1L100 is nios_system:NiosII|filter:filter_0|Add3~2 at LABCELL_X18_Y14_N30
AC1L100_adder_eqn = ( !AC1L355 $ (!AC1L163 $ (AC1L35)) ) + ( !VCC ) + ( !VCC );
AC1L100 = CARRY(AC1L100_adder_eqn);

--AC1L101 is nios_system:NiosII|filter:filter_0|Add3~3 at LABCELL_X18_Y14_N30
AC1L101_share_eqn = (!AC1L355 & (AC1L163 & AC1L35)) # (AC1L355 & ((AC1L35) # (AC1L163)));
AC1L101 = SHARE(AC1L101_share_eqn);


--AC1L103 is nios_system:NiosII|filter:filter_0|Add3~5 at LABCELL_X18_Y13_N0
AC1L103_adder_eqn = ( !AC1L359 $ (!AC1L167 $ (AC1L39)) ) + ( AC1L161 ) + ( AC1L160 );
AC1L103 = SUM(AC1L103_adder_eqn);

--AC1L104 is nios_system:NiosII|filter:filter_0|Add3~6 at LABCELL_X18_Y13_N0
AC1L104_adder_eqn = ( !AC1L359 $ (!AC1L167 $ (AC1L39)) ) + ( AC1L161 ) + ( AC1L160 );
AC1L104 = CARRY(AC1L104_adder_eqn);

--AC1L105 is nios_system:NiosII|filter:filter_0|Add3~7 at LABCELL_X18_Y13_N0
AC1L105_share_eqn = (!AC1L359 & (AC1L167 & AC1L39)) # (AC1L359 & ((AC1L39) # (AC1L167)));
AC1L105 = SHARE(AC1L105_share_eqn);


--AC1L107 is nios_system:NiosII|filter:filter_0|Add3~9 at LABCELL_X18_Y13_N3
AC1L107_adder_eqn = ( !AC1L171 $ (!AC1L43 $ (AC1L363)) ) + ( AC1L105 ) + ( AC1L104 );
AC1L107 = SUM(AC1L107_adder_eqn);

--AC1L108 is nios_system:NiosII|filter:filter_0|Add3~10 at LABCELL_X18_Y13_N3
AC1L108_adder_eqn = ( !AC1L171 $ (!AC1L43 $ (AC1L363)) ) + ( AC1L105 ) + ( AC1L104 );
AC1L108 = CARRY(AC1L108_adder_eqn);

--AC1L109 is nios_system:NiosII|filter:filter_0|Add3~11 at LABCELL_X18_Y13_N3
AC1L109_share_eqn = (!AC1L171 & (AC1L43 & AC1L363)) # (AC1L171 & ((AC1L363) # (AC1L43)));
AC1L109 = SHARE(AC1L109_share_eqn);


--AC1L111 is nios_system:NiosII|filter:filter_0|Add3~13 at LABCELL_X18_Y13_N6
AC1L111_adder_eqn = ( !AC1L175 $ (!AC1L47 $ (AC1L367)) ) + ( AC1L109 ) + ( AC1L108 );
AC1L111 = SUM(AC1L111_adder_eqn);

--AC1L112 is nios_system:NiosII|filter:filter_0|Add3~14 at LABCELL_X18_Y13_N6
AC1L112_adder_eqn = ( !AC1L175 $ (!AC1L47 $ (AC1L367)) ) + ( AC1L109 ) + ( AC1L108 );
AC1L112 = CARRY(AC1L112_adder_eqn);

--AC1L113 is nios_system:NiosII|filter:filter_0|Add3~15 at LABCELL_X18_Y13_N6
AC1L113_share_eqn = (!AC1L175 & (AC1L47 & AC1L367)) # (AC1L175 & ((AC1L367) # (AC1L47)));
AC1L113 = SHARE(AC1L113_share_eqn);


--AC1L115 is nios_system:NiosII|filter:filter_0|Add3~17 at LABCELL_X18_Y13_N9
AC1L115_adder_eqn = ( !AC1L51 $ (!AC1L179 $ (AC1L371)) ) + ( AC1L113 ) + ( AC1L112 );
AC1L115 = SUM(AC1L115_adder_eqn);

--AC1L116 is nios_system:NiosII|filter:filter_0|Add3~18 at LABCELL_X18_Y13_N9
AC1L116_adder_eqn = ( !AC1L51 $ (!AC1L179 $ (AC1L371)) ) + ( AC1L113 ) + ( AC1L112 );
AC1L116 = CARRY(AC1L116_adder_eqn);

--AC1L117 is nios_system:NiosII|filter:filter_0|Add3~19 at LABCELL_X18_Y13_N9
AC1L117_share_eqn = (!AC1L51 & (AC1L179 & AC1L371)) # (AC1L51 & ((AC1L371) # (AC1L179)));
AC1L117 = SHARE(AC1L117_share_eqn);


--AC1L119 is nios_system:NiosII|filter:filter_0|Add3~21 at LABCELL_X18_Y13_N12
AC1L119_adder_eqn = ( !AC1L183 $ (!AC1L55 $ (AC1L375)) ) + ( AC1L117 ) + ( AC1L116 );
AC1L119 = SUM(AC1L119_adder_eqn);

--AC1L120 is nios_system:NiosII|filter:filter_0|Add3~22 at LABCELL_X18_Y13_N12
AC1L120_adder_eqn = ( !AC1L183 $ (!AC1L55 $ (AC1L375)) ) + ( AC1L117 ) + ( AC1L116 );
AC1L120 = CARRY(AC1L120_adder_eqn);

--AC1L121 is nios_system:NiosII|filter:filter_0|Add3~23 at LABCELL_X18_Y13_N12
AC1L121_share_eqn = (!AC1L183 & (AC1L55 & AC1L375)) # (AC1L183 & ((AC1L375) # (AC1L55)));
AC1L121 = SHARE(AC1L121_share_eqn);


--AC1L123 is nios_system:NiosII|filter:filter_0|Add3~25 at LABCELL_X18_Y13_N15
AC1L123_adder_eqn = ( !AC1L187 $ (!AC1L59 $ (AC1L379)) ) + ( AC1L121 ) + ( AC1L120 );
AC1L123 = SUM(AC1L123_adder_eqn);


--AC1L127 is nios_system:NiosII|filter:filter_0|Add3~29 at LABCELL_X18_Y14_N33
AC1L127_adder_eqn = ( !AC1L383 $ (!AC1L63 $ (AC1L191)) ) + ( AC1L101 ) + ( AC1L100 );
AC1L127 = SUM(AC1L127_adder_eqn);

--AC1L128 is nios_system:NiosII|filter:filter_0|Add3~30 at LABCELL_X18_Y14_N33
AC1L128_adder_eqn = ( !AC1L383 $ (!AC1L63 $ (AC1L191)) ) + ( AC1L101 ) + ( AC1L100 );
AC1L128 = CARRY(AC1L128_adder_eqn);

--AC1L129 is nios_system:NiosII|filter:filter_0|Add3~31 at LABCELL_X18_Y14_N33
AC1L129_share_eqn = (!AC1L383 & (AC1L63 & AC1L191)) # (AC1L383 & ((AC1L191) # (AC1L63)));
AC1L129 = SHARE(AC1L129_share_eqn);


--AC1L131 is nios_system:NiosII|filter:filter_0|Add3~33 at LABCELL_X18_Y14_N36
AC1L131_adder_eqn = ( !AC1L387 $ (!AC1L67 $ (AC1L195)) ) + ( AC1L129 ) + ( AC1L128 );
AC1L131 = SUM(AC1L131_adder_eqn);

--AC1L132 is nios_system:NiosII|filter:filter_0|Add3~34 at LABCELL_X18_Y14_N36
AC1L132_adder_eqn = ( !AC1L387 $ (!AC1L67 $ (AC1L195)) ) + ( AC1L129 ) + ( AC1L128 );
AC1L132 = CARRY(AC1L132_adder_eqn);

--AC1L133 is nios_system:NiosII|filter:filter_0|Add3~35 at LABCELL_X18_Y14_N36
AC1L133_share_eqn = (!AC1L387 & (AC1L67 & AC1L195)) # (AC1L387 & ((AC1L195) # (AC1L67)));
AC1L133 = SHARE(AC1L133_share_eqn);


--AC1L135 is nios_system:NiosII|filter:filter_0|Add3~37 at LABCELL_X18_Y14_N39
AC1L135_adder_eqn = ( !AC1L199 $ (!AC1L71 $ (AC1L391)) ) + ( AC1L133 ) + ( AC1L132 );
AC1L135 = SUM(AC1L135_adder_eqn);

--AC1L136 is nios_system:NiosII|filter:filter_0|Add3~38 at LABCELL_X18_Y14_N39
AC1L136_adder_eqn = ( !AC1L199 $ (!AC1L71 $ (AC1L391)) ) + ( AC1L133 ) + ( AC1L132 );
AC1L136 = CARRY(AC1L136_adder_eqn);

--AC1L137 is nios_system:NiosII|filter:filter_0|Add3~39 at LABCELL_X18_Y14_N39
AC1L137_share_eqn = (!AC1L199 & (AC1L71 & AC1L391)) # (AC1L199 & ((AC1L391) # (AC1L71)));
AC1L137 = SHARE(AC1L137_share_eqn);


--AC1L139 is nios_system:NiosII|filter:filter_0|Add3~41 at LABCELL_X18_Y14_N42
AC1L139_adder_eqn = ( !AC1L203 $ (!AC1L75 $ (AC1L395)) ) + ( AC1L137 ) + ( AC1L136 );
AC1L139 = SUM(AC1L139_adder_eqn);

--AC1L140 is nios_system:NiosII|filter:filter_0|Add3~42 at LABCELL_X18_Y14_N42
AC1L140_adder_eqn = ( !AC1L203 $ (!AC1L75 $ (AC1L395)) ) + ( AC1L137 ) + ( AC1L136 );
AC1L140 = CARRY(AC1L140_adder_eqn);

--AC1L141 is nios_system:NiosII|filter:filter_0|Add3~43 at LABCELL_X18_Y14_N42
AC1L141_share_eqn = (!AC1L203 & (AC1L75 & AC1L395)) # (AC1L203 & ((AC1L395) # (AC1L75)));
AC1L141 = SHARE(AC1L141_share_eqn);


--AC1L143 is nios_system:NiosII|filter:filter_0|Add3~45 at LABCELL_X18_Y14_N45
AC1L143_adder_eqn = ( !AC1L207 $ (!AC1L399 $ (AC1L79)) ) + ( AC1L141 ) + ( AC1L140 );
AC1L143 = SUM(AC1L143_adder_eqn);

--AC1L144 is nios_system:NiosII|filter:filter_0|Add3~46 at LABCELL_X18_Y14_N45
AC1L144_adder_eqn = ( !AC1L207 $ (!AC1L399 $ (AC1L79)) ) + ( AC1L141 ) + ( AC1L140 );
AC1L144 = CARRY(AC1L144_adder_eqn);

--AC1L145 is nios_system:NiosII|filter:filter_0|Add3~47 at LABCELL_X18_Y14_N45
AC1L145_share_eqn = (!AC1L207 & (AC1L399 & AC1L79)) # (AC1L207 & ((AC1L79) # (AC1L399)));
AC1L145 = SHARE(AC1L145_share_eqn);


--AC1L147 is nios_system:NiosII|filter:filter_0|Add3~49 at LABCELL_X18_Y14_N48
AC1L147_adder_eqn = ( !AC1L211 $ (!AC1L83 $ (AC1L403)) ) + ( AC1L145 ) + ( AC1L144 );
AC1L147 = SUM(AC1L147_adder_eqn);

--AC1L148 is nios_system:NiosII|filter:filter_0|Add3~50 at LABCELL_X18_Y14_N48
AC1L148_adder_eqn = ( !AC1L211 $ (!AC1L83 $ (AC1L403)) ) + ( AC1L145 ) + ( AC1L144 );
AC1L148 = CARRY(AC1L148_adder_eqn);

--AC1L149 is nios_system:NiosII|filter:filter_0|Add3~51 at LABCELL_X18_Y14_N48
AC1L149_share_eqn = (!AC1L211 & (AC1L83 & AC1L403)) # (AC1L211 & ((AC1L403) # (AC1L83)));
AC1L149 = SHARE(AC1L149_share_eqn);


--AC1L151 is nios_system:NiosII|filter:filter_0|Add3~53 at LABCELL_X18_Y14_N51
AC1L151_adder_eqn = ( !AC1L215 $ (!AC1L407 $ (AC1L87)) ) + ( AC1L149 ) + ( AC1L148 );
AC1L151 = SUM(AC1L151_adder_eqn);

--AC1L152 is nios_system:NiosII|filter:filter_0|Add3~54 at LABCELL_X18_Y14_N51
AC1L152_adder_eqn = ( !AC1L215 $ (!AC1L407 $ (AC1L87)) ) + ( AC1L149 ) + ( AC1L148 );
AC1L152 = CARRY(AC1L152_adder_eqn);

--AC1L153 is nios_system:NiosII|filter:filter_0|Add3~55 at LABCELL_X18_Y14_N51
AC1L153_share_eqn = (!AC1L215 & (AC1L407 & AC1L87)) # (AC1L215 & ((AC1L87) # (AC1L407)));
AC1L153 = SHARE(AC1L153_share_eqn);


--AC1L155 is nios_system:NiosII|filter:filter_0|Add3~57 at LABCELL_X18_Y14_N54
AC1L155_adder_eqn = ( !AC1L219 $ (!AC1L411 $ (AC1L91)) ) + ( AC1L153 ) + ( AC1L152 );
AC1L155 = SUM(AC1L155_adder_eqn);

--AC1L156 is nios_system:NiosII|filter:filter_0|Add3~58 at LABCELL_X18_Y14_N54
AC1L156_adder_eqn = ( !AC1L219 $ (!AC1L411 $ (AC1L91)) ) + ( AC1L153 ) + ( AC1L152 );
AC1L156 = CARRY(AC1L156_adder_eqn);

--AC1L157 is nios_system:NiosII|filter:filter_0|Add3~59 at LABCELL_X18_Y14_N54
AC1L157_share_eqn = (!AC1L219 & (AC1L411 & AC1L91)) # (AC1L219 & ((AC1L91) # (AC1L411)));
AC1L157 = SHARE(AC1L157_share_eqn);


--AC1L159 is nios_system:NiosII|filter:filter_0|Add3~61 at LABCELL_X18_Y14_N57
AC1L159_adder_eqn = ( !AC1L415 $ (!AC1L95 $ (AC1L223)) ) + ( AC1L157 ) + ( AC1L156 );
AC1L159 = SUM(AC1L159_adder_eqn);

--AC1L160 is nios_system:NiosII|filter:filter_0|Add3~62 at LABCELL_X18_Y14_N57
AC1L160_adder_eqn = ( !AC1L415 $ (!AC1L95 $ (AC1L223)) ) + ( AC1L157 ) + ( AC1L156 );
AC1L160 = CARRY(AC1L160_adder_eqn);

--AC1L161 is nios_system:NiosII|filter:filter_0|Add3~63 at LABCELL_X18_Y14_N57
AC1L161_share_eqn = (!AC1L415 & (AC1L95 & AC1L223)) # (AC1L415 & ((AC1L223) # (AC1L95)));
AC1L161 = SHARE(AC1L161_share_eqn);


--JE3_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|byteen_reg[1] at FF_X28_Y6_N52
--register power-up is low

JE3_byteen_reg[1] = DFFEAS(JE3L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JE3_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0] at FF_X28_Y10_N53
--register power-up is low

JE3_byteen_reg[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30, JF1_d_byteenable[2],  , JE3_use_reg, VCC);


--JF1_W_alu_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X37_Y5_N16
--register power-up is low

JF1_W_alu_result[5] = DFFEAS(JF1L360, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X37_Y4_N40
--register power-up is low

JF1_W_alu_result[22] = DFFEAS(JF1L377, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X37_Y4_N31
--register power-up is low

JF1_W_alu_result[23] = DFFEAS(JF1L378, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X37_Y4_N49
--register power-up is low

JF1_W_alu_result[24] = DFFEAS(JF1L379, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X39_Y6_N16
--register power-up is low

JF1_W_alu_result[25] = DFFEAS(JF1L380, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X40_Y6_N25
--register power-up is low

JF1_W_alu_result[26] = DFFEAS(JF1L381, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X39_Y5_N37
--register power-up is low

JF1_W_alu_result[18] = DFFEAS(JF1L373, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X39_Y5_N7
--register power-up is low

JF1_W_alu_result[19] = DFFEAS(JF1L374, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X37_Y5_N46
--register power-up is low

JF1_W_alu_result[20] = DFFEAS(JF1L375, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X39_Y6_N46
--register power-up is low

JF1_W_alu_result[21] = DFFEAS(JF1L376, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X37_Y4_N55
--register power-up is low

JF1_W_alu_result[13] = DFFEAS(JF1L368, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X39_Y5_N49
--register power-up is low

JF1_W_alu_result[14] = DFFEAS(JF1L369, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X39_Y5_N10
--register power-up is low

JF1_W_alu_result[15] = DFFEAS(JF1L370, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X40_Y6_N31
--register power-up is low

JF1_W_alu_result[16] = DFFEAS(JF1L371, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X39_Y6_N40
--register power-up is low

JF1_W_alu_result[17] = DFFEAS(JF1L372, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X37_Y5_N52
--register power-up is low

JF1_W_alu_result[11] = DFFEAS(JF1L366, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X37_Y4_N4
--register power-up is low

JF1_W_alu_result[12] = DFFEAS(JF1L367, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X37_Y5_N43
--register power-up is low

JF1_W_alu_result[7] = DFFEAS(JF1L362, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X37_Y5_N22
--register power-up is low

JF1_W_alu_result[8] = DFFEAS(JF1L363, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X37_Y5_N1
--register power-up is low

JF1_W_alu_result[9] = DFFEAS(JF1L364, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X39_Y5_N22
--register power-up is low

JF1_W_alu_result[10] = DFFEAS(JF1L365, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X37_Y5_N31
--register power-up is low

JF1_W_alu_result[3] = DFFEAS(JF1L358, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X37_Y5_N37
--register power-up is low

JF1_W_alu_result[6] = DFFEAS(JF1L361, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X37_Y5_N35
--register power-up is low

JF1_W_alu_result[2] = DFFEAS(JF1L357, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_W_alu_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X37_Y5_N41
--register power-up is low

JF1_W_alu_result[4] = DFFEAS(JF1L359, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JE3_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[0] at FF_X28_Y10_N32
--register power-up is low

JE3_data_reg[0] = DFFEAS(JE3L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JE3_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[10] at FF_X28_Y10_N29
--register power-up is low

JE3_data_reg[10] = DFFEAS(JE3L31, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JF1_d_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X42_Y6_N37
--register power-up is low

JF1_d_writedata[10] = DFFEAS(JF1L1103, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[10],  ,  , JF1L278);


--JE3_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[11] at FF_X28_Y10_N7
--register power-up is low

JE3_data_reg[11] = DFFEAS(JE3L33, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JF1_d_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X42_Y6_N44
--register power-up is low

JF1_d_writedata[11] = DFFEAS(JF1L1105, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[11],  ,  , JF1L278);


--JE3_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[12] at FF_X28_Y10_N26
--register power-up is low

JE3_data_reg[12] = DFFEAS(JE3L35, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JF1_d_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X42_Y6_N13
--register power-up is low

JF1_d_writedata[12] = DFFEAS(JF1L1107, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[12],  ,  , JF1L278);


--JE3_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[13] at FF_X28_Y10_N14
--register power-up is low

JE3_data_reg[13] = DFFEAS(JE3L37, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JF1_d_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X42_Y6_N31
--register power-up is low

JF1_d_writedata[13] = DFFEAS(JF1L1109, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[13],  ,  , JF1L278);


--JE3_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[14] at FF_X28_Y10_N35
--register power-up is low

JE3_data_reg[14] = DFFEAS(JE3L39, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JF1_d_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X42_Y6_N35
--register power-up is low

JF1_d_writedata[14] = DFFEAS(JF1L1111, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[14],  ,  , JF1L278);


--JE3_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[15] at FF_X28_Y10_N22
--register power-up is low

JE3_data_reg[15] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30, JF1_d_writedata[31],  , JE3_use_reg, VCC);


--JF1_d_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X42_Y6_N29
--register power-up is low

JF1_d_writedata[15] = DFFEAS(JF1L1113, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[15],  ,  , JF1L278);


--JE3_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[1] at FF_X28_Y10_N49
--register power-up is low

JE3_data_reg[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30, JF1L1117Q,  , JE3_use_reg, VCC);


--JE3_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[2] at FF_X28_Y10_N17
--register power-up is low

JE3_data_reg[2] = DFFEAS(JE3L17, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JE3_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[3] at FF_X28_Y10_N37
--register power-up is low

JE3_data_reg[3] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30, JF1_d_writedata[19],  , JE3_use_reg, VCC);


--JE3_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[4] at FF_X28_Y10_N55
--register power-up is low

JE3_data_reg[4] = DFFEAS(JE3L20, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JE3_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[5] at FF_X28_Y10_N10
--register power-up is low

JE3_data_reg[5] = DFFEAS(JE3L22, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JE3_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[6] at FF_X28_Y10_N1
--register power-up is low

JE3_data_reg[6] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30, JF1L1129Q,  , JE3_use_reg, VCC);


--JE3_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[7] at FF_X28_Y10_N46
--register power-up is low

JE3_data_reg[7] = DFFEAS(JE3L25, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JE3_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[8] at FF_X28_Y10_N44
--register power-up is low

JE3_data_reg[8] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30, JF1_d_writedata[24],  , JE3_use_reg, VCC);


--JF1_d_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X42_Y6_N7
--register power-up is low

JF1_d_writedata[8] = DFFEAS(JF1L1099, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[8],  ,  , JF1L278);


--JE3_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[9] at FF_X28_Y10_N58
--register power-up is low

JE3_data_reg[9] = DFFEAS(JE3L28, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE3L30,  ,  , JE3_use_reg,  );


--JF1_d_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X42_Y6_N10
--register power-up is low

JF1_d_writedata[9] = DFFEAS(JF1L1101, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[9],  ,  , JF1L278);


--RC1_data_out_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[15] at FF_X39_Y14_N25
--register power-up is low

RC1_data_out_shift_reg[15] = DFFEAS(RC1L92, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--HD1_clk_counter[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11] at FF_X31_Y15_N32
--register power-up is low

HD1_clk_counter[11] = DFFEAS(HD1L2, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_middle_of_high_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level at FF_X31_Y15_N46
--register power-up is low

HD1_middle_of_high_level = DFFEAS(HD1L61, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_s_serial_protocol.STATE_5_STOP_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT at FF_X33_Y15_N26
--register power-up is low

ED1_s_serial_protocol.STATE_5_STOP_BIT = DFFEAS(ED1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_transfer_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete at FF_X33_Y15_N31
--register power-up is low

ED1_transfer_complete = DFFEAS(ED1L159, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--CD1_auto_init_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete at FF_X33_Y13_N49
--register power-up is low

CD1_auto_init_complete = DFFEAS(CD1L9, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--CD1_transfer_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data at FF_X33_Y15_N1
--register power-up is low

CD1_transfer_data = DFFEAS(CD1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--AC1L355 is nios_system:NiosII|filter:filter_0|Add11~1 at LABCELL_X18_Y10_N30
AC1L355_adder_eqn = ( !AC1L291 $ (!AC1L419 $ (AC1L227)) ) + ( !VCC ) + ( !VCC );
AC1L355 = SUM(AC1L355_adder_eqn);

--AC1L356 is nios_system:NiosII|filter:filter_0|Add11~2 at LABCELL_X18_Y10_N30
AC1L356_adder_eqn = ( !AC1L291 $ (!AC1L419 $ (AC1L227)) ) + ( !VCC ) + ( !VCC );
AC1L356 = CARRY(AC1L356_adder_eqn);

--AC1L357 is nios_system:NiosII|filter:filter_0|Add11~3 at LABCELL_X18_Y10_N30
AC1L357_share_eqn = (!AC1L291 & (AC1L419 & AC1L227)) # (AC1L291 & ((AC1L227) # (AC1L419)));
AC1L357 = SHARE(AC1L357_share_eqn);


--AC1L35 is nios_system:NiosII|filter:filter_0|Add0~1 at MLABCELL_X21_Y14_N0
AC1L35_adder_eqn = ( !ND1_result[15] $ (!AC1L483 $ (ND2_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L35 = SUM(AC1L35_adder_eqn);

--AC1L36 is nios_system:NiosII|filter:filter_0|Add0~2 at MLABCELL_X21_Y14_N0
AC1L36_adder_eqn = ( !ND1_result[15] $ (!AC1L483 $ (ND2_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L36 = CARRY(AC1L36_adder_eqn);

--AC1L37 is nios_system:NiosII|filter:filter_0|Add0~3 at MLABCELL_X21_Y14_N0
AC1L37_share_eqn = (!ND1_result[15] & (AC1L483 & ND2_result[15])) # (ND1_result[15] & ((ND2_result[15]) # (AC1L483)));
AC1L37 = SHARE(AC1L37_share_eqn);


--AC1L163 is nios_system:NiosII|filter:filter_0|Add3~65 at LABCELL_X19_Y14_N30
AC1L163_adder_eqn = ( !ND4_result[15] $ (!ND3_result[15] $ (ND5_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L163 = SUM(AC1L163_adder_eqn);

--AC1L164 is nios_system:NiosII|filter:filter_0|Add3~66 at LABCELL_X19_Y14_N30
AC1L164_adder_eqn = ( !ND4_result[15] $ (!ND3_result[15] $ (ND5_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L164 = CARRY(AC1L164_adder_eqn);

--AC1L165 is nios_system:NiosII|filter:filter_0|Add3~67 at LABCELL_X19_Y14_N30
AC1L165_share_eqn = (!ND4_result[15] & (ND3_result[15] & ND5_result[15])) # (ND4_result[15] & ((ND5_result[15]) # (ND3_result[15])));
AC1L165 = SHARE(AC1L165_share_eqn);


--AC1L359 is nios_system:NiosII|filter:filter_0|Add11~5 at LABCELL_X18_Y9_N30
AC1L359_adder_eqn = ( !AC1L295 $ (!AC1L231 $ (AC1L423)) ) + ( AC1L417 ) + ( AC1L416 );
AC1L359 = SUM(AC1L359_adder_eqn);

--AC1L360 is nios_system:NiosII|filter:filter_0|Add11~6 at LABCELL_X18_Y9_N30
AC1L360_adder_eqn = ( !AC1L295 $ (!AC1L231 $ (AC1L423)) ) + ( AC1L417 ) + ( AC1L416 );
AC1L360 = CARRY(AC1L360_adder_eqn);

--AC1L361 is nios_system:NiosII|filter:filter_0|Add11~7 at LABCELL_X18_Y9_N30
AC1L361_share_eqn = (!AC1L295 & (AC1L231 & AC1L423)) # (AC1L295 & ((AC1L423) # (AC1L231)));
AC1L361 = SHARE(AC1L361_share_eqn);


--AC1L39 is nios_system:NiosII|filter:filter_0|Add0~5 at MLABCELL_X21_Y13_N0
AC1L39_adder_eqn = ( !AC1L487 $ (!ND1_result[25] $ (ND2_result[25])) ) + ( AC1L97 ) + ( AC1L96 );
AC1L39 = SUM(AC1L39_adder_eqn);

--AC1L40 is nios_system:NiosII|filter:filter_0|Add0~6 at MLABCELL_X21_Y13_N0
AC1L40_adder_eqn = ( !AC1L487 $ (!ND1_result[25] $ (ND2_result[25])) ) + ( AC1L97 ) + ( AC1L96 );
AC1L40 = CARRY(AC1L40_adder_eqn);

--AC1L41 is nios_system:NiosII|filter:filter_0|Add0~7 at MLABCELL_X21_Y13_N0
AC1L41_share_eqn = (!AC1L487 & (ND1_result[25] & ND2_result[25])) # (AC1L487 & ((ND2_result[25]) # (ND1_result[25])));
AC1L41 = SHARE(AC1L41_share_eqn);


--AC1L167 is nios_system:NiosII|filter:filter_0|Add3~69 at LABCELL_X19_Y13_N30
AC1L167_adder_eqn = ( !ND3_result[25] $ (!ND5_result[25] $ (ND4_result[25])) ) + ( AC1L225 ) + ( AC1L224 );
AC1L167 = SUM(AC1L167_adder_eqn);

--AC1L168 is nios_system:NiosII|filter:filter_0|Add3~70 at LABCELL_X19_Y13_N30
AC1L168_adder_eqn = ( !ND3_result[25] $ (!ND5_result[25] $ (ND4_result[25])) ) + ( AC1L225 ) + ( AC1L224 );
AC1L168 = CARRY(AC1L168_adder_eqn);

--AC1L169 is nios_system:NiosII|filter:filter_0|Add3~71 at LABCELL_X19_Y13_N30
AC1L169_share_eqn = (!ND3_result[25] & (ND5_result[25] & ND4_result[25])) # (ND3_result[25] & ((ND4_result[25]) # (ND5_result[25])));
AC1L169 = SHARE(AC1L169_share_eqn);


--AC1L363 is nios_system:NiosII|filter:filter_0|Add11~9 at LABCELL_X18_Y9_N33
AC1L363_adder_eqn = ( !AC1L299 $ (!AC1L427 $ (AC1L235)) ) + ( AC1L361 ) + ( AC1L360 );
AC1L363 = SUM(AC1L363_adder_eqn);

--AC1L364 is nios_system:NiosII|filter:filter_0|Add11~10 at LABCELL_X18_Y9_N33
AC1L364_adder_eqn = ( !AC1L299 $ (!AC1L427 $ (AC1L235)) ) + ( AC1L361 ) + ( AC1L360 );
AC1L364 = CARRY(AC1L364_adder_eqn);

--AC1L365 is nios_system:NiosII|filter:filter_0|Add11~11 at LABCELL_X18_Y9_N33
AC1L365_share_eqn = (!AC1L299 & (AC1L427 & AC1L235)) # (AC1L299 & ((AC1L235) # (AC1L427)));
AC1L365 = SHARE(AC1L365_share_eqn);


--AC1L43 is nios_system:NiosII|filter:filter_0|Add0~9 at MLABCELL_X21_Y13_N3
AC1L43_adder_eqn = ( !AC1L491 $ (!ND1_result[26] $ (ND2_result[26])) ) + ( AC1L41 ) + ( AC1L40 );
AC1L43 = SUM(AC1L43_adder_eqn);

--AC1L44 is nios_system:NiosII|filter:filter_0|Add0~10 at MLABCELL_X21_Y13_N3
AC1L44_adder_eqn = ( !AC1L491 $ (!ND1_result[26] $ (ND2_result[26])) ) + ( AC1L41 ) + ( AC1L40 );
AC1L44 = CARRY(AC1L44_adder_eqn);

--AC1L45 is nios_system:NiosII|filter:filter_0|Add0~11 at MLABCELL_X21_Y13_N3
AC1L45_share_eqn = (!AC1L491 & (ND1_result[26] & ND2_result[26])) # (AC1L491 & ((ND2_result[26]) # (ND1_result[26])));
AC1L45 = SHARE(AC1L45_share_eqn);


--AC1L171 is nios_system:NiosII|filter:filter_0|Add3~73 at LABCELL_X19_Y13_N33
AC1L171_adder_eqn = ( !ND4_result[26] $ (!ND3_result[26] $ (ND5_result[26])) ) + ( AC1L169 ) + ( AC1L168 );
AC1L171 = SUM(AC1L171_adder_eqn);

--AC1L172 is nios_system:NiosII|filter:filter_0|Add3~74 at LABCELL_X19_Y13_N33
AC1L172_adder_eqn = ( !ND4_result[26] $ (!ND3_result[26] $ (ND5_result[26])) ) + ( AC1L169 ) + ( AC1L168 );
AC1L172 = CARRY(AC1L172_adder_eqn);

--AC1L173 is nios_system:NiosII|filter:filter_0|Add3~75 at LABCELL_X19_Y13_N33
AC1L173_share_eqn = (!ND4_result[26] & (ND3_result[26] & ND5_result[26])) # (ND4_result[26] & ((ND5_result[26]) # (ND3_result[26])));
AC1L173 = SHARE(AC1L173_share_eqn);


--AC1L367 is nios_system:NiosII|filter:filter_0|Add11~13 at LABCELL_X18_Y9_N36
AC1L367_adder_eqn = ( !AC1L303 $ (!AC1L239 $ (AC1L431)) ) + ( AC1L365 ) + ( AC1L364 );
AC1L367 = SUM(AC1L367_adder_eqn);

--AC1L368 is nios_system:NiosII|filter:filter_0|Add11~14 at LABCELL_X18_Y9_N36
AC1L368_adder_eqn = ( !AC1L303 $ (!AC1L239 $ (AC1L431)) ) + ( AC1L365 ) + ( AC1L364 );
AC1L368 = CARRY(AC1L368_adder_eqn);

--AC1L369 is nios_system:NiosII|filter:filter_0|Add11~15 at LABCELL_X18_Y9_N36
AC1L369_share_eqn = (!AC1L303 & (AC1L239 & AC1L431)) # (AC1L303 & ((AC1L431) # (AC1L239)));
AC1L369 = SHARE(AC1L369_share_eqn);


--AC1L47 is nios_system:NiosII|filter:filter_0|Add0~13 at MLABCELL_X21_Y13_N6
AC1L47_adder_eqn = ( !ND1_result[27] $ (!AC1L495 $ (ND2_result[27])) ) + ( AC1L45 ) + ( AC1L44 );
AC1L47 = SUM(AC1L47_adder_eqn);

--AC1L48 is nios_system:NiosII|filter:filter_0|Add0~14 at MLABCELL_X21_Y13_N6
AC1L48_adder_eqn = ( !ND1_result[27] $ (!AC1L495 $ (ND2_result[27])) ) + ( AC1L45 ) + ( AC1L44 );
AC1L48 = CARRY(AC1L48_adder_eqn);

--AC1L49 is nios_system:NiosII|filter:filter_0|Add0~15 at MLABCELL_X21_Y13_N6
AC1L49_share_eqn = (!ND1_result[27] & (AC1L495 & ND2_result[27])) # (ND1_result[27] & ((ND2_result[27]) # (AC1L495)));
AC1L49 = SHARE(AC1L49_share_eqn);


--AC1L175 is nios_system:NiosII|filter:filter_0|Add3~77 at LABCELL_X19_Y13_N36
AC1L175_adder_eqn = ( !ND4_result[27] $ (!ND3_result[27] $ (ND5_result[27])) ) + ( AC1L173 ) + ( AC1L172 );
AC1L175 = SUM(AC1L175_adder_eqn);

--AC1L176 is nios_system:NiosII|filter:filter_0|Add3~78 at LABCELL_X19_Y13_N36
AC1L176_adder_eqn = ( !ND4_result[27] $ (!ND3_result[27] $ (ND5_result[27])) ) + ( AC1L173 ) + ( AC1L172 );
AC1L176 = CARRY(AC1L176_adder_eqn);

--AC1L177 is nios_system:NiosII|filter:filter_0|Add3~79 at LABCELL_X19_Y13_N36
AC1L177_share_eqn = (!ND4_result[27] & (ND3_result[27] & ND5_result[27])) # (ND4_result[27] & ((ND5_result[27]) # (ND3_result[27])));
AC1L177 = SHARE(AC1L177_share_eqn);


--AC1L371 is nios_system:NiosII|filter:filter_0|Add11~17 at LABCELL_X18_Y9_N39
AC1L371_adder_eqn = ( !AC1L435 $ (!AC1L243 $ (AC1L307)) ) + ( AC1L369 ) + ( AC1L368 );
AC1L371 = SUM(AC1L371_adder_eqn);

--AC1L372 is nios_system:NiosII|filter:filter_0|Add11~18 at LABCELL_X18_Y9_N39
AC1L372_adder_eqn = ( !AC1L435 $ (!AC1L243 $ (AC1L307)) ) + ( AC1L369 ) + ( AC1L368 );
AC1L372 = CARRY(AC1L372_adder_eqn);

--AC1L373 is nios_system:NiosII|filter:filter_0|Add11~19 at LABCELL_X18_Y9_N39
AC1L373_share_eqn = (!AC1L435 & (AC1L243 & AC1L307)) # (AC1L435 & ((AC1L307) # (AC1L243)));
AC1L373 = SHARE(AC1L373_share_eqn);


--AC1L51 is nios_system:NiosII|filter:filter_0|Add0~17 at MLABCELL_X21_Y13_N9
AC1L51_adder_eqn = ( !ND2_result[28] $ (!AC1L499 $ (ND1_result[28])) ) + ( AC1L49 ) + ( AC1L48 );
AC1L51 = SUM(AC1L51_adder_eqn);

--AC1L52 is nios_system:NiosII|filter:filter_0|Add0~18 at MLABCELL_X21_Y13_N9
AC1L52_adder_eqn = ( !ND2_result[28] $ (!AC1L499 $ (ND1_result[28])) ) + ( AC1L49 ) + ( AC1L48 );
AC1L52 = CARRY(AC1L52_adder_eqn);

--AC1L53 is nios_system:NiosII|filter:filter_0|Add0~19 at MLABCELL_X21_Y13_N9
AC1L53_share_eqn = (!ND2_result[28] & (AC1L499 & ND1_result[28])) # (ND2_result[28] & ((ND1_result[28]) # (AC1L499)));
AC1L53 = SHARE(AC1L53_share_eqn);


--AC1L179 is nios_system:NiosII|filter:filter_0|Add3~81 at LABCELL_X19_Y13_N39
AC1L179_adder_eqn = ( !ND5_result[28] $ (!ND4_result[28] $ (ND3_result[28])) ) + ( AC1L177 ) + ( AC1L176 );
AC1L179 = SUM(AC1L179_adder_eqn);

--AC1L180 is nios_system:NiosII|filter:filter_0|Add3~82 at LABCELL_X19_Y13_N39
AC1L180_adder_eqn = ( !ND5_result[28] $ (!ND4_result[28] $ (ND3_result[28])) ) + ( AC1L177 ) + ( AC1L176 );
AC1L180 = CARRY(AC1L180_adder_eqn);

--AC1L181 is nios_system:NiosII|filter:filter_0|Add3~83 at LABCELL_X19_Y13_N39
AC1L181_share_eqn = (!ND5_result[28] & (ND4_result[28] & ND3_result[28])) # (ND5_result[28] & ((ND3_result[28]) # (ND4_result[28])));
AC1L181 = SHARE(AC1L181_share_eqn);


--AC1L375 is nios_system:NiosII|filter:filter_0|Add11~21 at LABCELL_X18_Y9_N42
AC1L375_adder_eqn = ( !AC1L311 $ (!AC1L247 $ (AC1L439)) ) + ( AC1L373 ) + ( AC1L372 );
AC1L375 = SUM(AC1L375_adder_eqn);

--AC1L376 is nios_system:NiosII|filter:filter_0|Add11~22 at LABCELL_X18_Y9_N42
AC1L376_adder_eqn = ( !AC1L311 $ (!AC1L247 $ (AC1L439)) ) + ( AC1L373 ) + ( AC1L372 );
AC1L376 = CARRY(AC1L376_adder_eqn);

--AC1L377 is nios_system:NiosII|filter:filter_0|Add11~23 at LABCELL_X18_Y9_N42
AC1L377_share_eqn = (!AC1L311 & (AC1L247 & AC1L439)) # (AC1L311 & ((AC1L439) # (AC1L247)));
AC1L377 = SHARE(AC1L377_share_eqn);


--AC1L55 is nios_system:NiosII|filter:filter_0|Add0~21 at MLABCELL_X21_Y13_N12
AC1L55_adder_eqn = ( !AC1L503 $ (!ND2_result[29] $ (ND1_result[29])) ) + ( AC1L53 ) + ( AC1L52 );
AC1L55 = SUM(AC1L55_adder_eqn);

--AC1L56 is nios_system:NiosII|filter:filter_0|Add0~22 at MLABCELL_X21_Y13_N12
AC1L56_adder_eqn = ( !AC1L503 $ (!ND2_result[29] $ (ND1_result[29])) ) + ( AC1L53 ) + ( AC1L52 );
AC1L56 = CARRY(AC1L56_adder_eqn);

--AC1L57 is nios_system:NiosII|filter:filter_0|Add0~23 at MLABCELL_X21_Y13_N12
AC1L57_share_eqn = (!AC1L503 & (ND2_result[29] & ND1_result[29])) # (AC1L503 & ((ND1_result[29]) # (ND2_result[29])));
AC1L57 = SHARE(AC1L57_share_eqn);


--AC1L183 is nios_system:NiosII|filter:filter_0|Add3~85 at LABCELL_X19_Y13_N42
AC1L183_adder_eqn = ( !ND5_result[29] $ (!ND3_result[29] $ (ND4_result[29])) ) + ( AC1L181 ) + ( AC1L180 );
AC1L183 = SUM(AC1L183_adder_eqn);

--AC1L184 is nios_system:NiosII|filter:filter_0|Add3~86 at LABCELL_X19_Y13_N42
AC1L184_adder_eqn = ( !ND5_result[29] $ (!ND3_result[29] $ (ND4_result[29])) ) + ( AC1L181 ) + ( AC1L180 );
AC1L184 = CARRY(AC1L184_adder_eqn);

--AC1L185 is nios_system:NiosII|filter:filter_0|Add3~87 at LABCELL_X19_Y13_N42
AC1L185_share_eqn = (!ND5_result[29] & (ND3_result[29] & ND4_result[29])) # (ND5_result[29] & ((ND4_result[29]) # (ND3_result[29])));
AC1L185 = SHARE(AC1L185_share_eqn);


--AC1L379 is nios_system:NiosII|filter:filter_0|Add11~25 at LABCELL_X18_Y9_N45
AC1L379_adder_eqn = ( !AC1L315 $ (!AC1L251 $ (AC1L443)) ) + ( AC1L377 ) + ( AC1L376 );
AC1L379 = SUM(AC1L379_adder_eqn);


--AC1L59 is nios_system:NiosII|filter:filter_0|Add0~25 at MLABCELL_X21_Y13_N15
AC1L59_adder_eqn = ( !AC1L507 $ (!ND1_result[30] $ (ND2_result[30])) ) + ( AC1L57 ) + ( AC1L56 );
AC1L59 = SUM(AC1L59_adder_eqn);


--AC1L187 is nios_system:NiosII|filter:filter_0|Add3~89 at LABCELL_X19_Y13_N45
AC1L187_adder_eqn = ( !ND4_result[30] $ (!ND5_result[30] $ (ND3_result[30])) ) + ( AC1L185 ) + ( AC1L184 );
AC1L187 = SUM(AC1L187_adder_eqn);


--AC1L383 is nios_system:NiosII|filter:filter_0|Add11~29 at LABCELL_X18_Y10_N33
AC1L383_adder_eqn = ( !AC1L319 $ (!AC1L447 $ (AC1L255)) ) + ( AC1L357 ) + ( AC1L356 );
AC1L383 = SUM(AC1L383_adder_eqn);

--AC1L384 is nios_system:NiosII|filter:filter_0|Add11~30 at LABCELL_X18_Y10_N33
AC1L384_adder_eqn = ( !AC1L319 $ (!AC1L447 $ (AC1L255)) ) + ( AC1L357 ) + ( AC1L356 );
AC1L384 = CARRY(AC1L384_adder_eqn);

--AC1L385 is nios_system:NiosII|filter:filter_0|Add11~31 at LABCELL_X18_Y10_N33
AC1L385_share_eqn = (!AC1L319 & (AC1L447 & AC1L255)) # (AC1L319 & ((AC1L255) # (AC1L447)));
AC1L385 = SHARE(AC1L385_share_eqn);


--AC1L63 is nios_system:NiosII|filter:filter_0|Add0~29 at MLABCELL_X21_Y14_N3
AC1L63_adder_eqn = ( !ND1_result[16] $ (!AC1L511 $ (ND2_result[16])) ) + ( AC1L37 ) + ( AC1L36 );
AC1L63 = SUM(AC1L63_adder_eqn);

--AC1L64 is nios_system:NiosII|filter:filter_0|Add0~30 at MLABCELL_X21_Y14_N3
AC1L64_adder_eqn = ( !ND1_result[16] $ (!AC1L511 $ (ND2_result[16])) ) + ( AC1L37 ) + ( AC1L36 );
AC1L64 = CARRY(AC1L64_adder_eqn);

--AC1L65 is nios_system:NiosII|filter:filter_0|Add0~31 at MLABCELL_X21_Y14_N3
AC1L65_share_eqn = (!ND1_result[16] & (AC1L511 & ND2_result[16])) # (ND1_result[16] & ((ND2_result[16]) # (AC1L511)));
AC1L65 = SHARE(AC1L65_share_eqn);


--AC1L191 is nios_system:NiosII|filter:filter_0|Add3~93 at LABCELL_X19_Y14_N33
AC1L191_adder_eqn = ( !ND3_result[16] $ (!ND4_result[16] $ (ND5_result[16])) ) + ( AC1L165 ) + ( AC1L164 );
AC1L191 = SUM(AC1L191_adder_eqn);

--AC1L192 is nios_system:NiosII|filter:filter_0|Add3~94 at LABCELL_X19_Y14_N33
AC1L192_adder_eqn = ( !ND3_result[16] $ (!ND4_result[16] $ (ND5_result[16])) ) + ( AC1L165 ) + ( AC1L164 );
AC1L192 = CARRY(AC1L192_adder_eqn);

--AC1L193 is nios_system:NiosII|filter:filter_0|Add3~95 at LABCELL_X19_Y14_N33
AC1L193_share_eqn = (!ND3_result[16] & (ND4_result[16] & ND5_result[16])) # (ND3_result[16] & ((ND5_result[16]) # (ND4_result[16])));
AC1L193 = SHARE(AC1L193_share_eqn);


--AC1L387 is nios_system:NiosII|filter:filter_0|Add11~33 at LABCELL_X18_Y10_N36
AC1L387_adder_eqn = ( !AC1L323 $ (!AC1L259 $ (AC1L451)) ) + ( AC1L385 ) + ( AC1L384 );
AC1L387 = SUM(AC1L387_adder_eqn);

--AC1L388 is nios_system:NiosII|filter:filter_0|Add11~34 at LABCELL_X18_Y10_N36
AC1L388_adder_eqn = ( !AC1L323 $ (!AC1L259 $ (AC1L451)) ) + ( AC1L385 ) + ( AC1L384 );
AC1L388 = CARRY(AC1L388_adder_eqn);

--AC1L389 is nios_system:NiosII|filter:filter_0|Add11~35 at LABCELL_X18_Y10_N36
AC1L389_share_eqn = (!AC1L323 & (AC1L259 & AC1L451)) # (AC1L323 & ((AC1L451) # (AC1L259)));
AC1L389 = SHARE(AC1L389_share_eqn);


--AC1L67 is nios_system:NiosII|filter:filter_0|Add0~33 at MLABCELL_X21_Y14_N6
AC1L67_adder_eqn = ( !AC1L515 $ (!ND2_result[17] $ (ND1_result[17])) ) + ( AC1L65 ) + ( AC1L64 );
AC1L67 = SUM(AC1L67_adder_eqn);

--AC1L68 is nios_system:NiosII|filter:filter_0|Add0~34 at MLABCELL_X21_Y14_N6
AC1L68_adder_eqn = ( !AC1L515 $ (!ND2_result[17] $ (ND1_result[17])) ) + ( AC1L65 ) + ( AC1L64 );
AC1L68 = CARRY(AC1L68_adder_eqn);

--AC1L69 is nios_system:NiosII|filter:filter_0|Add0~35 at MLABCELL_X21_Y14_N6
AC1L69_share_eqn = (!AC1L515 & (ND2_result[17] & ND1_result[17])) # (AC1L515 & ((ND1_result[17]) # (ND2_result[17])));
AC1L69 = SHARE(AC1L69_share_eqn);


--AC1L195 is nios_system:NiosII|filter:filter_0|Add3~97 at LABCELL_X19_Y14_N36
AC1L195_adder_eqn = ( !ND4_result[17] $ (!ND3_result[17] $ (ND5_result[17])) ) + ( AC1L193 ) + ( AC1L192 );
AC1L195 = SUM(AC1L195_adder_eqn);

--AC1L196 is nios_system:NiosII|filter:filter_0|Add3~98 at LABCELL_X19_Y14_N36
AC1L196_adder_eqn = ( !ND4_result[17] $ (!ND3_result[17] $ (ND5_result[17])) ) + ( AC1L193 ) + ( AC1L192 );
AC1L196 = CARRY(AC1L196_adder_eqn);

--AC1L197 is nios_system:NiosII|filter:filter_0|Add3~99 at LABCELL_X19_Y14_N36
AC1L197_share_eqn = (!ND4_result[17] & (ND3_result[17] & ND5_result[17])) # (ND4_result[17] & ((ND5_result[17]) # (ND3_result[17])));
AC1L197 = SHARE(AC1L197_share_eqn);


--AC1L391 is nios_system:NiosII|filter:filter_0|Add11~37 at LABCELL_X18_Y10_N39
AC1L391_adder_eqn = ( !AC1L263 $ (!AC1L455 $ (AC1L327)) ) + ( AC1L389 ) + ( AC1L388 );
AC1L391 = SUM(AC1L391_adder_eqn);

--AC1L392 is nios_system:NiosII|filter:filter_0|Add11~38 at LABCELL_X18_Y10_N39
AC1L392_adder_eqn = ( !AC1L263 $ (!AC1L455 $ (AC1L327)) ) + ( AC1L389 ) + ( AC1L388 );
AC1L392 = CARRY(AC1L392_adder_eqn);

--AC1L393 is nios_system:NiosII|filter:filter_0|Add11~39 at LABCELL_X18_Y10_N39
AC1L393_share_eqn = (!AC1L263 & (AC1L455 & AC1L327)) # (AC1L263 & ((AC1L327) # (AC1L455)));
AC1L393 = SHARE(AC1L393_share_eqn);


--AC1L71 is nios_system:NiosII|filter:filter_0|Add0~37 at MLABCELL_X21_Y14_N9
AC1L71_adder_eqn = ( !AC1L519 $ (!ND1_result[18] $ (ND2_result[18])) ) + ( AC1L69 ) + ( AC1L68 );
AC1L71 = SUM(AC1L71_adder_eqn);

--AC1L72 is nios_system:NiosII|filter:filter_0|Add0~38 at MLABCELL_X21_Y14_N9
AC1L72_adder_eqn = ( !AC1L519 $ (!ND1_result[18] $ (ND2_result[18])) ) + ( AC1L69 ) + ( AC1L68 );
AC1L72 = CARRY(AC1L72_adder_eqn);

--AC1L73 is nios_system:NiosII|filter:filter_0|Add0~39 at MLABCELL_X21_Y14_N9
AC1L73_share_eqn = (!AC1L519 & (ND1_result[18] & ND2_result[18])) # (AC1L519 & ((ND2_result[18]) # (ND1_result[18])));
AC1L73 = SHARE(AC1L73_share_eqn);


--AC1L199 is nios_system:NiosII|filter:filter_0|Add3~101 at LABCELL_X19_Y14_N39
AC1L199_adder_eqn = ( !ND5_result[18] $ (!ND4_result[18] $ (ND3_result[18])) ) + ( AC1L197 ) + ( AC1L196 );
AC1L199 = SUM(AC1L199_adder_eqn);

--AC1L200 is nios_system:NiosII|filter:filter_0|Add3~102 at LABCELL_X19_Y14_N39
AC1L200_adder_eqn = ( !ND5_result[18] $ (!ND4_result[18] $ (ND3_result[18])) ) + ( AC1L197 ) + ( AC1L196 );
AC1L200 = CARRY(AC1L200_adder_eqn);

--AC1L201 is nios_system:NiosII|filter:filter_0|Add3~103 at LABCELL_X19_Y14_N39
AC1L201_share_eqn = (!ND5_result[18] & (ND4_result[18] & ND3_result[18])) # (ND5_result[18] & ((ND3_result[18]) # (ND4_result[18])));
AC1L201 = SHARE(AC1L201_share_eqn);


--AC1L395 is nios_system:NiosII|filter:filter_0|Add11~41 at LABCELL_X18_Y10_N42
AC1L395_adder_eqn = ( !AC1L459 $ (!AC1L331 $ (AC1L267)) ) + ( AC1L393 ) + ( AC1L392 );
AC1L395 = SUM(AC1L395_adder_eqn);

--AC1L396 is nios_system:NiosII|filter:filter_0|Add11~42 at LABCELL_X18_Y10_N42
AC1L396_adder_eqn = ( !AC1L459 $ (!AC1L331 $ (AC1L267)) ) + ( AC1L393 ) + ( AC1L392 );
AC1L396 = CARRY(AC1L396_adder_eqn);

--AC1L397 is nios_system:NiosII|filter:filter_0|Add11~43 at LABCELL_X18_Y10_N42
AC1L397_share_eqn = (!AC1L459 & (AC1L331 & AC1L267)) # (AC1L459 & ((AC1L267) # (AC1L331)));
AC1L397 = SHARE(AC1L397_share_eqn);


--AC1L75 is nios_system:NiosII|filter:filter_0|Add0~41 at MLABCELL_X21_Y14_N12
AC1L75_adder_eqn = ( !ND2_result[19] $ (!ND1_result[19] $ (AC1L523)) ) + ( AC1L73 ) + ( AC1L72 );
AC1L75 = SUM(AC1L75_adder_eqn);

--AC1L76 is nios_system:NiosII|filter:filter_0|Add0~42 at MLABCELL_X21_Y14_N12
AC1L76_adder_eqn = ( !ND2_result[19] $ (!ND1_result[19] $ (AC1L523)) ) + ( AC1L73 ) + ( AC1L72 );
AC1L76 = CARRY(AC1L76_adder_eqn);

--AC1L77 is nios_system:NiosII|filter:filter_0|Add0~43 at MLABCELL_X21_Y14_N12
AC1L77_share_eqn = (!ND2_result[19] & (ND1_result[19] & AC1L523)) # (ND2_result[19] & ((AC1L523) # (ND1_result[19])));
AC1L77 = SHARE(AC1L77_share_eqn);


--AC1L203 is nios_system:NiosII|filter:filter_0|Add3~105 at LABCELL_X19_Y14_N42
AC1L203_adder_eqn = ( !ND4_result[19] $ (!ND5_result[19] $ (ND3_result[19])) ) + ( AC1L201 ) + ( AC1L200 );
AC1L203 = SUM(AC1L203_adder_eqn);

--AC1L204 is nios_system:NiosII|filter:filter_0|Add3~106 at LABCELL_X19_Y14_N42
AC1L204_adder_eqn = ( !ND4_result[19] $ (!ND5_result[19] $ (ND3_result[19])) ) + ( AC1L201 ) + ( AC1L200 );
AC1L204 = CARRY(AC1L204_adder_eqn);

--AC1L205 is nios_system:NiosII|filter:filter_0|Add3~107 at LABCELL_X19_Y14_N42
AC1L205_share_eqn = (!ND4_result[19] & (ND5_result[19] & ND3_result[19])) # (ND4_result[19] & ((ND3_result[19]) # (ND5_result[19])));
AC1L205 = SHARE(AC1L205_share_eqn);


--AC1L399 is nios_system:NiosII|filter:filter_0|Add11~45 at LABCELL_X18_Y10_N45
AC1L399_adder_eqn = ( !AC1L335 $ (!AC1L271 $ (AC1L463)) ) + ( AC1L397 ) + ( AC1L396 );
AC1L399 = SUM(AC1L399_adder_eqn);

--AC1L400 is nios_system:NiosII|filter:filter_0|Add11~46 at LABCELL_X18_Y10_N45
AC1L400_adder_eqn = ( !AC1L335 $ (!AC1L271 $ (AC1L463)) ) + ( AC1L397 ) + ( AC1L396 );
AC1L400 = CARRY(AC1L400_adder_eqn);

--AC1L401 is nios_system:NiosII|filter:filter_0|Add11~47 at LABCELL_X18_Y10_N45
AC1L401_share_eqn = (!AC1L335 & (AC1L271 & AC1L463)) # (AC1L335 & ((AC1L463) # (AC1L271)));
AC1L401 = SHARE(AC1L401_share_eqn);


--AC1L79 is nios_system:NiosII|filter:filter_0|Add0~45 at MLABCELL_X21_Y14_N15
AC1L79_adder_eqn = ( !ND2_result[20] $ (!ND1_result[20] $ (AC1L527)) ) + ( AC1L77 ) + ( AC1L76 );
AC1L79 = SUM(AC1L79_adder_eqn);

--AC1L80 is nios_system:NiosII|filter:filter_0|Add0~46 at MLABCELL_X21_Y14_N15
AC1L80_adder_eqn = ( !ND2_result[20] $ (!ND1_result[20] $ (AC1L527)) ) + ( AC1L77 ) + ( AC1L76 );
AC1L80 = CARRY(AC1L80_adder_eqn);

--AC1L81 is nios_system:NiosII|filter:filter_0|Add0~47 at MLABCELL_X21_Y14_N15
AC1L81_share_eqn = (!ND2_result[20] & (ND1_result[20] & AC1L527)) # (ND2_result[20] & ((AC1L527) # (ND1_result[20])));
AC1L81 = SHARE(AC1L81_share_eqn);


--AC1L207 is nios_system:NiosII|filter:filter_0|Add3~109 at LABCELL_X19_Y14_N45
AC1L207_adder_eqn = ( !ND5_result[20] $ (!ND4_result[20] $ (ND3_result[20])) ) + ( AC1L205 ) + ( AC1L204 );
AC1L207 = SUM(AC1L207_adder_eqn);

--AC1L208 is nios_system:NiosII|filter:filter_0|Add3~110 at LABCELL_X19_Y14_N45
AC1L208_adder_eqn = ( !ND5_result[20] $ (!ND4_result[20] $ (ND3_result[20])) ) + ( AC1L205 ) + ( AC1L204 );
AC1L208 = CARRY(AC1L208_adder_eqn);

--AC1L209 is nios_system:NiosII|filter:filter_0|Add3~111 at LABCELL_X19_Y14_N45
AC1L209_share_eqn = (!ND5_result[20] & (ND4_result[20] & ND3_result[20])) # (ND5_result[20] & ((ND3_result[20]) # (ND4_result[20])));
AC1L209 = SHARE(AC1L209_share_eqn);


--AC1L403 is nios_system:NiosII|filter:filter_0|Add11~49 at LABCELL_X18_Y10_N48
AC1L403_adder_eqn = ( !AC1L339 $ (!AC1L467 $ (AC1L275)) ) + ( AC1L401 ) + ( AC1L400 );
AC1L403 = SUM(AC1L403_adder_eqn);

--AC1L404 is nios_system:NiosII|filter:filter_0|Add11~50 at LABCELL_X18_Y10_N48
AC1L404_adder_eqn = ( !AC1L339 $ (!AC1L467 $ (AC1L275)) ) + ( AC1L401 ) + ( AC1L400 );
AC1L404 = CARRY(AC1L404_adder_eqn);

--AC1L405 is nios_system:NiosII|filter:filter_0|Add11~51 at LABCELL_X18_Y10_N48
AC1L405_share_eqn = (!AC1L339 & (AC1L467 & AC1L275)) # (AC1L339 & ((AC1L275) # (AC1L467)));
AC1L405 = SHARE(AC1L405_share_eqn);


--AC1L83 is nios_system:NiosII|filter:filter_0|Add0~49 at MLABCELL_X21_Y14_N18
AC1L83_adder_eqn = ( !ND2_result[21] $ (!ND1_result[21] $ (AC1L531)) ) + ( AC1L81 ) + ( AC1L80 );
AC1L83 = SUM(AC1L83_adder_eqn);

--AC1L84 is nios_system:NiosII|filter:filter_0|Add0~50 at MLABCELL_X21_Y14_N18
AC1L84_adder_eqn = ( !ND2_result[21] $ (!ND1_result[21] $ (AC1L531)) ) + ( AC1L81 ) + ( AC1L80 );
AC1L84 = CARRY(AC1L84_adder_eqn);

--AC1L85 is nios_system:NiosII|filter:filter_0|Add0~51 at MLABCELL_X21_Y14_N18
AC1L85_share_eqn = (!ND2_result[21] & (ND1_result[21] & AC1L531)) # (ND2_result[21] & ((AC1L531) # (ND1_result[21])));
AC1L85 = SHARE(AC1L85_share_eqn);


--AC1L211 is nios_system:NiosII|filter:filter_0|Add3~113 at LABCELL_X19_Y14_N48
AC1L211_adder_eqn = ( !ND3_result[21] $ (!ND4_result[21] $ (ND5_result[21])) ) + ( AC1L209 ) + ( AC1L208 );
AC1L211 = SUM(AC1L211_adder_eqn);

--AC1L212 is nios_system:NiosII|filter:filter_0|Add3~114 at LABCELL_X19_Y14_N48
AC1L212_adder_eqn = ( !ND3_result[21] $ (!ND4_result[21] $ (ND5_result[21])) ) + ( AC1L209 ) + ( AC1L208 );
AC1L212 = CARRY(AC1L212_adder_eqn);

--AC1L213 is nios_system:NiosII|filter:filter_0|Add3~115 at LABCELL_X19_Y14_N48
AC1L213_share_eqn = (!ND3_result[21] & (ND4_result[21] & ND5_result[21])) # (ND3_result[21] & ((ND5_result[21]) # (ND4_result[21])));
AC1L213 = SHARE(AC1L213_share_eqn);


--AC1L407 is nios_system:NiosII|filter:filter_0|Add11~53 at LABCELL_X18_Y10_N51
AC1L407_adder_eqn = ( !AC1L343 $ (!AC1L471 $ (AC1L279)) ) + ( AC1L405 ) + ( AC1L404 );
AC1L407 = SUM(AC1L407_adder_eqn);

--AC1L408 is nios_system:NiosII|filter:filter_0|Add11~54 at LABCELL_X18_Y10_N51
AC1L408_adder_eqn = ( !AC1L343 $ (!AC1L471 $ (AC1L279)) ) + ( AC1L405 ) + ( AC1L404 );
AC1L408 = CARRY(AC1L408_adder_eqn);

--AC1L409 is nios_system:NiosII|filter:filter_0|Add11~55 at LABCELL_X18_Y10_N51
AC1L409_share_eqn = (!AC1L343 & (AC1L471 & AC1L279)) # (AC1L343 & ((AC1L279) # (AC1L471)));
AC1L409 = SHARE(AC1L409_share_eqn);


--AC1L87 is nios_system:NiosII|filter:filter_0|Add0~53 at MLABCELL_X21_Y14_N21
AC1L87_adder_eqn = ( !ND2_result[22] $ (!AC1L535 $ (ND1_result[22])) ) + ( AC1L85 ) + ( AC1L84 );
AC1L87 = SUM(AC1L87_adder_eqn);

--AC1L88 is nios_system:NiosII|filter:filter_0|Add0~54 at MLABCELL_X21_Y14_N21
AC1L88_adder_eqn = ( !ND2_result[22] $ (!AC1L535 $ (ND1_result[22])) ) + ( AC1L85 ) + ( AC1L84 );
AC1L88 = CARRY(AC1L88_adder_eqn);

--AC1L89 is nios_system:NiosII|filter:filter_0|Add0~55 at MLABCELL_X21_Y14_N21
AC1L89_share_eqn = (!ND2_result[22] & (AC1L535 & ND1_result[22])) # (ND2_result[22] & ((ND1_result[22]) # (AC1L535)));
AC1L89 = SHARE(AC1L89_share_eqn);


--AC1L215 is nios_system:NiosII|filter:filter_0|Add3~117 at LABCELL_X19_Y14_N51
AC1L215_adder_eqn = ( !ND5_result[22] $ (!ND4_result[22] $ (ND3_result[22])) ) + ( AC1L213 ) + ( AC1L212 );
AC1L215 = SUM(AC1L215_adder_eqn);

--AC1L216 is nios_system:NiosII|filter:filter_0|Add3~118 at LABCELL_X19_Y14_N51
AC1L216_adder_eqn = ( !ND5_result[22] $ (!ND4_result[22] $ (ND3_result[22])) ) + ( AC1L213 ) + ( AC1L212 );
AC1L216 = CARRY(AC1L216_adder_eqn);

--AC1L217 is nios_system:NiosII|filter:filter_0|Add3~119 at LABCELL_X19_Y14_N51
AC1L217_share_eqn = (!ND5_result[22] & (ND4_result[22] & ND3_result[22])) # (ND5_result[22] & ((ND3_result[22]) # (ND4_result[22])));
AC1L217 = SHARE(AC1L217_share_eqn);


--AC1L411 is nios_system:NiosII|filter:filter_0|Add11~57 at LABCELL_X18_Y10_N54
AC1L411_adder_eqn = ( !AC1L475 $ (!AC1L347 $ (AC1L283)) ) + ( AC1L409 ) + ( AC1L408 );
AC1L411 = SUM(AC1L411_adder_eqn);

--AC1L412 is nios_system:NiosII|filter:filter_0|Add11~58 at LABCELL_X18_Y10_N54
AC1L412_adder_eqn = ( !AC1L475 $ (!AC1L347 $ (AC1L283)) ) + ( AC1L409 ) + ( AC1L408 );
AC1L412 = CARRY(AC1L412_adder_eqn);

--AC1L413 is nios_system:NiosII|filter:filter_0|Add11~59 at LABCELL_X18_Y10_N54
AC1L413_share_eqn = (!AC1L475 & (AC1L347 & AC1L283)) # (AC1L475 & ((AC1L283) # (AC1L347)));
AC1L413 = SHARE(AC1L413_share_eqn);


--AC1L91 is nios_system:NiosII|filter:filter_0|Add0~57 at MLABCELL_X21_Y14_N24
AC1L91_adder_eqn = ( !ND2_result[23] $ (!AC1L539 $ (ND1_result[23])) ) + ( AC1L89 ) + ( AC1L88 );
AC1L91 = SUM(AC1L91_adder_eqn);

--AC1L92 is nios_system:NiosII|filter:filter_0|Add0~58 at MLABCELL_X21_Y14_N24
AC1L92_adder_eqn = ( !ND2_result[23] $ (!AC1L539 $ (ND1_result[23])) ) + ( AC1L89 ) + ( AC1L88 );
AC1L92 = CARRY(AC1L92_adder_eqn);

--AC1L93 is nios_system:NiosII|filter:filter_0|Add0~59 at MLABCELL_X21_Y14_N24
AC1L93_share_eqn = (!ND2_result[23] & (AC1L539 & ND1_result[23])) # (ND2_result[23] & ((ND1_result[23]) # (AC1L539)));
AC1L93 = SHARE(AC1L93_share_eqn);


--AC1L219 is nios_system:NiosII|filter:filter_0|Add3~121 at LABCELL_X19_Y14_N54
AC1L219_adder_eqn = ( !ND5_result[23] $ (!ND3_result[23] $ (ND4_result[23])) ) + ( AC1L217 ) + ( AC1L216 );
AC1L219 = SUM(AC1L219_adder_eqn);

--AC1L220 is nios_system:NiosII|filter:filter_0|Add3~122 at LABCELL_X19_Y14_N54
AC1L220_adder_eqn = ( !ND5_result[23] $ (!ND3_result[23] $ (ND4_result[23])) ) + ( AC1L217 ) + ( AC1L216 );
AC1L220 = CARRY(AC1L220_adder_eqn);

--AC1L221 is nios_system:NiosII|filter:filter_0|Add3~123 at LABCELL_X19_Y14_N54
AC1L221_share_eqn = (!ND5_result[23] & (ND3_result[23] & ND4_result[23])) # (ND5_result[23] & ((ND4_result[23]) # (ND3_result[23])));
AC1L221 = SHARE(AC1L221_share_eqn);


--AC1L415 is nios_system:NiosII|filter:filter_0|Add11~61 at LABCELL_X18_Y10_N57
AC1L415_adder_eqn = ( !AC1L479 $ (!AC1L351 $ (AC1L287)) ) + ( AC1L413 ) + ( AC1L412 );
AC1L415 = SUM(AC1L415_adder_eqn);

--AC1L416 is nios_system:NiosII|filter:filter_0|Add11~62 at LABCELL_X18_Y10_N57
AC1L416_adder_eqn = ( !AC1L479 $ (!AC1L351 $ (AC1L287)) ) + ( AC1L413 ) + ( AC1L412 );
AC1L416 = CARRY(AC1L416_adder_eqn);

--AC1L417 is nios_system:NiosII|filter:filter_0|Add11~63 at LABCELL_X18_Y10_N57
AC1L417_share_eqn = (!AC1L479 & (AC1L351 & AC1L287)) # (AC1L479 & ((AC1L287) # (AC1L351)));
AC1L417 = SHARE(AC1L417_share_eqn);


--AC1L95 is nios_system:NiosII|filter:filter_0|Add0~61 at MLABCELL_X21_Y14_N27
AC1L95_adder_eqn = ( !AC1L543 $ (!ND2_result[24] $ (ND1_result[24])) ) + ( AC1L93 ) + ( AC1L92 );
AC1L95 = SUM(AC1L95_adder_eqn);

--AC1L96 is nios_system:NiosII|filter:filter_0|Add0~62 at MLABCELL_X21_Y14_N27
AC1L96_adder_eqn = ( !AC1L543 $ (!ND2_result[24] $ (ND1_result[24])) ) + ( AC1L93 ) + ( AC1L92 );
AC1L96 = CARRY(AC1L96_adder_eqn);

--AC1L97 is nios_system:NiosII|filter:filter_0|Add0~63 at MLABCELL_X21_Y14_N27
AC1L97_share_eqn = (!AC1L543 & (ND2_result[24] & ND1_result[24])) # (AC1L543 & ((ND1_result[24]) # (ND2_result[24])));
AC1L97 = SHARE(AC1L97_share_eqn);


--AC1L223 is nios_system:NiosII|filter:filter_0|Add3~125 at LABCELL_X19_Y14_N57
AC1L223_adder_eqn = ( !ND3_result[24] $ (!ND4_result[24] $ (ND5_result[24])) ) + ( AC1L221 ) + ( AC1L220 );
AC1L223 = SUM(AC1L223_adder_eqn);

--AC1L224 is nios_system:NiosII|filter:filter_0|Add3~126 at LABCELL_X19_Y14_N57
AC1L224_adder_eqn = ( !ND3_result[24] $ (!ND4_result[24] $ (ND5_result[24])) ) + ( AC1L221 ) + ( AC1L220 );
AC1L224 = CARRY(AC1L224_adder_eqn);

--AC1L225 is nios_system:NiosII|filter:filter_0|Add3~127 at LABCELL_X19_Y14_N57
AC1L225_share_eqn = (!ND3_result[24] & (ND4_result[24] & ND5_result[24])) # (ND3_result[24] & ((ND5_result[24]) # (ND4_result[24])));
AC1L225 = SHARE(AC1L225_share_eqn);


--JF1_R_ctrl_st is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X45_Y7_N37
--register power-up is low

JF1_R_ctrl_st = DFFEAS(JF1L294, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , !JF1_D_iw[2],  );


--JE4_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1] at FF_X31_Y4_N14
--register power-up is low

JE4_byteen_reg[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_d_byteenable[3],  , JE4_use_reg, VCC);


--JE4_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0] at FF_X31_Y4_N47
--register power-up is low

JE4_byteen_reg[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_d_byteenable[2],  , JE4_use_reg, VCC);


--ZB1_s_serial_transfer.STATE_6_POST_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ at FF_X33_Y12_N1
--register power-up is low

ZB1_s_serial_transfer.STATE_6_POST_READ = DFFEAS(ZB1L7, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--JF1_F_pc[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[21] at FF_X36_Y4_N53
--register power-up is low

JF1_F_pc[21] = DFFEAS(JF1L744, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[20] at FF_X36_Y4_N31
--register power-up is low

JF1_F_pc[20] = DFFEAS(JF1L743, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[18] at FF_X36_Y4_N34
--register power-up is low

JF1_F_pc[18] = DFFEAS(JF1L741, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[17] at FF_X36_Y4_N49
--register power-up is low

JF1_F_pc[17] = DFFEAS(JF1L740, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X36_Y5_N28
--register power-up is low

JF1_F_pc[13] = DFFEAS(JF1L736, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[15] at FF_X36_Y4_N38
--register power-up is low

JF1_F_pc[15] = DFFEAS(JF1L738, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X36_Y4_N40
--register power-up is low

JF1_F_pc[12] = DFFEAS(JF1L735, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X36_Y5_N34
--register power-up is low

JF1_F_pc[11] = DFFEAS(JF1L734, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X36_Y5_N52
--register power-up is low

JF1_F_pc[10] = DFFEAS(JF1L733, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X36_Y5_N46
--register power-up is low

JF1_F_pc[9] = DFFEAS(JF1L732, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[16] at FF_X43_Y4_N4
--register power-up is low

JF1_F_pc[16] = DFFEAS(JF1L739, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[19] at FF_X43_Y4_N19
--register power-up is low

JF1_F_pc[19] = DFFEAS(JF1L742, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[23] at FF_X43_Y4_N22
--register power-up is low

JF1_F_pc[23] = DFFEAS(JF1L746, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[22] at FF_X36_Y4_N47
--register power-up is low

JF1_F_pc[22] = DFFEAS(JF1L745, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--VE4_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X27_Y10_N50
--register power-up is low

VE4_burst_uncompress_address_base[1] = DFFEAS(VE4L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4L2, ZD4_mem[0][19],  ,  , !ZD4_mem[0][52]);


--VE4_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X27_Y10_N34
--register power-up is low

VE4_burst_uncompress_address_offset[1] = DFFEAS(VE4L2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4L2, A1L616,  ,  , !ZD4_mem[0][52]);


--ZD9_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87] at FF_X31_Y5_N40
--register power-up is low

ZD9_mem[0][87] = DFFEAS(ZD9L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L1, ZD9_mem[1][87],  ,  , ZD9_mem_used[1]);


--ZD9_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88] at FF_X31_Y5_N31
--register power-up is low

ZD9_mem[0][88] = DFFEAS(ZD9L16, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L1, ZD9_mem[1][88],  ,  , ZD9_mem_used[1]);


--ZD9_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19] at FF_X31_Y5_N1
--register power-up is low

ZD9_mem[0][19] = DFFEAS(ZD9L10, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L1, ZD9_mem[1][19],  ,  , ZD9_mem_used[1]);


--VE9_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X30_Y5_N37
--register power-up is low

VE9_burst_uncompress_address_base[1] = DFFEAS(VE9L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9L2, ZD9_mem[0][19],  ,  , !ZD9_mem[0][52]);


--VE9_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X30_Y5_N35
--register power-up is low

VE9_burst_uncompress_address_offset[1] = DFFEAS(VE9L2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9L2, A1L616,  ,  , !ZD9_mem[0][52]);


--JF1L102 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X42_Y5_N3
JF1L102_adder_eqn = ( JF1_E_src1[0] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[0]) ) + ( JF1L211 );
JF1L102 = SUM(JF1L102_adder_eqn);

--JF1L103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X42_Y5_N3
JF1L103_adder_eqn = ( JF1_E_src1[0] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[0]) ) + ( JF1L211 );
JF1L103 = CARRY(JF1L103_adder_eqn);


--JF1_D_iw[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X37_Y8_N13
--register power-up is low

JF1_D_iw[0] = DFFEAS(JF1L660, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X37_Y8_N17
--register power-up is low

JF1_D_iw[2] = DFFEAS(JF1L662, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X42_Y5_N6
JF1L106_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[1]) ) + ( JF1_E_src1[1] ) + ( JF1L103 );
JF1L106 = SUM(JF1L106_adder_eqn);

--JF1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X42_Y5_N6
JF1L107_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[1]) ) + ( JF1_E_src1[1] ) + ( JF1L103 );
JF1L107 = CARRY(JF1L107_adder_eqn);


--JF1_E_shift_rot_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X40_Y3_N16
--register power-up is low

JF1_E_shift_rot_result[5] = DFFEAS(JF1L493, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[5],  ,  , JF1_E_new_inst);


--JF1_E_src2[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X43_Y6_N4
--register power-up is low

JF1_E_src2[5] = DFFEAS(JF1L568, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[5],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X42_Y5_N18
JF1L110_adder_eqn = ( JF1_E_src1[5] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[5]) ) + ( JF1L207 );
JF1L110 = SUM(JF1L110_adder_eqn);

--JF1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X42_Y5_N18
JF1L111_adder_eqn = ( JF1_E_src1[5] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[5]) ) + ( JF1L207 );
JF1L111 = CARRY(JF1L111_adder_eqn);


--JF1_E_shift_rot_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X40_Y4_N53
--register power-up is low

JF1_E_shift_rot_result[22] = DFFEAS(JF1L510, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[22],  ,  , JF1_E_new_inst);


--JF1_E_src2[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X46_Y6_N49
--register power-up is low

JF1_E_src2[22] = DFFEAS(JF1L834, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X42_Y4_N9
JF1L114_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[22]) ) + ( JF1_E_src1[22] ) + ( JF1L147 );
JF1L114 = SUM(JF1L114_adder_eqn);

--JF1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X42_Y4_N9
JF1L115_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[22]) ) + ( JF1_E_src1[22] ) + ( JF1L147 );
JF1L115 = CARRY(JF1L115_adder_eqn);


--JF1_E_shift_rot_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X40_Y4_N22
--register power-up is low

JF1_E_shift_rot_result[23] = DFFEAS(JF1L511, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[23],  ,  , JF1_E_new_inst);


--JF1_E_src2[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X46_Y6_N58
--register power-up is low

JF1_E_src2[23] = DFFEAS(JF1L835, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X42_Y4_N12
JF1L118_adder_eqn = ( JF1_E_src1[23] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[23]) ) + ( JF1L115 );
JF1L118 = SUM(JF1L118_adder_eqn);

--JF1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X42_Y4_N12
JF1L119_adder_eqn = ( JF1_E_src1[23] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[23]) ) + ( JF1L115 );
JF1L119 = CARRY(JF1L119_adder_eqn);


--JF1_E_shift_rot_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X40_Y4_N29
--register power-up is low

JF1_E_shift_rot_result[24] = DFFEAS(JF1L512, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[24],  ,  , JF1_E_new_inst);


--JF1_E_src2[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X46_Y6_N14
--register power-up is low

JF1_E_src2[24] = DFFEAS(JF1L836, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X42_Y4_N15
JF1L122_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[24]) ) + ( JF1_E_src1[24] ) + ( JF1L119 );
JF1L122 = SUM(JF1L122_adder_eqn);

--JF1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X42_Y4_N15
JF1L123_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[24]) ) + ( JF1_E_src1[24] ) + ( JF1L119 );
JF1L123 = CARRY(JF1L123_adder_eqn);


--JF1_E_shift_rot_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X40_Y4_N19
--register power-up is low

JF1_E_shift_rot_result[25] = DFFEAS(JF1L513, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[25],  ,  , JF1_E_new_inst);


--JF1_E_src2[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X46_Y6_N7
--register power-up is low

JF1_E_src2[25] = DFFEAS(JF1L837, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X42_Y4_N18
JF1L126_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[25]) ) + ( JF1L551Q ) + ( JF1L123 );
JF1L126 = SUM(JF1L126_adder_eqn);

--JF1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X42_Y4_N18
JF1L127_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[25]) ) + ( JF1L551Q ) + ( JF1L123 );
JF1L127 = CARRY(JF1L127_adder_eqn);


--JF1_E_shift_rot_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X40_Y4_N25
--register power-up is low

JF1_E_shift_rot_result[26] = DFFEAS(JF1L514, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1L553Q,  ,  , JF1_E_new_inst);


--JF1_E_src2[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X46_Y6_N25
--register power-up is low

JF1_E_src2[26] = DFFEAS(JF1L838, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X42_Y4_N21
JF1L130_adder_eqn = ( JF1L553Q ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[26]) ) + ( JF1L127 );
JF1L130 = SUM(JF1L130_adder_eqn);

--JF1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X42_Y4_N21
JF1L131_adder_eqn = ( JF1L553Q ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[26]) ) + ( JF1L127 );
JF1L131 = CARRY(JF1L131_adder_eqn);


--JF1_E_shift_rot_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X40_Y5_N50
--register power-up is low

JF1_E_shift_rot_result[18] = DFFEAS(JF1L506, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[18],  ,  , JF1_E_new_inst);


--JF1_E_src2[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X45_Y6_N4
--register power-up is low

JF1_E_src2[18] = DFFEAS(JF1L830, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X42_Y5_N57
JF1L134_adder_eqn = ( JF1_E_src1[18] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[18]) ) + ( JF1L167 );
JF1L134 = SUM(JF1L134_adder_eqn);

--JF1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X42_Y5_N57
JF1L135_adder_eqn = ( JF1_E_src1[18] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[18]) ) + ( JF1L167 );
JF1L135 = CARRY(JF1L135_adder_eqn);


--JF1_E_shift_rot_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X40_Y5_N44
--register power-up is low

JF1_E_shift_rot_result[19] = DFFEAS(JF1L507, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[19],  ,  , JF1_E_new_inst);


--JF1_E_src2[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X45_Y6_N58
--register power-up is low

JF1_E_src2[19] = DFFEAS(JF1L831, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X42_Y4_N0
JF1L138_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[19]) ) + ( JF1_E_src1[19] ) + ( JF1L135 );
JF1L138 = SUM(JF1L138_adder_eqn);

--JF1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X42_Y4_N0
JF1L139_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[19]) ) + ( JF1_E_src1[19] ) + ( JF1L135 );
JF1L139 = CARRY(JF1L139_adder_eqn);


--JF1_E_shift_rot_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X40_Y5_N46
--register power-up is low

JF1_E_shift_rot_result[20] = DFFEAS(JF1L508, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[20],  ,  , JF1_E_new_inst);


--JF1_E_src2[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X46_Y6_N19
--register power-up is low

JF1_E_src2[20] = DFFEAS(JF1L832, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X42_Y4_N3
JF1L142_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[20]) ) + ( JF1_E_src1[20] ) + ( JF1L139 );
JF1L142 = SUM(JF1L142_adder_eqn);

--JF1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X42_Y4_N3
JF1L143_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[20]) ) + ( JF1_E_src1[20] ) + ( JF1L139 );
JF1L143 = CARRY(JF1L143_adder_eqn);


--JF1_E_shift_rot_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X40_Y4_N44
--register power-up is low

JF1_E_shift_rot_result[21] = DFFEAS(JF1L509, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[21],  ,  , JF1_E_new_inst);


--JF1_E_src2[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X46_Y6_N28
--register power-up is low

JF1_E_src2[21] = DFFEAS(JF1L833, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X42_Y4_N6
JF1L146_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[21]) ) + ( JF1L546Q ) + ( JF1L143 );
JF1L146 = SUM(JF1L146_adder_eqn);

--JF1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X42_Y4_N6
JF1L147_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[21]) ) + ( JF1L546Q ) + ( JF1L143 );
JF1L147 = CARRY(JF1L147_adder_eqn);


--JF1_E_shift_rot_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X40_Y5_N25
--register power-up is low

JF1_E_shift_rot_result[13] = DFFEAS(JF1L501, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[13],  ,  , JF1_E_new_inst);


--JF1_E_src2[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X43_Y6_N1
--register power-up is low

JF1_E_src2[13] = DFFEAS(JF1L584, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[13],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X42_Y5_N42
JF1L150_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[13]) ) + ( JF1_E_src1[13] ) + ( JF1L175 );
JF1L150 = SUM(JF1L150_adder_eqn);

--JF1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X42_Y5_N42
JF1L151_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[13]) ) + ( JF1_E_src1[13] ) + ( JF1L175 );
JF1L151 = CARRY(JF1L151_adder_eqn);


--JF1_E_shift_rot_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X40_Y5_N58
--register power-up is low

JF1_E_shift_rot_result[14] = DFFEAS(JF1L502, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[14],  ,  , JF1_E_new_inst);


--JF1_E_src2[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X43_Y6_N31
--register power-up is low

JF1_E_src2[14] = DFFEAS(JF1L587, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[14],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X42_Y5_N45
JF1L154_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[14]) ) + ( JF1_E_src1[14] ) + ( JF1L151 );
JF1L154 = SUM(JF1L154_adder_eqn);

--JF1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X42_Y5_N45
JF1L155_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[14]) ) + ( JF1_E_src1[14] ) + ( JF1L151 );
JF1L155 = CARRY(JF1L155_adder_eqn);


--JF1_E_shift_rot_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X40_Y5_N37
--register power-up is low

JF1_E_shift_rot_result[15] = DFFEAS(JF1L503, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[15],  ,  , JF1_E_new_inst);


--JF1_E_src2[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X43_Y6_N34
--register power-up is low

JF1_E_src2[15] = DFFEAS(JF1L589, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[15],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X42_Y5_N48
JF1L158_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[15]) ) + ( JF1_E_src1[15] ) + ( JF1L155 );
JF1L158 = SUM(JF1L158_adder_eqn);

--JF1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X42_Y5_N48
JF1L159_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[15]) ) + ( JF1_E_src1[15] ) + ( JF1L155 );
JF1L159 = CARRY(JF1L159_adder_eqn);


--JF1_E_shift_rot_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X40_Y5_N40
--register power-up is low

JF1_E_shift_rot_result[16] = DFFEAS(JF1L504, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1L540Q,  ,  , JF1_E_new_inst);


--JF1_E_src2[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X42_Y7_N49
--register power-up is low

JF1_E_src2[16] = DFFEAS(JF1L828, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X42_Y5_N51
JF1L162_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[16]) ) + ( JF1L540Q ) + ( JF1L159 );
JF1L162 = SUM(JF1L162_adder_eqn);

--JF1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X42_Y5_N51
JF1L163_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[16]) ) + ( JF1L540Q ) + ( JF1L159 );
JF1L163 = CARRY(JF1L163_adder_eqn);


--JF1_E_shift_rot_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X40_Y5_N8
--register power-up is low

JF1_E_shift_rot_result[17] = DFFEAS(JF1L505, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[17],  ,  , JF1_E_new_inst);


--JF1_E_src2[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X45_Y6_N1
--register power-up is low

JF1_E_src2[17] = DFFEAS(JF1L829, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X42_Y5_N54
JF1L166_adder_eqn = ( JF1_E_src1[17] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[17]) ) + ( JF1L163 );
JF1L166 = SUM(JF1L166_adder_eqn);

--JF1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at LABCELL_X42_Y5_N54
JF1L167_adder_eqn = ( JF1_E_src1[17] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[17]) ) + ( JF1L163 );
JF1L167 = CARRY(JF1L167_adder_eqn);


--JF1_E_shift_rot_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X40_Y5_N28
--register power-up is low

JF1_E_shift_rot_result[11] = DFFEAS(JF1L499, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[11],  ,  , JF1_E_new_inst);


--JF1_E_src2[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X43_Y6_N49
--register power-up is low

JF1_E_src2[11] = DFFEAS(JF1L580, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[11],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X42_Y5_N36
JF1L170_adder_eqn = ( JF1_E_src1[11] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[11]) ) + ( JF1L191 );
JF1L170 = SUM(JF1L170_adder_eqn);

--JF1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X42_Y5_N36
JF1L171_adder_eqn = ( JF1_E_src1[11] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[11]) ) + ( JF1L191 );
JF1L171 = CARRY(JF1L171_adder_eqn);


--JF1_E_shift_rot_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X40_Y5_N56
--register power-up is low

JF1_E_shift_rot_result[12] = DFFEAS(JF1L500, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[12],  ,  , JF1_E_new_inst);


--JF1_E_src2[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X43_Y6_N53
--register power-up is low

JF1_E_src2[12] = DFFEAS(JF1L582, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[12],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X42_Y5_N39
JF1L174_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[12]) ) + ( JF1_E_src1[12] ) + ( JF1L171 );
JF1L174 = SUM(JF1L174_adder_eqn);

--JF1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X42_Y5_N39
JF1L175_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[12]) ) + ( JF1_E_src1[12] ) + ( JF1L171 );
JF1L175 = CARRY(JF1L175_adder_eqn);


--JF1_E_shift_rot_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X40_Y3_N10
--register power-up is low

JF1_E_shift_rot_result[7] = DFFEAS(JF1L495, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[7],  ,  , JF1_E_new_inst);


--JF1_E_src2[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X43_Y6_N44
--register power-up is low

JF1_E_src2[7] = DFFEAS(JF1L572, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[7],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at LABCELL_X42_Y5_N24
JF1L178_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[7]) ) + ( JF1_E_src1[7] ) + ( JF1L199 );
JF1L178 = SUM(JF1L178_adder_eqn);

--JF1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X42_Y5_N24
JF1L179_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[7]) ) + ( JF1_E_src1[7] ) + ( JF1L199 );
JF1L179 = CARRY(JF1L179_adder_eqn);


--JF1_E_shift_rot_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X40_Y3_N37
--register power-up is low

JF1_E_shift_rot_result[8] = DFFEAS(JF1L496, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[8],  ,  , JF1_E_new_inst);


--JF1_E_src2[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X43_Y6_N46
--register power-up is low

JF1_E_src2[8] = DFFEAS(JF1L574, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[8],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X42_Y5_N27
JF1L182_adder_eqn = ( JF1_E_src1[8] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[8]) ) + ( JF1L179 );
JF1L182 = SUM(JF1L182_adder_eqn);

--JF1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X42_Y5_N27
JF1L183_adder_eqn = ( JF1_E_src1[8] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[8]) ) + ( JF1L179 );
JF1L183 = CARRY(JF1L183_adder_eqn);


--JF1_E_shift_rot_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X40_Y5_N16
--register power-up is low

JF1_E_shift_rot_result[9] = DFFEAS(JF1L497, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1L532Q,  ,  , JF1_E_new_inst);


--JF1_E_src2[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X43_Y6_N25
--register power-up is low

JF1_E_src2[9] = DFFEAS(JF1L576, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[9],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X42_Y5_N30
JF1L186_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[9]) ) + ( JF1L532Q ) + ( JF1L183 );
JF1L186 = SUM(JF1L186_adder_eqn);

--JF1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X42_Y5_N30
JF1L187_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[9]) ) + ( JF1L532Q ) + ( JF1L183 );
JF1L187 = CARRY(JF1L187_adder_eqn);


--JF1_E_shift_rot_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X40_Y5_N10
--register power-up is low

JF1_E_shift_rot_result[10] = DFFEAS(JF1L498, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[10],  ,  , JF1_E_new_inst);


--JF1_E_src2[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X43_Y6_N28
--register power-up is low

JF1_E_src2[10] = DFFEAS(JF1L578, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[10],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X42_Y5_N33
JF1L190_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[10]) ) + ( JF1_E_src1[10] ) + ( JF1L187 );
JF1L190 = SUM(JF1L190_adder_eqn);

--JF1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X42_Y5_N33
JF1L191_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[10]) ) + ( JF1_E_src1[10] ) + ( JF1L187 );
JF1L191 = CARRY(JF1L191_adder_eqn);


--JF1_E_shift_rot_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X40_Y3_N46
--register power-up is low

JF1_E_shift_rot_result[3] = DFFEAS(JF1L491, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[3],  ,  , JF1_E_new_inst);


--JF1L194 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X42_Y5_N12
JF1L194_adder_eqn = ( JF1_E_src1[3] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[3]) ) + ( JF1L203 );
JF1L194 = SUM(JF1L194_adder_eqn);

--JF1L195 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X42_Y5_N12
JF1L195_adder_eqn = ( JF1_E_src1[3] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[3]) ) + ( JF1L203 );
JF1L195 = CARRY(JF1L195_adder_eqn);


--JF1_E_shift_rot_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X40_Y3_N25
--register power-up is low

JF1_E_shift_rot_result[6] = DFFEAS(JF1L494, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[6],  ,  , JF1_E_new_inst);


--JF1_E_src2[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X43_Y6_N56
--register power-up is low

JF1_E_src2[6] = DFFEAS(JF1L570, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[6],  , JF1L586, !JF1_R_src2_use_imm);


--JF1L198 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X42_Y5_N21
JF1L198_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[6]) ) + ( JF1_E_src1[6] ) + ( JF1L111 );
JF1L198 = SUM(JF1L198_adder_eqn);

--JF1L199 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X42_Y5_N21
JF1L199_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[6]) ) + ( JF1_E_src1[6] ) + ( JF1L111 );
JF1L199 = CARRY(JF1L199_adder_eqn);


--JF1_E_shift_rot_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X40_Y3_N56
--register power-up is low

JF1_E_shift_rot_result[2] = DFFEAS(JF1L490, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[2],  ,  , JF1_E_new_inst);


--JF1L202 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X42_Y5_N9
JF1L202_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[2]) ) + ( JF1_E_src1[2] ) + ( JF1L107 );
JF1L202 = SUM(JF1L202_adder_eqn);

--JF1L203 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X42_Y5_N9
JF1L203_adder_eqn = ( !JF1_E_alu_sub $ (!JF1_E_src2[2]) ) + ( JF1_E_src1[2] ) + ( JF1L107 );
JF1L203 = CARRY(JF1L203_adder_eqn);


--JF1_E_shift_rot_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X40_Y3_N52
--register power-up is low

JF1_E_shift_rot_result[4] = DFFEAS(JF1L492, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[4],  ,  , JF1_E_new_inst);


--JF1L206 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X42_Y5_N15
JF1L206_adder_eqn = ( JF1_E_src1[4] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[4]) ) + ( JF1L195 );
JF1L206 = SUM(JF1L206_adder_eqn);

--JF1L207 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X42_Y5_N15
JF1L207_adder_eqn = ( JF1_E_src1[4] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[4]) ) + ( JF1L195 );
JF1L207 = CARRY(JF1L207_adder_eqn);


--JF1_d_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X42_Y9_N29
--register power-up is low

JF1_d_writedata[16] = DFFEAS(JF1L1115, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[16],  ,  , JF1L606);


--PF2_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X41_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[0] = PF2_q_b[0]_PORT_B_data_out[0];

--PF2_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[31] = PF2_q_b[0]_PORT_B_data_out[31];

--PF2_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[30] = PF2_q_b[0]_PORT_B_data_out[30];

--PF2_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[29] = PF2_q_b[0]_PORT_B_data_out[29];

--PF2_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[28] = PF2_q_b[0]_PORT_B_data_out[28];

--PF2_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[27] = PF2_q_b[0]_PORT_B_data_out[27];

--PF2_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[26] = PF2_q_b[0]_PORT_B_data_out[26];

--PF2_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[25] = PF2_q_b[0]_PORT_B_data_out[25];

--PF2_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[24] = PF2_q_b[0]_PORT_B_data_out[24];

--PF2_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[23] = PF2_q_b[0]_PORT_B_data_out[23];

--PF2_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[22] = PF2_q_b[0]_PORT_B_data_out[22];

--PF2_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[21] = PF2_q_b[0]_PORT_B_data_out[21];

--PF2_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[20] = PF2_q_b[0]_PORT_B_data_out[20];

--PF2_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[19] = PF2_q_b[0]_PORT_B_data_out[19];

--PF2_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[18] = PF2_q_b[0]_PORT_B_data_out[18];

--PF2_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[17] = PF2_q_b[0]_PORT_B_data_out[17];

--PF2_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[16] = PF2_q_b[0]_PORT_B_data_out[16];

--PF2_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[15] = PF2_q_b[0]_PORT_B_data_out[15];

--PF2_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[14] = PF2_q_b[0]_PORT_B_data_out[14];

--PF2_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[13] = PF2_q_b[0]_PORT_B_data_out[13];

--PF2_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[12] = PF2_q_b[0]_PORT_B_data_out[12];

--PF2_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[11] = PF2_q_b[0]_PORT_B_data_out[11];

--PF2_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[10] = PF2_q_b[0]_PORT_B_data_out[10];

--PF2_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[9] = PF2_q_b[0]_PORT_B_data_out[9];

--PF2_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[8] = PF2_q_b[0]_PORT_B_data_out[8];

--PF2_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[7] = PF2_q_b[0]_PORT_B_data_out[7];

--PF2_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[6] = PF2_q_b[0]_PORT_B_data_out[6];

--PF2_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[5] = PF2_q_b[0]_PORT_B_data_out[5];

--PF2_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[4] = PF2_q_b[0]_PORT_B_data_out[4];

--PF2_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[3] = PF2_q_b[0]_PORT_B_data_out[3];

--PF2_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[2] = PF2_q_b[0]_PORT_B_data_out[2];

--PF2_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X41_Y6_N0
PF2_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF2_q_b[0]_PORT_A_data_in_reg = DFFE(PF2_q_b[0]_PORT_A_data_in, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF2_q_b[0]_PORT_A_address_reg = DFFE(PF2_q_b[0]_PORT_A_address, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_address = BUS(JF1_D_iw[22], JF1_D_iw[23], JF1_D_iw[24], JF1_D_iw[25], JF1_D_iw[26]);
PF2_q_b[0]_PORT_B_address_reg = DFFE(PF2_q_b[0]_PORT_B_address, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF2_q_b[0]_PORT_A_write_enable_reg = DFFE(PF2_q_b[0]_PORT_A_write_enable, PF2_q_b[0]_clock_0, , , );
PF2_q_b[0]_PORT_B_read_enable = VCC;
PF2_q_b[0]_PORT_B_read_enable_reg = DFFE(PF2_q_b[0]_PORT_B_read_enable, PF2_q_b[0]_clock_1, , , );
PF2_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF2_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF2_q_b[0]_PORT_B_data_out = MEMORY(PF2_q_b[0]_PORT_A_data_in_reg, , PF2_q_b[0]_PORT_A_address_reg, PF2_q_b[0]_PORT_B_address_reg, PF2_q_b[0]_PORT_A_write_enable_reg, , , PF2_q_b[0]_PORT_B_read_enable_reg, , , PF2_q_b[0]_clock_0, PF2_q_b[0]_clock_1, PF2_q_b[0]_clock_enable_0, , , , , );
PF2_q_b[1] = PF2_q_b[0]_PORT_B_data_out[1];


--JF1_d_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X40_Y10_N5
--register power-up is low

JF1_d_writedata[17] = DFFEAS(JF1L1118, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[17],  ,  , JF1L606);


--JF1_d_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X40_Y10_N55
--register power-up is low

JF1_d_writedata[18] = DFFEAS(JF1L1120, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[18],  ,  , JF1L606);


--JF1_d_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X40_Y10_N28
--register power-up is low

JF1_d_writedata[19] = DFFEAS(JF1L1122, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[19],  ,  , JF1L606);


--JF1_d_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X40_Y10_N2
--register power-up is low

JF1_d_writedata[20] = DFFEAS(JF1L1125, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[20],  ,  , JF1L606);


--JF1_d_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X42_Y9_N19
--register power-up is low

JF1_d_writedata[21] = DFFEAS(JF1L1127, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[21],  ,  , JF1L606);


--JF1_d_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X40_Y10_N59
--register power-up is low

JF1_d_writedata[22] = DFFEAS(JF1L1130, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[22],  ,  , JF1L606);


--JF1_d_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X40_Y10_N25
--register power-up is low

JF1_d_writedata[23] = DFFEAS(JF1L1132, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[23],  ,  , JF1L606);


--PD1_td_shift[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X21_Y7_N26
--register power-up is low

PD1_td_shift[0] = AMPP_FUNCTION(A1L6, PD1L74, !Q1_clr_reg, !S1_state[4], PD1L62);


--EG1_sr[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X17_Y5_N5
--register power-up is low

EG1_sr[1] = DFFEAS(EG1L58, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--JE4_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1] at FF_X27_Y3_N53
--register power-up is low

JE4_address_reg[1] = DFFEAS(JE4L34, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VCC,  ,  , !JE4_use_reg);


--YB1_done_dac_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync at FF_X37_Y13_N50
--register power-up is low

YB1_done_dac_channel_sync = DFFEAS(YB1L18, GLOBAL(VG1L41),  ,  ,  ,  ,  , KC1_r_sync_rst,  );


--RC1_data_out_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14] at FF_X39_Y14_N29
--register power-up is low

RC1_data_out_shift_reg[14] = DFFEAS(RC1L93, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--HD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~1 at LABCELL_X31_Y15_N30
HD1L2_adder_eqn = ( HD1_clk_counter[11] ) + ( GND ) + ( HD1L7 );
HD1L2 = SUM(HD1L2_adder_eqn);


--HD1_clk_counter[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[5] at FF_X31_Y15_N14
--register power-up is low

HD1_clk_counter[5] = DFFEAS(HD1L10, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[4] at FF_X31_Y15_N11
--register power-up is low

HD1_clk_counter[4] = DFFEAS(HD1L14, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[10] at FF_X31_Y15_N29
--register power-up is low

HD1_clk_counter[10] = DFFEAS(HD1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[9] at FF_X31_Y15_N25
--register power-up is low

HD1_clk_counter[9] = DFFEAS(HD1L18, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[8] at FF_X31_Y15_N23
--register power-up is low

HD1_clk_counter[8] = DFFEAS(HD1L22, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[7] at FF_X31_Y15_N19
--register power-up is low

HD1_clk_counter[7] = DFFEAS(HD1L26, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[6] at FF_X31_Y15_N17
--register power-up is low

HD1_clk_counter[6] = DFFEAS(HD1L30, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3] at FF_X31_Y15_N8
--register power-up is low

HD1_clk_counter[3] = DFFEAS(HD1L34, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[2] at FF_X31_Y15_N5
--register power-up is low

HD1_clk_counter[2] = DFFEAS(HD1L38, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_clk_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[1] at FF_X31_Y15_N2
--register power-up is low

HD1_clk_counter[1] = DFFEAS(HD1L42, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_s_serial_protocol.STATE_4_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER at FF_X34_Y15_N41
--register power-up is low

ED1_s_serial_protocol.STATE_4_TRANSFER = DFFEAS(ED1L5, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--HD1_middle_of_low_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level at FF_X31_Y15_N37
--register power-up is low

HD1_middle_of_low_level = DFFEAS(HD1L63, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_counter[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0] at FF_X34_Y13_N52
--register power-up is low

ED1_counter[0] = DFFEAS(ED1L17, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[1] at FF_X34_Y15_N55
--register power-up is low

ED1_counter[1] = DFFEAS(ED1L18, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[2] at FF_X34_Y15_N59
--register power-up is low

ED1_counter[2] = DFFEAS(ED1L19, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[3] at FF_X34_Y15_N2
--register power-up is low

ED1_counter[3] = DFFEAS(ED1L20, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[4] at FF_X34_Y15_N35
--register power-up is low

ED1_counter[4] = DFFEAS(ED1L21, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--CD1_rom_address[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4] at FF_X33_Y13_N55
--register power-up is low

CD1_rom_address[4] = DFFEAS(CD1L1, GLOBAL(VG1L41),  ,  , CD1L34,  ,  , ZB1_internal_reset,  );


--CD1_rom_address[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5] at FF_X33_Y13_N2
--register power-up is low

CD1_rom_address[5] = DFFEAS(CD1L2, GLOBAL(VG1L41),  ,  , CD1L34,  ,  , ZB1_internal_reset,  );


--CD1_rom_address[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3] at FF_X33_Y13_N31
--register power-up is low

CD1_rom_address[3] = DFFEAS(CD1L3, GLOBAL(VG1L41),  ,  , CD1L34,  ,  , ZB1_internal_reset,  );


--CD1_rom_address[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1] at FF_X33_Y13_N29
--register power-up is low

CD1_rom_address[1] = DFFEAS(CD1L4, GLOBAL(VG1L41),  ,  , CD1L34,  ,  , ZB1_internal_reset,  );


--CD1_rom_address[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2] at FF_X33_Y13_N25
--register power-up is low

CD1_rom_address[2] = DFFEAS(CD1L5, GLOBAL(VG1L41),  ,  , CD1L34,  ,  , ZB1_internal_reset,  );


--AC1L227 is nios_system:NiosII|filter:filter_0|Add5~1 at LABCELL_X19_Y12_N30
AC1L227_adder_eqn = ( !ND6_result[15] $ (!ND7_result[15] $ (ND8_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L227 = SUM(AC1L227_adder_eqn);

--AC1L228 is nios_system:NiosII|filter:filter_0|Add5~2 at LABCELL_X19_Y12_N30
AC1L228_adder_eqn = ( !ND6_result[15] $ (!ND7_result[15] $ (ND8_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L228 = CARRY(AC1L228_adder_eqn);

--AC1L229 is nios_system:NiosII|filter:filter_0|Add5~3 at LABCELL_X19_Y12_N30
AC1L229_share_eqn = (!ND6_result[15] & (ND7_result[15] & ND8_result[15])) # (ND6_result[15] & ((ND8_result[15]) # (ND7_result[15])));
AC1L229 = SHARE(AC1L229_share_eqn);


--AC1L291 is nios_system:NiosII|filter:filter_0|Add9~1 at LABCELL_X19_Y10_N30
AC1L291_adder_eqn = ( !ND11_result[15] $ (!ND10_result[15] $ (ND9_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L291 = SUM(AC1L291_adder_eqn);

--AC1L292 is nios_system:NiosII|filter:filter_0|Add9~2 at LABCELL_X19_Y10_N30
AC1L292_adder_eqn = ( !ND11_result[15] $ (!ND10_result[15] $ (ND9_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L292 = CARRY(AC1L292_adder_eqn);

--AC1L293 is nios_system:NiosII|filter:filter_0|Add9~3 at LABCELL_X19_Y10_N30
AC1L293_share_eqn = (!ND11_result[15] & (ND10_result[15] & ND9_result[15])) # (ND11_result[15] & ((ND9_result[15]) # (ND10_result[15])));
AC1L293 = SHARE(AC1L293_share_eqn);


--AC1L419 is nios_system:NiosII|filter:filter_0|Add11~65 at LABCELL_X19_Y6_N30
AC1L419_adder_eqn = ( !ND12_result[15] $ (!ND14_result[15] $ (ND13_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L419 = SUM(AC1L419_adder_eqn);

--AC1L420 is nios_system:NiosII|filter:filter_0|Add11~66 at LABCELL_X19_Y6_N30
AC1L420_adder_eqn = ( !ND12_result[15] $ (!ND14_result[15] $ (ND13_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L420 = CARRY(AC1L420_adder_eqn);

--AC1L421 is nios_system:NiosII|filter:filter_0|Add11~67 at LABCELL_X19_Y6_N30
AC1L421_share_eqn = (!ND12_result[15] & (ND14_result[15] & ND13_result[15])) # (ND12_result[15] & ((ND13_result[15]) # (ND14_result[15])));
AC1L421 = SHARE(AC1L421_share_eqn);


--AC1L483 is nios_system:NiosII|filter:filter_0|Add15~1 at MLABCELL_X21_Y2_N0
AC1L483_adder_eqn = ( !ND15_result[15] $ (!ND16_result[15] $ (ND17_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L483 = SUM(AC1L483_adder_eqn);

--AC1L484 is nios_system:NiosII|filter:filter_0|Add15~2 at MLABCELL_X21_Y2_N0
AC1L484_adder_eqn = ( !ND15_result[15] $ (!ND16_result[15] $ (ND17_result[15])) ) + ( !VCC ) + ( !VCC );
AC1L484 = CARRY(AC1L484_adder_eqn);

--AC1L485 is nios_system:NiosII|filter:filter_0|Add15~3 at MLABCELL_X21_Y2_N0
AC1L485_share_eqn = (!ND15_result[15] & (ND16_result[15] & ND17_result[15])) # (ND15_result[15] & ((ND17_result[15]) # (ND16_result[15])));
AC1L485 = SHARE(AC1L485_share_eqn);


--ND1_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y18_N0
ND1_result[15] = EQUATION NOT SUPPORTED;

--ND1_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y18_N0
ND1_result[16] = EQUATION NOT SUPPORTED;

--ND1_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y18_N0
ND1_result[17] = EQUATION NOT SUPPORTED;

--ND1_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y18_N0
ND1_result[18] = EQUATION NOT SUPPORTED;

--ND1_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y18_N0
ND1_result[19] = EQUATION NOT SUPPORTED;

--ND1_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y18_N0
ND1_result[20] = EQUATION NOT SUPPORTED;

--ND1_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y18_N0
ND1_result[21] = EQUATION NOT SUPPORTED;

--ND1_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y18_N0
ND1_result[22] = EQUATION NOT SUPPORTED;

--ND1_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y18_N0
ND1_result[23] = EQUATION NOT SUPPORTED;

--ND1_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y18_N0
ND1_result[24] = EQUATION NOT SUPPORTED;

--ND1_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y18_N0
ND1_result[25] = EQUATION NOT SUPPORTED;

--ND1_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y18_N0
ND1_result[26] = EQUATION NOT SUPPORTED;

--ND1_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y18_N0
ND1_result[27] = EQUATION NOT SUPPORTED;

--ND1_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y18_N0
ND1_result[28] = EQUATION NOT SUPPORTED;

--ND1_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y18_N0
ND1_result[29] = EQUATION NOT SUPPORTED;

--ND1_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:0:lsb:U0|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y18_N0
ND1_result[30] = EQUATION NOT SUPPORTED;


--ND2_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y16_N0
ND2_result[15] = EQUATION NOT SUPPORTED;

--ND2_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y16_N0
ND2_result[16] = EQUATION NOT SUPPORTED;

--ND2_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y16_N0
ND2_result[17] = EQUATION NOT SUPPORTED;

--ND2_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y16_N0
ND2_result[18] = EQUATION NOT SUPPORTED;

--ND2_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y16_N0
ND2_result[19] = EQUATION NOT SUPPORTED;

--ND2_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y16_N0
ND2_result[20] = EQUATION NOT SUPPORTED;

--ND2_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y16_N0
ND2_result[21] = EQUATION NOT SUPPORTED;

--ND2_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y16_N0
ND2_result[22] = EQUATION NOT SUPPORTED;

--ND2_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y16_N0
ND2_result[23] = EQUATION NOT SUPPORTED;

--ND2_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y16_N0
ND2_result[24] = EQUATION NOT SUPPORTED;

--ND2_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y16_N0
ND2_result[25] = EQUATION NOT SUPPORTED;

--ND2_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y16_N0
ND2_result[26] = EQUATION NOT SUPPORTED;

--ND2_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y16_N0
ND2_result[27] = EQUATION NOT SUPPORTED;

--ND2_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y16_N0
ND2_result[28] = EQUATION NOT SUPPORTED;

--ND2_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y16_N0
ND2_result[29] = EQUATION NOT SUPPORTED;

--ND2_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:1:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y16_N0
ND2_result[30] = EQUATION NOT SUPPORTED;

--ND3_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y16_N0
ND3_result[15] = EQUATION NOT SUPPORTED;

--ND3_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y16_N0
ND3_result[16] = EQUATION NOT SUPPORTED;

--ND3_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y16_N0
ND3_result[17] = EQUATION NOT SUPPORTED;

--ND3_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y16_N0
ND3_result[18] = EQUATION NOT SUPPORTED;

--ND3_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y16_N0
ND3_result[19] = EQUATION NOT SUPPORTED;

--ND3_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y16_N0
ND3_result[20] = EQUATION NOT SUPPORTED;

--ND3_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y16_N0
ND3_result[21] = EQUATION NOT SUPPORTED;

--ND3_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y16_N0
ND3_result[22] = EQUATION NOT SUPPORTED;

--ND3_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y16_N0
ND3_result[23] = EQUATION NOT SUPPORTED;

--ND3_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y16_N0
ND3_result[24] = EQUATION NOT SUPPORTED;

--ND3_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y16_N0
ND3_result[25] = EQUATION NOT SUPPORTED;

--ND3_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y16_N0
ND3_result[26] = EQUATION NOT SUPPORTED;

--ND3_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y16_N0
ND3_result[27] = EQUATION NOT SUPPORTED;

--ND3_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y16_N0
ND3_result[28] = EQUATION NOT SUPPORTED;

--ND3_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y16_N0
ND3_result[29] = EQUATION NOT SUPPORTED;

--ND3_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y16_N0
ND3_result[30] = EQUATION NOT SUPPORTED;

--ND3L22 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~93 at DSP_X20_Y16_N0
ND3L22 = EQUATION NOT SUPPORTED;

--ND3L23 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~94 at DSP_X20_Y16_N0
ND3L23 = EQUATION NOT SUPPORTED;

--ND3L24 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~95 at DSP_X20_Y16_N0
ND3L24 = EQUATION NOT SUPPORTED;

--ND3L25 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~96 at DSP_X20_Y16_N0
ND3L25 = EQUATION NOT SUPPORTED;

--ND3L26 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~97 at DSP_X20_Y16_N0
ND3L26 = EQUATION NOT SUPPORTED;

--ND3L27 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~98 at DSP_X20_Y16_N0
ND3L27 = EQUATION NOT SUPPORTED;

--ND3L28 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~99 at DSP_X20_Y16_N0
ND3L28 = EQUATION NOT SUPPORTED;

--ND3L29 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~100 at DSP_X20_Y16_N0
ND3L29 = EQUATION NOT SUPPORTED;

--ND3L30 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~101 at DSP_X20_Y16_N0
ND3L30 = EQUATION NOT SUPPORTED;

--ND3L31 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~102 at DSP_X20_Y16_N0
ND3L31 = EQUATION NOT SUPPORTED;

--ND3L32 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~103 at DSP_X20_Y16_N0
ND3L32 = EQUATION NOT SUPPORTED;

--ND3L33 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~104 at DSP_X20_Y16_N0
ND3L33 = EQUATION NOT SUPPORTED;

--ND3L34 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~105 at DSP_X20_Y16_N0
ND3L34 = EQUATION NOT SUPPORTED;

--ND3L35 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~106 at DSP_X20_Y16_N0
ND3L35 = EQUATION NOT SUPPORTED;

--ND3L36 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~107 at DSP_X20_Y16_N0
ND3L36 = EQUATION NOT SUPPORTED;

--ND3L37 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:2:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~108 at DSP_X20_Y16_N0
ND3L37 = EQUATION NOT SUPPORTED;


--ND4_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y14_N0
ND4_result[15] = EQUATION NOT SUPPORTED;

--ND4_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y14_N0
ND4_result[16] = EQUATION NOT SUPPORTED;

--ND4_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y14_N0
ND4_result[17] = EQUATION NOT SUPPORTED;

--ND4_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y14_N0
ND4_result[18] = EQUATION NOT SUPPORTED;

--ND4_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y14_N0
ND4_result[19] = EQUATION NOT SUPPORTED;

--ND4_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y14_N0
ND4_result[20] = EQUATION NOT SUPPORTED;

--ND4_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y14_N0
ND4_result[21] = EQUATION NOT SUPPORTED;

--ND4_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y14_N0
ND4_result[22] = EQUATION NOT SUPPORTED;

--ND4_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y14_N0
ND4_result[23] = EQUATION NOT SUPPORTED;

--ND4_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y14_N0
ND4_result[24] = EQUATION NOT SUPPORTED;

--ND4_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y14_N0
ND4_result[25] = EQUATION NOT SUPPORTED;

--ND4_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y14_N0
ND4_result[26] = EQUATION NOT SUPPORTED;

--ND4_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y14_N0
ND4_result[27] = EQUATION NOT SUPPORTED;

--ND4_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y14_N0
ND4_result[28] = EQUATION NOT SUPPORTED;

--ND4_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y14_N0
ND4_result[29] = EQUATION NOT SUPPORTED;

--ND4_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:3:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y14_N0
ND4_result[30] = EQUATION NOT SUPPORTED;

--ND5_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y14_N0
ND5_result[15] = EQUATION NOT SUPPORTED;

--ND5_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y14_N0
ND5_result[16] = EQUATION NOT SUPPORTED;

--ND5_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y14_N0
ND5_result[17] = EQUATION NOT SUPPORTED;

--ND5_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y14_N0
ND5_result[18] = EQUATION NOT SUPPORTED;

--ND5_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y14_N0
ND5_result[19] = EQUATION NOT SUPPORTED;

--ND5_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y14_N0
ND5_result[20] = EQUATION NOT SUPPORTED;

--ND5_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y14_N0
ND5_result[21] = EQUATION NOT SUPPORTED;

--ND5_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y14_N0
ND5_result[22] = EQUATION NOT SUPPORTED;

--ND5_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y14_N0
ND5_result[23] = EQUATION NOT SUPPORTED;

--ND5_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y14_N0
ND5_result[24] = EQUATION NOT SUPPORTED;

--ND5_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y14_N0
ND5_result[25] = EQUATION NOT SUPPORTED;

--ND5_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y14_N0
ND5_result[26] = EQUATION NOT SUPPORTED;

--ND5_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y14_N0
ND5_result[27] = EQUATION NOT SUPPORTED;

--ND5_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y14_N0
ND5_result[28] = EQUATION NOT SUPPORTED;

--ND5_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y14_N0
ND5_result[29] = EQUATION NOT SUPPORTED;

--ND5_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y14_N0
ND5_result[30] = EQUATION NOT SUPPORTED;

--ND5L22 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~93 at DSP_X20_Y14_N0
ND5L22 = EQUATION NOT SUPPORTED;

--ND5L23 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~94 at DSP_X20_Y14_N0
ND5L23 = EQUATION NOT SUPPORTED;

--ND5L24 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~95 at DSP_X20_Y14_N0
ND5L24 = EQUATION NOT SUPPORTED;

--ND5L25 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~96 at DSP_X20_Y14_N0
ND5L25 = EQUATION NOT SUPPORTED;

--ND5L26 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~97 at DSP_X20_Y14_N0
ND5L26 = EQUATION NOT SUPPORTED;

--ND5L27 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~98 at DSP_X20_Y14_N0
ND5L27 = EQUATION NOT SUPPORTED;

--ND5L28 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~99 at DSP_X20_Y14_N0
ND5L28 = EQUATION NOT SUPPORTED;

--ND5L29 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~100 at DSP_X20_Y14_N0
ND5L29 = EQUATION NOT SUPPORTED;

--ND5L30 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~101 at DSP_X20_Y14_N0
ND5L30 = EQUATION NOT SUPPORTED;

--ND5L31 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~102 at DSP_X20_Y14_N0
ND5L31 = EQUATION NOT SUPPORTED;

--ND5L32 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~103 at DSP_X20_Y14_N0
ND5L32 = EQUATION NOT SUPPORTED;

--ND5L33 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~104 at DSP_X20_Y14_N0
ND5L33 = EQUATION NOT SUPPORTED;

--ND5L34 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~105 at DSP_X20_Y14_N0
ND5L34 = EQUATION NOT SUPPORTED;

--ND5L35 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~106 at DSP_X20_Y14_N0
ND5L35 = EQUATION NOT SUPPORTED;

--ND5L36 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~107 at DSP_X20_Y14_N0
ND5L36 = EQUATION NOT SUPPORTED;

--ND5L37 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:4:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~108 at DSP_X20_Y14_N0
ND5L37 = EQUATION NOT SUPPORTED;


--AC1L231 is nios_system:NiosII|filter:filter_0|Add5~5 at LABCELL_X19_Y11_N0
AC1L231_adder_eqn = ( !ND7_result[25] $ (!ND8_result[25] $ (ND6_result[25])) ) + ( AC1L289 ) + ( AC1L288 );
AC1L231 = SUM(AC1L231_adder_eqn);

--AC1L232 is nios_system:NiosII|filter:filter_0|Add5~6 at LABCELL_X19_Y11_N0
AC1L232_adder_eqn = ( !ND7_result[25] $ (!ND8_result[25] $ (ND6_result[25])) ) + ( AC1L289 ) + ( AC1L288 );
AC1L232 = CARRY(AC1L232_adder_eqn);

--AC1L233 is nios_system:NiosII|filter:filter_0|Add5~7 at LABCELL_X19_Y11_N0
AC1L233_share_eqn = (!ND7_result[25] & (ND8_result[25] & ND6_result[25])) # (ND7_result[25] & ((ND6_result[25]) # (ND8_result[25])));
AC1L233 = SHARE(AC1L233_share_eqn);


--AC1L295 is nios_system:NiosII|filter:filter_0|Add9~5 at LABCELL_X19_Y9_N0
AC1L295_adder_eqn = ( !ND10_result[25] $ (!ND9_result[25] $ (ND11_result[25])) ) + ( AC1L353 ) + ( AC1L352 );
AC1L295 = SUM(AC1L295_adder_eqn);

--AC1L296 is nios_system:NiosII|filter:filter_0|Add9~6 at LABCELL_X19_Y9_N0
AC1L296_adder_eqn = ( !ND10_result[25] $ (!ND9_result[25] $ (ND11_result[25])) ) + ( AC1L353 ) + ( AC1L352 );
AC1L296 = CARRY(AC1L296_adder_eqn);

--AC1L297 is nios_system:NiosII|filter:filter_0|Add9~7 at LABCELL_X19_Y9_N0
AC1L297_share_eqn = (!ND10_result[25] & (ND9_result[25] & ND11_result[25])) # (ND10_result[25] & ((ND11_result[25]) # (ND9_result[25])));
AC1L297 = SHARE(AC1L297_share_eqn);


--AC1L423 is nios_system:NiosII|filter:filter_0|Add11~69 at LABCELL_X19_Y5_N30
AC1L423_adder_eqn = ( !ND14_result[25] $ (!ND12_result[25] $ (ND13_result[25])) ) + ( AC1L481 ) + ( AC1L480 );
AC1L423 = SUM(AC1L423_adder_eqn);

--AC1L424 is nios_system:NiosII|filter:filter_0|Add11~70 at LABCELL_X19_Y5_N30
AC1L424_adder_eqn = ( !ND14_result[25] $ (!ND12_result[25] $ (ND13_result[25])) ) + ( AC1L481 ) + ( AC1L480 );
AC1L424 = CARRY(AC1L424_adder_eqn);

--AC1L425 is nios_system:NiosII|filter:filter_0|Add11~71 at LABCELL_X19_Y5_N30
AC1L425_share_eqn = (!ND14_result[25] & (ND12_result[25] & ND13_result[25])) # (ND14_result[25] & ((ND13_result[25]) # (ND12_result[25])));
AC1L425 = SHARE(AC1L425_share_eqn);


--AC1L487 is nios_system:NiosII|filter:filter_0|Add15~5 at MLABCELL_X21_Y1_N0
AC1L487_adder_eqn = ( !ND16_result[25] $ (!ND17_result[25] $ (ND15_result[25])) ) + ( AC1L545 ) + ( AC1L544 );
AC1L487 = SUM(AC1L487_adder_eqn);

--AC1L488 is nios_system:NiosII|filter:filter_0|Add15~6 at MLABCELL_X21_Y1_N0
AC1L488_adder_eqn = ( !ND16_result[25] $ (!ND17_result[25] $ (ND15_result[25])) ) + ( AC1L545 ) + ( AC1L544 );
AC1L488 = CARRY(AC1L488_adder_eqn);

--AC1L489 is nios_system:NiosII|filter:filter_0|Add15~7 at MLABCELL_X21_Y1_N0
AC1L489_share_eqn = (!ND16_result[25] & (ND17_result[25] & ND15_result[25])) # (ND16_result[25] & ((ND15_result[25]) # (ND17_result[25])));
AC1L489 = SHARE(AC1L489_share_eqn);


--AC1L235 is nios_system:NiosII|filter:filter_0|Add5~9 at LABCELL_X19_Y11_N3
AC1L235_adder_eqn = ( !ND6_result[26] $ (!ND8_result[26] $ (ND7_result[26])) ) + ( AC1L233 ) + ( AC1L232 );
AC1L235 = SUM(AC1L235_adder_eqn);

--AC1L236 is nios_system:NiosII|filter:filter_0|Add5~10 at LABCELL_X19_Y11_N3
AC1L236_adder_eqn = ( !ND6_result[26] $ (!ND8_result[26] $ (ND7_result[26])) ) + ( AC1L233 ) + ( AC1L232 );
AC1L236 = CARRY(AC1L236_adder_eqn);

--AC1L237 is nios_system:NiosII|filter:filter_0|Add5~11 at LABCELL_X19_Y11_N3
AC1L237_share_eqn = (!ND6_result[26] & (ND8_result[26] & ND7_result[26])) # (ND6_result[26] & ((ND7_result[26]) # (ND8_result[26])));
AC1L237 = SHARE(AC1L237_share_eqn);


--AC1L299 is nios_system:NiosII|filter:filter_0|Add9~9 at LABCELL_X19_Y9_N3
AC1L299_adder_eqn = ( !ND11_result[26] $ (!ND9_result[26] $ (ND10_result[26])) ) + ( AC1L297 ) + ( AC1L296 );
AC1L299 = SUM(AC1L299_adder_eqn);

--AC1L300 is nios_system:NiosII|filter:filter_0|Add9~10 at LABCELL_X19_Y9_N3
AC1L300_adder_eqn = ( !ND11_result[26] $ (!ND9_result[26] $ (ND10_result[26])) ) + ( AC1L297 ) + ( AC1L296 );
AC1L300 = CARRY(AC1L300_adder_eqn);

--AC1L301 is nios_system:NiosII|filter:filter_0|Add9~11 at LABCELL_X19_Y9_N3
AC1L301_share_eqn = (!ND11_result[26] & (ND9_result[26] & ND10_result[26])) # (ND11_result[26] & ((ND10_result[26]) # (ND9_result[26])));
AC1L301 = SHARE(AC1L301_share_eqn);


--AC1L427 is nios_system:NiosII|filter:filter_0|Add11~73 at LABCELL_X19_Y5_N33
AC1L427_adder_eqn = ( !ND14_result[26] $ (!ND12_result[26] $ (ND13_result[26])) ) + ( AC1L425 ) + ( AC1L424 );
AC1L427 = SUM(AC1L427_adder_eqn);

--AC1L428 is nios_system:NiosII|filter:filter_0|Add11~74 at LABCELL_X19_Y5_N33
AC1L428_adder_eqn = ( !ND14_result[26] $ (!ND12_result[26] $ (ND13_result[26])) ) + ( AC1L425 ) + ( AC1L424 );
AC1L428 = CARRY(AC1L428_adder_eqn);

--AC1L429 is nios_system:NiosII|filter:filter_0|Add11~75 at LABCELL_X19_Y5_N33
AC1L429_share_eqn = (!ND14_result[26] & (ND12_result[26] & ND13_result[26])) # (ND14_result[26] & ((ND13_result[26]) # (ND12_result[26])));
AC1L429 = SHARE(AC1L429_share_eqn);


--AC1L491 is nios_system:NiosII|filter:filter_0|Add15~9 at MLABCELL_X21_Y1_N3
AC1L491_adder_eqn = ( !ND15_result[26] $ (!ND16_result[26] $ (ND17_result[26])) ) + ( AC1L489 ) + ( AC1L488 );
AC1L491 = SUM(AC1L491_adder_eqn);

--AC1L492 is nios_system:NiosII|filter:filter_0|Add15~10 at MLABCELL_X21_Y1_N3
AC1L492_adder_eqn = ( !ND15_result[26] $ (!ND16_result[26] $ (ND17_result[26])) ) + ( AC1L489 ) + ( AC1L488 );
AC1L492 = CARRY(AC1L492_adder_eqn);

--AC1L493 is nios_system:NiosII|filter:filter_0|Add15~11 at MLABCELL_X21_Y1_N3
AC1L493_share_eqn = (!ND15_result[26] & (ND16_result[26] & ND17_result[26])) # (ND15_result[26] & ((ND17_result[26]) # (ND16_result[26])));
AC1L493 = SHARE(AC1L493_share_eqn);


--AC1L239 is nios_system:NiosII|filter:filter_0|Add5~13 at LABCELL_X19_Y11_N6
AC1L239_adder_eqn = ( !ND8_result[27] $ (!ND6_result[27] $ (ND7_result[27])) ) + ( AC1L237 ) + ( AC1L236 );
AC1L239 = SUM(AC1L239_adder_eqn);

--AC1L240 is nios_system:NiosII|filter:filter_0|Add5~14 at LABCELL_X19_Y11_N6
AC1L240_adder_eqn = ( !ND8_result[27] $ (!ND6_result[27] $ (ND7_result[27])) ) + ( AC1L237 ) + ( AC1L236 );
AC1L240 = CARRY(AC1L240_adder_eqn);

--AC1L241 is nios_system:NiosII|filter:filter_0|Add5~15 at LABCELL_X19_Y11_N6
AC1L241_share_eqn = (!ND8_result[27] & (ND6_result[27] & ND7_result[27])) # (ND8_result[27] & ((ND7_result[27]) # (ND6_result[27])));
AC1L241 = SHARE(AC1L241_share_eqn);


--AC1L303 is nios_system:NiosII|filter:filter_0|Add9~13 at LABCELL_X19_Y9_N6
AC1L303_adder_eqn = ( !ND11_result[27] $ (!ND9_result[27] $ (ND10_result[27])) ) + ( AC1L301 ) + ( AC1L300 );
AC1L303 = SUM(AC1L303_adder_eqn);

--AC1L304 is nios_system:NiosII|filter:filter_0|Add9~14 at LABCELL_X19_Y9_N6
AC1L304_adder_eqn = ( !ND11_result[27] $ (!ND9_result[27] $ (ND10_result[27])) ) + ( AC1L301 ) + ( AC1L300 );
AC1L304 = CARRY(AC1L304_adder_eqn);

--AC1L305 is nios_system:NiosII|filter:filter_0|Add9~15 at LABCELL_X19_Y9_N6
AC1L305_share_eqn = (!ND11_result[27] & (ND9_result[27] & ND10_result[27])) # (ND11_result[27] & ((ND10_result[27]) # (ND9_result[27])));
AC1L305 = SHARE(AC1L305_share_eqn);


--AC1L431 is nios_system:NiosII|filter:filter_0|Add11~77 at LABCELL_X19_Y5_N36
AC1L431_adder_eqn = ( !ND13_result[27] $ (!ND12_result[27] $ (ND14_result[27])) ) + ( AC1L429 ) + ( AC1L428 );
AC1L431 = SUM(AC1L431_adder_eqn);

--AC1L432 is nios_system:NiosII|filter:filter_0|Add11~78 at LABCELL_X19_Y5_N36
AC1L432_adder_eqn = ( !ND13_result[27] $ (!ND12_result[27] $ (ND14_result[27])) ) + ( AC1L429 ) + ( AC1L428 );
AC1L432 = CARRY(AC1L432_adder_eqn);

--AC1L433 is nios_system:NiosII|filter:filter_0|Add11~79 at LABCELL_X19_Y5_N36
AC1L433_share_eqn = (!ND13_result[27] & (ND12_result[27] & ND14_result[27])) # (ND13_result[27] & ((ND14_result[27]) # (ND12_result[27])));
AC1L433 = SHARE(AC1L433_share_eqn);


--AC1L495 is nios_system:NiosII|filter:filter_0|Add15~13 at MLABCELL_X21_Y1_N6
AC1L495_adder_eqn = ( !ND16_result[27] $ (!ND15_result[27] $ (ND17_result[27])) ) + ( AC1L493 ) + ( AC1L492 );
AC1L495 = SUM(AC1L495_adder_eqn);

--AC1L496 is nios_system:NiosII|filter:filter_0|Add15~14 at MLABCELL_X21_Y1_N6
AC1L496_adder_eqn = ( !ND16_result[27] $ (!ND15_result[27] $ (ND17_result[27])) ) + ( AC1L493 ) + ( AC1L492 );
AC1L496 = CARRY(AC1L496_adder_eqn);

--AC1L497 is nios_system:NiosII|filter:filter_0|Add15~15 at MLABCELL_X21_Y1_N6
AC1L497_share_eqn = (!ND16_result[27] & (ND15_result[27] & ND17_result[27])) # (ND16_result[27] & ((ND17_result[27]) # (ND15_result[27])));
AC1L497 = SHARE(AC1L497_share_eqn);


--AC1L243 is nios_system:NiosII|filter:filter_0|Add5~17 at LABCELL_X19_Y11_N9
AC1L243_adder_eqn = ( !ND8_result[28] $ (!ND6_result[28] $ (ND7_result[28])) ) + ( AC1L241 ) + ( AC1L240 );
AC1L243 = SUM(AC1L243_adder_eqn);

--AC1L244 is nios_system:NiosII|filter:filter_0|Add5~18 at LABCELL_X19_Y11_N9
AC1L244_adder_eqn = ( !ND8_result[28] $ (!ND6_result[28] $ (ND7_result[28])) ) + ( AC1L241 ) + ( AC1L240 );
AC1L244 = CARRY(AC1L244_adder_eqn);

--AC1L245 is nios_system:NiosII|filter:filter_0|Add5~19 at LABCELL_X19_Y11_N9
AC1L245_share_eqn = (!ND8_result[28] & (ND6_result[28] & ND7_result[28])) # (ND8_result[28] & ((ND7_result[28]) # (ND6_result[28])));
AC1L245 = SHARE(AC1L245_share_eqn);


--AC1L307 is nios_system:NiosII|filter:filter_0|Add9~17 at LABCELL_X19_Y9_N9
AC1L307_adder_eqn = ( !ND11_result[28] $ (!ND9_result[28] $ (ND10_result[28])) ) + ( AC1L305 ) + ( AC1L304 );
AC1L307 = SUM(AC1L307_adder_eqn);

--AC1L308 is nios_system:NiosII|filter:filter_0|Add9~18 at LABCELL_X19_Y9_N9
AC1L308_adder_eqn = ( !ND11_result[28] $ (!ND9_result[28] $ (ND10_result[28])) ) + ( AC1L305 ) + ( AC1L304 );
AC1L308 = CARRY(AC1L308_adder_eqn);

--AC1L309 is nios_system:NiosII|filter:filter_0|Add9~19 at LABCELL_X19_Y9_N9
AC1L309_share_eqn = (!ND11_result[28] & (ND9_result[28] & ND10_result[28])) # (ND11_result[28] & ((ND10_result[28]) # (ND9_result[28])));
AC1L309 = SHARE(AC1L309_share_eqn);


--AC1L435 is nios_system:NiosII|filter:filter_0|Add11~81 at LABCELL_X19_Y5_N39
AC1L435_adder_eqn = ( !ND12_result[28] $ (!ND13_result[28] $ (ND14_result[28])) ) + ( AC1L433 ) + ( AC1L432 );
AC1L435 = SUM(AC1L435_adder_eqn);

--AC1L436 is nios_system:NiosII|filter:filter_0|Add11~82 at LABCELL_X19_Y5_N39
AC1L436_adder_eqn = ( !ND12_result[28] $ (!ND13_result[28] $ (ND14_result[28])) ) + ( AC1L433 ) + ( AC1L432 );
AC1L436 = CARRY(AC1L436_adder_eqn);

--AC1L437 is nios_system:NiosII|filter:filter_0|Add11~83 at LABCELL_X19_Y5_N39
AC1L437_share_eqn = (!ND12_result[28] & (ND13_result[28] & ND14_result[28])) # (ND12_result[28] & ((ND14_result[28]) # (ND13_result[28])));
AC1L437 = SHARE(AC1L437_share_eqn);


--AC1L499 is nios_system:NiosII|filter:filter_0|Add15~17 at MLABCELL_X21_Y1_N9
AC1L499_adder_eqn = ( !ND17_result[28] $ (!ND15_result[28] $ (ND16_result[28])) ) + ( AC1L497 ) + ( AC1L496 );
AC1L499 = SUM(AC1L499_adder_eqn);

--AC1L500 is nios_system:NiosII|filter:filter_0|Add15~18 at MLABCELL_X21_Y1_N9
AC1L500_adder_eqn = ( !ND17_result[28] $ (!ND15_result[28] $ (ND16_result[28])) ) + ( AC1L497 ) + ( AC1L496 );
AC1L500 = CARRY(AC1L500_adder_eqn);

--AC1L501 is nios_system:NiosII|filter:filter_0|Add15~19 at MLABCELL_X21_Y1_N9
AC1L501_share_eqn = (!ND17_result[28] & (ND15_result[28] & ND16_result[28])) # (ND17_result[28] & ((ND16_result[28]) # (ND15_result[28])));
AC1L501 = SHARE(AC1L501_share_eqn);


--AC1L247 is nios_system:NiosII|filter:filter_0|Add5~21 at LABCELL_X19_Y11_N12
AC1L247_adder_eqn = ( !ND8_result[29] $ (!ND7_result[29] $ (ND6_result[29])) ) + ( AC1L245 ) + ( AC1L244 );
AC1L247 = SUM(AC1L247_adder_eqn);

--AC1L248 is nios_system:NiosII|filter:filter_0|Add5~22 at LABCELL_X19_Y11_N12
AC1L248_adder_eqn = ( !ND8_result[29] $ (!ND7_result[29] $ (ND6_result[29])) ) + ( AC1L245 ) + ( AC1L244 );
AC1L248 = CARRY(AC1L248_adder_eqn);

--AC1L249 is nios_system:NiosII|filter:filter_0|Add5~23 at LABCELL_X19_Y11_N12
AC1L249_share_eqn = (!ND8_result[29] & (ND7_result[29] & ND6_result[29])) # (ND8_result[29] & ((ND6_result[29]) # (ND7_result[29])));
AC1L249 = SHARE(AC1L249_share_eqn);


--AC1L311 is nios_system:NiosII|filter:filter_0|Add9~21 at LABCELL_X19_Y9_N12
AC1L311_adder_eqn = ( !ND11_result[29] $ (!ND10_result[29] $ (ND9_result[29])) ) + ( AC1L309 ) + ( AC1L308 );
AC1L311 = SUM(AC1L311_adder_eqn);

--AC1L312 is nios_system:NiosII|filter:filter_0|Add9~22 at LABCELL_X19_Y9_N12
AC1L312_adder_eqn = ( !ND11_result[29] $ (!ND10_result[29] $ (ND9_result[29])) ) + ( AC1L309 ) + ( AC1L308 );
AC1L312 = CARRY(AC1L312_adder_eqn);

--AC1L313 is nios_system:NiosII|filter:filter_0|Add9~23 at LABCELL_X19_Y9_N12
AC1L313_share_eqn = (!ND11_result[29] & (ND10_result[29] & ND9_result[29])) # (ND11_result[29] & ((ND9_result[29]) # (ND10_result[29])));
AC1L313 = SHARE(AC1L313_share_eqn);


--AC1L439 is nios_system:NiosII|filter:filter_0|Add11~85 at LABCELL_X19_Y5_N42
AC1L439_adder_eqn = ( !ND12_result[29] $ (!ND14_result[29] $ (ND13_result[29])) ) + ( AC1L437 ) + ( AC1L436 );
AC1L439 = SUM(AC1L439_adder_eqn);

--AC1L440 is nios_system:NiosII|filter:filter_0|Add11~86 at LABCELL_X19_Y5_N42
AC1L440_adder_eqn = ( !ND12_result[29] $ (!ND14_result[29] $ (ND13_result[29])) ) + ( AC1L437 ) + ( AC1L436 );
AC1L440 = CARRY(AC1L440_adder_eqn);

--AC1L441 is nios_system:NiosII|filter:filter_0|Add11~87 at LABCELL_X19_Y5_N42
AC1L441_share_eqn = (!ND12_result[29] & (ND14_result[29] & ND13_result[29])) # (ND12_result[29] & ((ND13_result[29]) # (ND14_result[29])));
AC1L441 = SHARE(AC1L441_share_eqn);


--AC1L503 is nios_system:NiosII|filter:filter_0|Add15~21 at MLABCELL_X21_Y1_N12
AC1L503_adder_eqn = ( !ND17_result[29] $ (!ND15_result[29] $ (ND16_result[29])) ) + ( AC1L501 ) + ( AC1L500 );
AC1L503 = SUM(AC1L503_adder_eqn);

--AC1L504 is nios_system:NiosII|filter:filter_0|Add15~22 at MLABCELL_X21_Y1_N12
AC1L504_adder_eqn = ( !ND17_result[29] $ (!ND15_result[29] $ (ND16_result[29])) ) + ( AC1L501 ) + ( AC1L500 );
AC1L504 = CARRY(AC1L504_adder_eqn);

--AC1L505 is nios_system:NiosII|filter:filter_0|Add15~23 at MLABCELL_X21_Y1_N12
AC1L505_share_eqn = (!ND17_result[29] & (ND15_result[29] & ND16_result[29])) # (ND17_result[29] & ((ND16_result[29]) # (ND15_result[29])));
AC1L505 = SHARE(AC1L505_share_eqn);


--AC1L251 is nios_system:NiosII|filter:filter_0|Add5~25 at LABCELL_X19_Y11_N15
AC1L251_adder_eqn = ( !ND7_result[30] $ (!ND8_result[30] $ (ND6_result[30])) ) + ( AC1L249 ) + ( AC1L248 );
AC1L251 = SUM(AC1L251_adder_eqn);


--AC1L315 is nios_system:NiosII|filter:filter_0|Add9~25 at LABCELL_X19_Y9_N15
AC1L315_adder_eqn = ( !ND11_result[30] $ (!ND9_result[30] $ (ND10_result[30])) ) + ( AC1L313 ) + ( AC1L312 );
AC1L315 = SUM(AC1L315_adder_eqn);


--AC1L443 is nios_system:NiosII|filter:filter_0|Add11~89 at LABCELL_X19_Y5_N45
AC1L443_adder_eqn = ( !ND13_result[30] $ (!ND12_result[30] $ (ND14_result[30])) ) + ( AC1L441 ) + ( AC1L440 );
AC1L443 = SUM(AC1L443_adder_eqn);


--AC1L507 is nios_system:NiosII|filter:filter_0|Add15~25 at MLABCELL_X21_Y1_N15
AC1L507_adder_eqn = ( !ND17_result[30] $ (!ND16_result[30] $ (ND15_result[30])) ) + ( AC1L505 ) + ( AC1L504 );
AC1L507 = SUM(AC1L507_adder_eqn);


--AC1L255 is nios_system:NiosII|filter:filter_0|Add5~29 at LABCELL_X19_Y12_N33
AC1L255_adder_eqn = ( !ND6_result[16] $ (!ND7_result[16] $ (ND8_result[16])) ) + ( AC1L229 ) + ( AC1L228 );
AC1L255 = SUM(AC1L255_adder_eqn);

--AC1L256 is nios_system:NiosII|filter:filter_0|Add5~30 at LABCELL_X19_Y12_N33
AC1L256_adder_eqn = ( !ND6_result[16] $ (!ND7_result[16] $ (ND8_result[16])) ) + ( AC1L229 ) + ( AC1L228 );
AC1L256 = CARRY(AC1L256_adder_eqn);

--AC1L257 is nios_system:NiosII|filter:filter_0|Add5~31 at LABCELL_X19_Y12_N33
AC1L257_share_eqn = (!ND6_result[16] & (ND7_result[16] & ND8_result[16])) # (ND6_result[16] & ((ND8_result[16]) # (ND7_result[16])));
AC1L257 = SHARE(AC1L257_share_eqn);


--AC1L319 is nios_system:NiosII|filter:filter_0|Add9~29 at LABCELL_X19_Y10_N33
AC1L319_adder_eqn = ( !ND11_result[16] $ (!ND9_result[16] $ (ND10_result[16])) ) + ( AC1L293 ) + ( AC1L292 );
AC1L319 = SUM(AC1L319_adder_eqn);

--AC1L320 is nios_system:NiosII|filter:filter_0|Add9~30 at LABCELL_X19_Y10_N33
AC1L320_adder_eqn = ( !ND11_result[16] $ (!ND9_result[16] $ (ND10_result[16])) ) + ( AC1L293 ) + ( AC1L292 );
AC1L320 = CARRY(AC1L320_adder_eqn);

--AC1L321 is nios_system:NiosII|filter:filter_0|Add9~31 at LABCELL_X19_Y10_N33
AC1L321_share_eqn = (!ND11_result[16] & (ND9_result[16] & ND10_result[16])) # (ND11_result[16] & ((ND10_result[16]) # (ND9_result[16])));
AC1L321 = SHARE(AC1L321_share_eqn);


--AC1L447 is nios_system:NiosII|filter:filter_0|Add11~93 at LABCELL_X19_Y6_N33
AC1L447_adder_eqn = ( !ND14_result[16] $ (!ND12_result[16] $ (ND13_result[16])) ) + ( AC1L421 ) + ( AC1L420 );
AC1L447 = SUM(AC1L447_adder_eqn);

--AC1L448 is nios_system:NiosII|filter:filter_0|Add11~94 at LABCELL_X19_Y6_N33
AC1L448_adder_eqn = ( !ND14_result[16] $ (!ND12_result[16] $ (ND13_result[16])) ) + ( AC1L421 ) + ( AC1L420 );
AC1L448 = CARRY(AC1L448_adder_eqn);

--AC1L449 is nios_system:NiosII|filter:filter_0|Add11~95 at LABCELL_X19_Y6_N33
AC1L449_share_eqn = (!ND14_result[16] & (ND12_result[16] & ND13_result[16])) # (ND14_result[16] & ((ND13_result[16]) # (ND12_result[16])));
AC1L449 = SHARE(AC1L449_share_eqn);


--AC1L511 is nios_system:NiosII|filter:filter_0|Add15~29 at MLABCELL_X21_Y2_N3
AC1L511_adder_eqn = ( !ND17_result[16] $ (!ND15_result[16] $ (ND16_result[16])) ) + ( AC1L485 ) + ( AC1L484 );
AC1L511 = SUM(AC1L511_adder_eqn);

--AC1L512 is nios_system:NiosII|filter:filter_0|Add15~30 at MLABCELL_X21_Y2_N3
AC1L512_adder_eqn = ( !ND17_result[16] $ (!ND15_result[16] $ (ND16_result[16])) ) + ( AC1L485 ) + ( AC1L484 );
AC1L512 = CARRY(AC1L512_adder_eqn);

--AC1L513 is nios_system:NiosII|filter:filter_0|Add15~31 at MLABCELL_X21_Y2_N3
AC1L513_share_eqn = (!ND17_result[16] & (ND15_result[16] & ND16_result[16])) # (ND17_result[16] & ((ND16_result[16]) # (ND15_result[16])));
AC1L513 = SHARE(AC1L513_share_eqn);


--AC1L259 is nios_system:NiosII|filter:filter_0|Add5~33 at LABCELL_X19_Y12_N36
AC1L259_adder_eqn = ( !ND6_result[17] $ (!ND7_result[17] $ (ND8_result[17])) ) + ( AC1L257 ) + ( AC1L256 );
AC1L259 = SUM(AC1L259_adder_eqn);

--AC1L260 is nios_system:NiosII|filter:filter_0|Add5~34 at LABCELL_X19_Y12_N36
AC1L260_adder_eqn = ( !ND6_result[17] $ (!ND7_result[17] $ (ND8_result[17])) ) + ( AC1L257 ) + ( AC1L256 );
AC1L260 = CARRY(AC1L260_adder_eqn);

--AC1L261 is nios_system:NiosII|filter:filter_0|Add5~35 at LABCELL_X19_Y12_N36
AC1L261_share_eqn = (!ND6_result[17] & (ND7_result[17] & ND8_result[17])) # (ND6_result[17] & ((ND8_result[17]) # (ND7_result[17])));
AC1L261 = SHARE(AC1L261_share_eqn);


--AC1L323 is nios_system:NiosII|filter:filter_0|Add9~33 at LABCELL_X19_Y10_N36
AC1L323_adder_eqn = ( !ND11_result[17] $ (!ND10_result[17] $ (ND9_result[17])) ) + ( AC1L321 ) + ( AC1L320 );
AC1L323 = SUM(AC1L323_adder_eqn);

--AC1L324 is nios_system:NiosII|filter:filter_0|Add9~34 at LABCELL_X19_Y10_N36
AC1L324_adder_eqn = ( !ND11_result[17] $ (!ND10_result[17] $ (ND9_result[17])) ) + ( AC1L321 ) + ( AC1L320 );
AC1L324 = CARRY(AC1L324_adder_eqn);

--AC1L325 is nios_system:NiosII|filter:filter_0|Add9~35 at LABCELL_X19_Y10_N36
AC1L325_share_eqn = (!ND11_result[17] & (ND10_result[17] & ND9_result[17])) # (ND11_result[17] & ((ND9_result[17]) # (ND10_result[17])));
AC1L325 = SHARE(AC1L325_share_eqn);


--AC1L451 is nios_system:NiosII|filter:filter_0|Add11~97 at LABCELL_X19_Y6_N36
AC1L451_adder_eqn = ( !ND12_result[17] $ (!ND14_result[17] $ (ND13_result[17])) ) + ( AC1L449 ) + ( AC1L448 );
AC1L451 = SUM(AC1L451_adder_eqn);

--AC1L452 is nios_system:NiosII|filter:filter_0|Add11~98 at LABCELL_X19_Y6_N36
AC1L452_adder_eqn = ( !ND12_result[17] $ (!ND14_result[17] $ (ND13_result[17])) ) + ( AC1L449 ) + ( AC1L448 );
AC1L452 = CARRY(AC1L452_adder_eqn);

--AC1L453 is nios_system:NiosII|filter:filter_0|Add11~99 at LABCELL_X19_Y6_N36
AC1L453_share_eqn = (!ND12_result[17] & (ND14_result[17] & ND13_result[17])) # (ND12_result[17] & ((ND13_result[17]) # (ND14_result[17])));
AC1L453 = SHARE(AC1L453_share_eqn);


--AC1L515 is nios_system:NiosII|filter:filter_0|Add15~33 at MLABCELL_X21_Y2_N6
AC1L515_adder_eqn = ( !ND15_result[17] $ (!ND17_result[17] $ (ND16_result[17])) ) + ( AC1L513 ) + ( AC1L512 );
AC1L515 = SUM(AC1L515_adder_eqn);

--AC1L516 is nios_system:NiosII|filter:filter_0|Add15~34 at MLABCELL_X21_Y2_N6
AC1L516_adder_eqn = ( !ND15_result[17] $ (!ND17_result[17] $ (ND16_result[17])) ) + ( AC1L513 ) + ( AC1L512 );
AC1L516 = CARRY(AC1L516_adder_eqn);

--AC1L517 is nios_system:NiosII|filter:filter_0|Add15~35 at MLABCELL_X21_Y2_N6
AC1L517_share_eqn = (!ND15_result[17] & (ND17_result[17] & ND16_result[17])) # (ND15_result[17] & ((ND16_result[17]) # (ND17_result[17])));
AC1L517 = SHARE(AC1L517_share_eqn);


--AC1L263 is nios_system:NiosII|filter:filter_0|Add5~37 at LABCELL_X19_Y12_N39
AC1L263_adder_eqn = ( !ND7_result[18] $ (!ND8_result[18] $ (ND6_result[18])) ) + ( AC1L261 ) + ( AC1L260 );
AC1L263 = SUM(AC1L263_adder_eqn);

--AC1L264 is nios_system:NiosII|filter:filter_0|Add5~38 at LABCELL_X19_Y12_N39
AC1L264_adder_eqn = ( !ND7_result[18] $ (!ND8_result[18] $ (ND6_result[18])) ) + ( AC1L261 ) + ( AC1L260 );
AC1L264 = CARRY(AC1L264_adder_eqn);

--AC1L265 is nios_system:NiosII|filter:filter_0|Add5~39 at LABCELL_X19_Y12_N39
AC1L265_share_eqn = (!ND7_result[18] & (ND8_result[18] & ND6_result[18])) # (ND7_result[18] & ((ND6_result[18]) # (ND8_result[18])));
AC1L265 = SHARE(AC1L265_share_eqn);


--AC1L327 is nios_system:NiosII|filter:filter_0|Add9~37 at LABCELL_X19_Y10_N39
AC1L327_adder_eqn = ( !ND11_result[18] $ (!ND10_result[18] $ (ND9_result[18])) ) + ( AC1L325 ) + ( AC1L324 );
AC1L327 = SUM(AC1L327_adder_eqn);

--AC1L328 is nios_system:NiosII|filter:filter_0|Add9~38 at LABCELL_X19_Y10_N39
AC1L328_adder_eqn = ( !ND11_result[18] $ (!ND10_result[18] $ (ND9_result[18])) ) + ( AC1L325 ) + ( AC1L324 );
AC1L328 = CARRY(AC1L328_adder_eqn);

--AC1L329 is nios_system:NiosII|filter:filter_0|Add9~39 at LABCELL_X19_Y10_N39
AC1L329_share_eqn = (!ND11_result[18] & (ND10_result[18] & ND9_result[18])) # (ND11_result[18] & ((ND9_result[18]) # (ND10_result[18])));
AC1L329 = SHARE(AC1L329_share_eqn);


--AC1L455 is nios_system:NiosII|filter:filter_0|Add11~101 at LABCELL_X19_Y6_N39
AC1L455_adder_eqn = ( !ND13_result[18] $ (!ND14_result[18] $ (ND12_result[18])) ) + ( AC1L453 ) + ( AC1L452 );
AC1L455 = SUM(AC1L455_adder_eqn);

--AC1L456 is nios_system:NiosII|filter:filter_0|Add11~102 at LABCELL_X19_Y6_N39
AC1L456_adder_eqn = ( !ND13_result[18] $ (!ND14_result[18] $ (ND12_result[18])) ) + ( AC1L453 ) + ( AC1L452 );
AC1L456 = CARRY(AC1L456_adder_eqn);

--AC1L457 is nios_system:NiosII|filter:filter_0|Add11~103 at LABCELL_X19_Y6_N39
AC1L457_share_eqn = (!ND13_result[18] & (ND14_result[18] & ND12_result[18])) # (ND13_result[18] & ((ND12_result[18]) # (ND14_result[18])));
AC1L457 = SHARE(AC1L457_share_eqn);


--AC1L519 is nios_system:NiosII|filter:filter_0|Add15~37 at MLABCELL_X21_Y2_N9
AC1L519_adder_eqn = ( !ND17_result[18] $ (!ND16_result[18] $ (ND15_result[18])) ) + ( AC1L517 ) + ( AC1L516 );
AC1L519 = SUM(AC1L519_adder_eqn);

--AC1L520 is nios_system:NiosII|filter:filter_0|Add15~38 at MLABCELL_X21_Y2_N9
AC1L520_adder_eqn = ( !ND17_result[18] $ (!ND16_result[18] $ (ND15_result[18])) ) + ( AC1L517 ) + ( AC1L516 );
AC1L520 = CARRY(AC1L520_adder_eqn);

--AC1L521 is nios_system:NiosII|filter:filter_0|Add15~39 at MLABCELL_X21_Y2_N9
AC1L521_share_eqn = (!ND17_result[18] & (ND16_result[18] & ND15_result[18])) # (ND17_result[18] & ((ND15_result[18]) # (ND16_result[18])));
AC1L521 = SHARE(AC1L521_share_eqn);


--AC1L267 is nios_system:NiosII|filter:filter_0|Add5~41 at LABCELL_X19_Y12_N42
AC1L267_adder_eqn = ( !ND8_result[19] $ (!ND7_result[19] $ (ND6_result[19])) ) + ( AC1L265 ) + ( AC1L264 );
AC1L267 = SUM(AC1L267_adder_eqn);

--AC1L268 is nios_system:NiosII|filter:filter_0|Add5~42 at LABCELL_X19_Y12_N42
AC1L268_adder_eqn = ( !ND8_result[19] $ (!ND7_result[19] $ (ND6_result[19])) ) + ( AC1L265 ) + ( AC1L264 );
AC1L268 = CARRY(AC1L268_adder_eqn);

--AC1L269 is nios_system:NiosII|filter:filter_0|Add5~43 at LABCELL_X19_Y12_N42
AC1L269_share_eqn = (!ND8_result[19] & (ND7_result[19] & ND6_result[19])) # (ND8_result[19] & ((ND6_result[19]) # (ND7_result[19])));
AC1L269 = SHARE(AC1L269_share_eqn);


--AC1L331 is nios_system:NiosII|filter:filter_0|Add9~41 at LABCELL_X19_Y10_N42
AC1L331_adder_eqn = ( !ND11_result[19] $ (!ND9_result[19] $ (ND10_result[19])) ) + ( AC1L329 ) + ( AC1L328 );
AC1L331 = SUM(AC1L331_adder_eqn);

--AC1L332 is nios_system:NiosII|filter:filter_0|Add9~42 at LABCELL_X19_Y10_N42
AC1L332_adder_eqn = ( !ND11_result[19] $ (!ND9_result[19] $ (ND10_result[19])) ) + ( AC1L329 ) + ( AC1L328 );
AC1L332 = CARRY(AC1L332_adder_eqn);

--AC1L333 is nios_system:NiosII|filter:filter_0|Add9~43 at LABCELL_X19_Y10_N42
AC1L333_share_eqn = (!ND11_result[19] & (ND9_result[19] & ND10_result[19])) # (ND11_result[19] & ((ND10_result[19]) # (ND9_result[19])));
AC1L333 = SHARE(AC1L333_share_eqn);


--AC1L459 is nios_system:NiosII|filter:filter_0|Add11~105 at LABCELL_X19_Y6_N42
AC1L459_adder_eqn = ( !ND13_result[19] $ (!ND14_result[19] $ (ND12_result[19])) ) + ( AC1L457 ) + ( AC1L456 );
AC1L459 = SUM(AC1L459_adder_eqn);

--AC1L460 is nios_system:NiosII|filter:filter_0|Add11~106 at LABCELL_X19_Y6_N42
AC1L460_adder_eqn = ( !ND13_result[19] $ (!ND14_result[19] $ (ND12_result[19])) ) + ( AC1L457 ) + ( AC1L456 );
AC1L460 = CARRY(AC1L460_adder_eqn);

--AC1L461 is nios_system:NiosII|filter:filter_0|Add11~107 at LABCELL_X19_Y6_N42
AC1L461_share_eqn = (!ND13_result[19] & (ND14_result[19] & ND12_result[19])) # (ND13_result[19] & ((ND12_result[19]) # (ND14_result[19])));
AC1L461 = SHARE(AC1L461_share_eqn);


--AC1L523 is nios_system:NiosII|filter:filter_0|Add15~41 at MLABCELL_X21_Y2_N12
AC1L523_adder_eqn = ( !ND17_result[19] $ (!ND15_result[19] $ (ND16_result[19])) ) + ( AC1L521 ) + ( AC1L520 );
AC1L523 = SUM(AC1L523_adder_eqn);

--AC1L524 is nios_system:NiosII|filter:filter_0|Add15~42 at MLABCELL_X21_Y2_N12
AC1L524_adder_eqn = ( !ND17_result[19] $ (!ND15_result[19] $ (ND16_result[19])) ) + ( AC1L521 ) + ( AC1L520 );
AC1L524 = CARRY(AC1L524_adder_eqn);

--AC1L525 is nios_system:NiosII|filter:filter_0|Add15~43 at MLABCELL_X21_Y2_N12
AC1L525_share_eqn = (!ND17_result[19] & (ND15_result[19] & ND16_result[19])) # (ND17_result[19] & ((ND16_result[19]) # (ND15_result[19])));
AC1L525 = SHARE(AC1L525_share_eqn);


--AC1L271 is nios_system:NiosII|filter:filter_0|Add5~45 at LABCELL_X19_Y12_N45
AC1L271_adder_eqn = ( !ND8_result[20] $ (!ND7_result[20] $ (ND6_result[20])) ) + ( AC1L269 ) + ( AC1L268 );
AC1L271 = SUM(AC1L271_adder_eqn);

--AC1L272 is nios_system:NiosII|filter:filter_0|Add5~46 at LABCELL_X19_Y12_N45
AC1L272_adder_eqn = ( !ND8_result[20] $ (!ND7_result[20] $ (ND6_result[20])) ) + ( AC1L269 ) + ( AC1L268 );
AC1L272 = CARRY(AC1L272_adder_eqn);

--AC1L273 is nios_system:NiosII|filter:filter_0|Add5~47 at LABCELL_X19_Y12_N45
AC1L273_share_eqn = (!ND8_result[20] & (ND7_result[20] & ND6_result[20])) # (ND8_result[20] & ((ND6_result[20]) # (ND7_result[20])));
AC1L273 = SHARE(AC1L273_share_eqn);


--AC1L335 is nios_system:NiosII|filter:filter_0|Add9~45 at LABCELL_X19_Y10_N45
AC1L335_adder_eqn = ( !ND10_result[20] $ (!ND9_result[20] $ (ND11_result[20])) ) + ( AC1L333 ) + ( AC1L332 );
AC1L335 = SUM(AC1L335_adder_eqn);

--AC1L336 is nios_system:NiosII|filter:filter_0|Add9~46 at LABCELL_X19_Y10_N45
AC1L336_adder_eqn = ( !ND10_result[20] $ (!ND9_result[20] $ (ND11_result[20])) ) + ( AC1L333 ) + ( AC1L332 );
AC1L336 = CARRY(AC1L336_adder_eqn);

--AC1L337 is nios_system:NiosII|filter:filter_0|Add9~47 at LABCELL_X19_Y10_N45
AC1L337_share_eqn = (!ND10_result[20] & (ND9_result[20] & ND11_result[20])) # (ND10_result[20] & ((ND11_result[20]) # (ND9_result[20])));
AC1L337 = SHARE(AC1L337_share_eqn);


--AC1L463 is nios_system:NiosII|filter:filter_0|Add11~109 at LABCELL_X19_Y6_N45
AC1L463_adder_eqn = ( !ND13_result[20] $ (!ND14_result[20] $ (ND12_result[20])) ) + ( AC1L461 ) + ( AC1L460 );
AC1L463 = SUM(AC1L463_adder_eqn);

--AC1L464 is nios_system:NiosII|filter:filter_0|Add11~110 at LABCELL_X19_Y6_N45
AC1L464_adder_eqn = ( !ND13_result[20] $ (!ND14_result[20] $ (ND12_result[20])) ) + ( AC1L461 ) + ( AC1L460 );
AC1L464 = CARRY(AC1L464_adder_eqn);

--AC1L465 is nios_system:NiosII|filter:filter_0|Add11~111 at LABCELL_X19_Y6_N45
AC1L465_share_eqn = (!ND13_result[20] & (ND14_result[20] & ND12_result[20])) # (ND13_result[20] & ((ND12_result[20]) # (ND14_result[20])));
AC1L465 = SHARE(AC1L465_share_eqn);


--AC1L527 is nios_system:NiosII|filter:filter_0|Add15~45 at MLABCELL_X21_Y2_N15
AC1L527_adder_eqn = ( !ND16_result[20] $ (!ND15_result[20] $ (ND17_result[20])) ) + ( AC1L525 ) + ( AC1L524 );
AC1L527 = SUM(AC1L527_adder_eqn);

--AC1L528 is nios_system:NiosII|filter:filter_0|Add15~46 at MLABCELL_X21_Y2_N15
AC1L528_adder_eqn = ( !ND16_result[20] $ (!ND15_result[20] $ (ND17_result[20])) ) + ( AC1L525 ) + ( AC1L524 );
AC1L528 = CARRY(AC1L528_adder_eqn);

--AC1L529 is nios_system:NiosII|filter:filter_0|Add15~47 at MLABCELL_X21_Y2_N15
AC1L529_share_eqn = (!ND16_result[20] & (ND15_result[20] & ND17_result[20])) # (ND16_result[20] & ((ND17_result[20]) # (ND15_result[20])));
AC1L529 = SHARE(AC1L529_share_eqn);


--AC1L275 is nios_system:NiosII|filter:filter_0|Add5~49 at LABCELL_X19_Y12_N48
AC1L275_adder_eqn = ( !ND7_result[21] $ (!ND8_result[21] $ (ND6_result[21])) ) + ( AC1L273 ) + ( AC1L272 );
AC1L275 = SUM(AC1L275_adder_eqn);

--AC1L276 is nios_system:NiosII|filter:filter_0|Add5~50 at LABCELL_X19_Y12_N48
AC1L276_adder_eqn = ( !ND7_result[21] $ (!ND8_result[21] $ (ND6_result[21])) ) + ( AC1L273 ) + ( AC1L272 );
AC1L276 = CARRY(AC1L276_adder_eqn);

--AC1L277 is nios_system:NiosII|filter:filter_0|Add5~51 at LABCELL_X19_Y12_N48
AC1L277_share_eqn = (!ND7_result[21] & (ND8_result[21] & ND6_result[21])) # (ND7_result[21] & ((ND6_result[21]) # (ND8_result[21])));
AC1L277 = SHARE(AC1L277_share_eqn);


--AC1L339 is nios_system:NiosII|filter:filter_0|Add9~49 at LABCELL_X19_Y10_N48
AC1L339_adder_eqn = ( !ND10_result[21] $ (!ND9_result[21] $ (ND11_result[21])) ) + ( AC1L337 ) + ( AC1L336 );
AC1L339 = SUM(AC1L339_adder_eqn);

--AC1L340 is nios_system:NiosII|filter:filter_0|Add9~50 at LABCELL_X19_Y10_N48
AC1L340_adder_eqn = ( !ND10_result[21] $ (!ND9_result[21] $ (ND11_result[21])) ) + ( AC1L337 ) + ( AC1L336 );
AC1L340 = CARRY(AC1L340_adder_eqn);

--AC1L341 is nios_system:NiosII|filter:filter_0|Add9~51 at LABCELL_X19_Y10_N48
AC1L341_share_eqn = (!ND10_result[21] & (ND9_result[21] & ND11_result[21])) # (ND10_result[21] & ((ND11_result[21]) # (ND9_result[21])));
AC1L341 = SHARE(AC1L341_share_eqn);


--AC1L467 is nios_system:NiosII|filter:filter_0|Add11~113 at LABCELL_X19_Y6_N48
AC1L467_adder_eqn = ( !ND14_result[21] $ (!ND12_result[21] $ (ND13_result[21])) ) + ( AC1L465 ) + ( AC1L464 );
AC1L467 = SUM(AC1L467_adder_eqn);

--AC1L468 is nios_system:NiosII|filter:filter_0|Add11~114 at LABCELL_X19_Y6_N48
AC1L468_adder_eqn = ( !ND14_result[21] $ (!ND12_result[21] $ (ND13_result[21])) ) + ( AC1L465 ) + ( AC1L464 );
AC1L468 = CARRY(AC1L468_adder_eqn);

--AC1L469 is nios_system:NiosII|filter:filter_0|Add11~115 at LABCELL_X19_Y6_N48
AC1L469_share_eqn = (!ND14_result[21] & (ND12_result[21] & ND13_result[21])) # (ND14_result[21] & ((ND13_result[21]) # (ND12_result[21])));
AC1L469 = SHARE(AC1L469_share_eqn);


--AC1L531 is nios_system:NiosII|filter:filter_0|Add15~49 at MLABCELL_X21_Y2_N18
AC1L531_adder_eqn = ( !ND17_result[21] $ (!ND15_result[21] $ (ND16_result[21])) ) + ( AC1L529 ) + ( AC1L528 );
AC1L531 = SUM(AC1L531_adder_eqn);

--AC1L532 is nios_system:NiosII|filter:filter_0|Add15~50 at MLABCELL_X21_Y2_N18
AC1L532_adder_eqn = ( !ND17_result[21] $ (!ND15_result[21] $ (ND16_result[21])) ) + ( AC1L529 ) + ( AC1L528 );
AC1L532 = CARRY(AC1L532_adder_eqn);

--AC1L533 is nios_system:NiosII|filter:filter_0|Add15~51 at MLABCELL_X21_Y2_N18
AC1L533_share_eqn = (!ND17_result[21] & (ND15_result[21] & ND16_result[21])) # (ND17_result[21] & ((ND16_result[21]) # (ND15_result[21])));
AC1L533 = SHARE(AC1L533_share_eqn);


--AC1L279 is nios_system:NiosII|filter:filter_0|Add5~53 at LABCELL_X19_Y12_N51
AC1L279_adder_eqn = ( !ND6_result[22] $ (!ND8_result[22] $ (ND7_result[22])) ) + ( AC1L277 ) + ( AC1L276 );
AC1L279 = SUM(AC1L279_adder_eqn);

--AC1L280 is nios_system:NiosII|filter:filter_0|Add5~54 at LABCELL_X19_Y12_N51
AC1L280_adder_eqn = ( !ND6_result[22] $ (!ND8_result[22] $ (ND7_result[22])) ) + ( AC1L277 ) + ( AC1L276 );
AC1L280 = CARRY(AC1L280_adder_eqn);

--AC1L281 is nios_system:NiosII|filter:filter_0|Add5~55 at LABCELL_X19_Y12_N51
AC1L281_share_eqn = (!ND6_result[22] & (ND8_result[22] & ND7_result[22])) # (ND6_result[22] & ((ND7_result[22]) # (ND8_result[22])));
AC1L281 = SHARE(AC1L281_share_eqn);


--AC1L343 is nios_system:NiosII|filter:filter_0|Add9~53 at LABCELL_X19_Y10_N51
AC1L343_adder_eqn = ( !ND9_result[22] $ (!ND10_result[22] $ (ND11_result[22])) ) + ( AC1L341 ) + ( AC1L340 );
AC1L343 = SUM(AC1L343_adder_eqn);

--AC1L344 is nios_system:NiosII|filter:filter_0|Add9~54 at LABCELL_X19_Y10_N51
AC1L344_adder_eqn = ( !ND9_result[22] $ (!ND10_result[22] $ (ND11_result[22])) ) + ( AC1L341 ) + ( AC1L340 );
AC1L344 = CARRY(AC1L344_adder_eqn);

--AC1L345 is nios_system:NiosII|filter:filter_0|Add9~55 at LABCELL_X19_Y10_N51
AC1L345_share_eqn = (!ND9_result[22] & (ND10_result[22] & ND11_result[22])) # (ND9_result[22] & ((ND11_result[22]) # (ND10_result[22])));
AC1L345 = SHARE(AC1L345_share_eqn);


--AC1L471 is nios_system:NiosII|filter:filter_0|Add11~117 at LABCELL_X19_Y6_N51
AC1L471_adder_eqn = ( !ND12_result[22] $ (!ND13_result[22] $ (ND14_result[22])) ) + ( AC1L469 ) + ( AC1L468 );
AC1L471 = SUM(AC1L471_adder_eqn);

--AC1L472 is nios_system:NiosII|filter:filter_0|Add11~118 at LABCELL_X19_Y6_N51
AC1L472_adder_eqn = ( !ND12_result[22] $ (!ND13_result[22] $ (ND14_result[22])) ) + ( AC1L469 ) + ( AC1L468 );
AC1L472 = CARRY(AC1L472_adder_eqn);

--AC1L473 is nios_system:NiosII|filter:filter_0|Add11~119 at LABCELL_X19_Y6_N51
AC1L473_share_eqn = (!ND12_result[22] & (ND13_result[22] & ND14_result[22])) # (ND12_result[22] & ((ND14_result[22]) # (ND13_result[22])));
AC1L473 = SHARE(AC1L473_share_eqn);


--AC1L535 is nios_system:NiosII|filter:filter_0|Add15~53 at MLABCELL_X21_Y2_N21
AC1L535_adder_eqn = ( !ND15_result[22] $ (!ND16_result[22] $ (ND17_result[22])) ) + ( AC1L533 ) + ( AC1L532 );
AC1L535 = SUM(AC1L535_adder_eqn);

--AC1L536 is nios_system:NiosII|filter:filter_0|Add15~54 at MLABCELL_X21_Y2_N21
AC1L536_adder_eqn = ( !ND15_result[22] $ (!ND16_result[22] $ (ND17_result[22])) ) + ( AC1L533 ) + ( AC1L532 );
AC1L536 = CARRY(AC1L536_adder_eqn);

--AC1L537 is nios_system:NiosII|filter:filter_0|Add15~55 at MLABCELL_X21_Y2_N21
AC1L537_share_eqn = (!ND15_result[22] & (ND16_result[22] & ND17_result[22])) # (ND15_result[22] & ((ND17_result[22]) # (ND16_result[22])));
AC1L537 = SHARE(AC1L537_share_eqn);


--AC1L283 is nios_system:NiosII|filter:filter_0|Add5~57 at LABCELL_X19_Y12_N54
AC1L283_adder_eqn = ( !ND7_result[23] $ (!ND8_result[23] $ (ND6_result[23])) ) + ( AC1L281 ) + ( AC1L280 );
AC1L283 = SUM(AC1L283_adder_eqn);

--AC1L284 is nios_system:NiosII|filter:filter_0|Add5~58 at LABCELL_X19_Y12_N54
AC1L284_adder_eqn = ( !ND7_result[23] $ (!ND8_result[23] $ (ND6_result[23])) ) + ( AC1L281 ) + ( AC1L280 );
AC1L284 = CARRY(AC1L284_adder_eqn);

--AC1L285 is nios_system:NiosII|filter:filter_0|Add5~59 at LABCELL_X19_Y12_N54
AC1L285_share_eqn = (!ND7_result[23] & (ND8_result[23] & ND6_result[23])) # (ND7_result[23] & ((ND6_result[23]) # (ND8_result[23])));
AC1L285 = SHARE(AC1L285_share_eqn);


--AC1L347 is nios_system:NiosII|filter:filter_0|Add9~57 at LABCELL_X19_Y10_N54
AC1L347_adder_eqn = ( !ND11_result[23] $ (!ND9_result[23] $ (ND10_result[23])) ) + ( AC1L345 ) + ( AC1L344 );
AC1L347 = SUM(AC1L347_adder_eqn);

--AC1L348 is nios_system:NiosII|filter:filter_0|Add9~58 at LABCELL_X19_Y10_N54
AC1L348_adder_eqn = ( !ND11_result[23] $ (!ND9_result[23] $ (ND10_result[23])) ) + ( AC1L345 ) + ( AC1L344 );
AC1L348 = CARRY(AC1L348_adder_eqn);

--AC1L349 is nios_system:NiosII|filter:filter_0|Add9~59 at LABCELL_X19_Y10_N54
AC1L349_share_eqn = (!ND11_result[23] & (ND9_result[23] & ND10_result[23])) # (ND11_result[23] & ((ND10_result[23]) # (ND9_result[23])));
AC1L349 = SHARE(AC1L349_share_eqn);


--AC1L475 is nios_system:NiosII|filter:filter_0|Add11~121 at LABCELL_X19_Y6_N54
AC1L475_adder_eqn = ( !ND14_result[23] $ (!ND13_result[23] $ (ND12_result[23])) ) + ( AC1L473 ) + ( AC1L472 );
AC1L475 = SUM(AC1L475_adder_eqn);

--AC1L476 is nios_system:NiosII|filter:filter_0|Add11~122 at LABCELL_X19_Y6_N54
AC1L476_adder_eqn = ( !ND14_result[23] $ (!ND13_result[23] $ (ND12_result[23])) ) + ( AC1L473 ) + ( AC1L472 );
AC1L476 = CARRY(AC1L476_adder_eqn);

--AC1L477 is nios_system:NiosII|filter:filter_0|Add11~123 at LABCELL_X19_Y6_N54
AC1L477_share_eqn = (!ND14_result[23] & (ND13_result[23] & ND12_result[23])) # (ND14_result[23] & ((ND12_result[23]) # (ND13_result[23])));
AC1L477 = SHARE(AC1L477_share_eqn);


--AC1L539 is nios_system:NiosII|filter:filter_0|Add15~57 at MLABCELL_X21_Y2_N24
AC1L539_adder_eqn = ( !ND17_result[23] $ (!ND15_result[23] $ (ND16_result[23])) ) + ( AC1L537 ) + ( AC1L536 );
AC1L539 = SUM(AC1L539_adder_eqn);

--AC1L540 is nios_system:NiosII|filter:filter_0|Add15~58 at MLABCELL_X21_Y2_N24
AC1L540_adder_eqn = ( !ND17_result[23] $ (!ND15_result[23] $ (ND16_result[23])) ) + ( AC1L537 ) + ( AC1L536 );
AC1L540 = CARRY(AC1L540_adder_eqn);

--AC1L541 is nios_system:NiosII|filter:filter_0|Add15~59 at MLABCELL_X21_Y2_N24
AC1L541_share_eqn = (!ND17_result[23] & (ND15_result[23] & ND16_result[23])) # (ND17_result[23] & ((ND16_result[23]) # (ND15_result[23])));
AC1L541 = SHARE(AC1L541_share_eqn);


--AC1L287 is nios_system:NiosII|filter:filter_0|Add5~61 at LABCELL_X19_Y12_N57
AC1L287_adder_eqn = ( !ND8_result[24] $ (!ND6_result[24] $ (ND7_result[24])) ) + ( AC1L285 ) + ( AC1L284 );
AC1L287 = SUM(AC1L287_adder_eqn);

--AC1L288 is nios_system:NiosII|filter:filter_0|Add5~62 at LABCELL_X19_Y12_N57
AC1L288_adder_eqn = ( !ND8_result[24] $ (!ND6_result[24] $ (ND7_result[24])) ) + ( AC1L285 ) + ( AC1L284 );
AC1L288 = CARRY(AC1L288_adder_eqn);

--AC1L289 is nios_system:NiosII|filter:filter_0|Add5~63 at LABCELL_X19_Y12_N57
AC1L289_share_eqn = (!ND8_result[24] & (ND6_result[24] & ND7_result[24])) # (ND8_result[24] & ((ND7_result[24]) # (ND6_result[24])));
AC1L289 = SHARE(AC1L289_share_eqn);


--AC1L351 is nios_system:NiosII|filter:filter_0|Add9~61 at LABCELL_X19_Y10_N57
AC1L351_adder_eqn = ( !ND11_result[24] $ (!ND10_result[24] $ (ND9_result[24])) ) + ( AC1L349 ) + ( AC1L348 );
AC1L351 = SUM(AC1L351_adder_eqn);

--AC1L352 is nios_system:NiosII|filter:filter_0|Add9~62 at LABCELL_X19_Y10_N57
AC1L352_adder_eqn = ( !ND11_result[24] $ (!ND10_result[24] $ (ND9_result[24])) ) + ( AC1L349 ) + ( AC1L348 );
AC1L352 = CARRY(AC1L352_adder_eqn);

--AC1L353 is nios_system:NiosII|filter:filter_0|Add9~63 at LABCELL_X19_Y10_N57
AC1L353_share_eqn = (!ND11_result[24] & (ND10_result[24] & ND9_result[24])) # (ND11_result[24] & ((ND9_result[24]) # (ND10_result[24])));
AC1L353 = SHARE(AC1L353_share_eqn);


--AC1L479 is nios_system:NiosII|filter:filter_0|Add11~125 at LABCELL_X19_Y6_N57
AC1L479_adder_eqn = ( !ND14_result[24] $ (!ND12_result[24] $ (ND13_result[24])) ) + ( AC1L477 ) + ( AC1L476 );
AC1L479 = SUM(AC1L479_adder_eqn);

--AC1L480 is nios_system:NiosII|filter:filter_0|Add11~126 at LABCELL_X19_Y6_N57
AC1L480_adder_eqn = ( !ND14_result[24] $ (!ND12_result[24] $ (ND13_result[24])) ) + ( AC1L477 ) + ( AC1L476 );
AC1L480 = CARRY(AC1L480_adder_eqn);

--AC1L481 is nios_system:NiosII|filter:filter_0|Add11~127 at LABCELL_X19_Y6_N57
AC1L481_share_eqn = (!ND14_result[24] & (ND12_result[24] & ND13_result[24])) # (ND14_result[24] & ((ND13_result[24]) # (ND12_result[24])));
AC1L481 = SHARE(AC1L481_share_eqn);


--AC1L543 is nios_system:NiosII|filter:filter_0|Add15~61 at MLABCELL_X21_Y2_N27
AC1L543_adder_eqn = ( !ND15_result[24] $ (!ND16_result[24] $ (ND17_result[24])) ) + ( AC1L541 ) + ( AC1L540 );
AC1L543 = SUM(AC1L543_adder_eqn);

--AC1L544 is nios_system:NiosII|filter:filter_0|Add15~62 at MLABCELL_X21_Y2_N27
AC1L544_adder_eqn = ( !ND15_result[24] $ (!ND16_result[24] $ (ND17_result[24])) ) + ( AC1L541 ) + ( AC1L540 );
AC1L544 = CARRY(AC1L544_adder_eqn);

--AC1L545 is nios_system:NiosII|filter:filter_0|Add15~63 at MLABCELL_X21_Y2_N27
AC1L545_share_eqn = (!ND15_result[24] & (ND16_result[24] & ND17_result[24])) # (ND15_result[24] & ((ND17_result[24]) # (ND16_result[24])));
AC1L545 = SHARE(AC1L545_share_eqn);


--ZB1_s_serial_transfer.STATE_5_READ_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER at FF_X33_Y14_N50
--register power-up is low

ZB1_s_serial_transfer.STATE_5_READ_TRANSFER = DFFEAS(ZB1L5, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--JF1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X35_Y4_N33
JF1L2_adder_eqn = ( JF1_F_pc[21] ) + ( GND ) + ( JF1L7 );
JF1L2 = SUM(JF1L2_adder_eqn);

--JF1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X35_Y4_N33
JF1L3_adder_eqn = ( JF1_F_pc[21] ) + ( GND ) + ( JF1L7 );
JF1L3 = CARRY(JF1L3_adder_eqn);


--JF1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X35_Y4_N30
JF1L6_adder_eqn = ( JF1_F_pc[20] ) + ( GND ) + ( JF1L55 );
JF1L6 = SUM(JF1L6_adder_eqn);

--JF1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X35_Y4_N30
JF1L7_adder_eqn = ( JF1_F_pc[20] ) + ( GND ) + ( JF1L55 );
JF1L7 = CARRY(JF1L7_adder_eqn);


--JF1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X35_Y4_N24
JF1L10_adder_eqn = ( JF1_F_pc[18] ) + ( GND ) + ( JF1L15 );
JF1L10 = SUM(JF1L10_adder_eqn);

--JF1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X35_Y4_N24
JF1L11_adder_eqn = ( JF1_F_pc[18] ) + ( GND ) + ( JF1L15 );
JF1L11 = CARRY(JF1L11_adder_eqn);


--JF1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X35_Y4_N21
JF1L14_adder_eqn = ( JF1_F_pc[17] ) + ( GND ) + ( JF1L51 );
JF1L14 = SUM(JF1L14_adder_eqn);

--JF1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X35_Y4_N21
JF1L15_adder_eqn = ( JF1_F_pc[17] ) + ( GND ) + ( JF1L51 );
JF1L15 = CARRY(JF1L15_adder_eqn);


--JF1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X35_Y4_N42
JF1L18_adder_eqn = ( !JF1_F_pc[24] ) + ( GND ) + ( JF1L59 );
JF1L18 = SUM(JF1L18_adder_eqn);


--JF1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X35_Y4_N12
JF1L22_adder_eqn = ( !JF1_F_pc[14] ) + ( GND ) + ( JF1L27 );
JF1L22 = SUM(JF1L22_adder_eqn);

--JF1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X35_Y4_N12
JF1L23_adder_eqn = ( !JF1_F_pc[14] ) + ( GND ) + ( JF1L27 );
JF1L23 = CARRY(JF1L23_adder_eqn);


--JF1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X35_Y4_N9
JF1L26_adder_eqn = ( JF1_F_pc[13] ) + ( GND ) + ( JF1L35 );
JF1L26 = SUM(JF1L26_adder_eqn);

--JF1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X35_Y4_N9
JF1L27_adder_eqn = ( JF1_F_pc[13] ) + ( GND ) + ( JF1L35 );
JF1L27 = CARRY(JF1L27_adder_eqn);


--JF1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X35_Y4_N15
JF1L30_adder_eqn = ( JF1_F_pc[15] ) + ( GND ) + ( JF1L23 );
JF1L30 = SUM(JF1L30_adder_eqn);

--JF1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X35_Y4_N15
JF1L31_adder_eqn = ( JF1_F_pc[15] ) + ( GND ) + ( JF1L23 );
JF1L31 = CARRY(JF1L31_adder_eqn);


--JF1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X35_Y4_N6
JF1L34_adder_eqn = ( JF1_F_pc[12] ) + ( GND ) + ( JF1L39 );
JF1L34 = SUM(JF1L34_adder_eqn);

--JF1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X35_Y4_N6
JF1L35_adder_eqn = ( JF1_F_pc[12] ) + ( GND ) + ( JF1L39 );
JF1L35 = CARRY(JF1L35_adder_eqn);


--JF1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X35_Y4_N3
JF1L38_adder_eqn = ( JF1_F_pc[11] ) + ( GND ) + ( JF1L43 );
JF1L38 = SUM(JF1L38_adder_eqn);

--JF1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X35_Y4_N3
JF1L39_adder_eqn = ( JF1_F_pc[11] ) + ( GND ) + ( JF1L43 );
JF1L39 = CARRY(JF1L39_adder_eqn);


--JF1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X35_Y4_N0
JF1L42_adder_eqn = ( JF1_F_pc[10] ) + ( GND ) + ( JF1L47 );
JF1L42 = SUM(JF1L42_adder_eqn);

--JF1L43 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X35_Y4_N0
JF1L43_adder_eqn = ( JF1_F_pc[10] ) + ( GND ) + ( JF1L47 );
JF1L43 = CARRY(JF1L43_adder_eqn);


--JF1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X35_Y5_N57
JF1L46_adder_eqn = ( JF1_F_pc[9] ) + ( GND ) + ( JF1L83 );
JF1L46 = SUM(JF1L46_adder_eqn);

--JF1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X35_Y5_N57
JF1L47_adder_eqn = ( JF1_F_pc[9] ) + ( GND ) + ( JF1L83 );
JF1L47 = CARRY(JF1L47_adder_eqn);


--JF1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X35_Y4_N18
JF1L50_adder_eqn = ( JF1_F_pc[16] ) + ( GND ) + ( JF1L31 );
JF1L50 = SUM(JF1L50_adder_eqn);

--JF1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X35_Y4_N18
JF1L51_adder_eqn = ( JF1_F_pc[16] ) + ( GND ) + ( JF1L31 );
JF1L51 = CARRY(JF1L51_adder_eqn);


--JF1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X35_Y4_N27
JF1L54_adder_eqn = ( JF1_F_pc[19] ) + ( GND ) + ( JF1L11 );
JF1L54 = SUM(JF1L54_adder_eqn);

--JF1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X35_Y4_N27
JF1L55_adder_eqn = ( JF1_F_pc[19] ) + ( GND ) + ( JF1L11 );
JF1L55 = CARRY(JF1L55_adder_eqn);


--JF1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X35_Y4_N39
JF1L58_adder_eqn = ( JF1_F_pc[23] ) + ( GND ) + ( JF1L63 );
JF1L58 = SUM(JF1L58_adder_eqn);

--JF1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X35_Y4_N39
JF1L59_adder_eqn = ( JF1_F_pc[23] ) + ( GND ) + ( JF1L63 );
JF1L59 = CARRY(JF1L59_adder_eqn);


--JF1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~61 at LABCELL_X35_Y4_N36
JF1L62_adder_eqn = ( JF1_F_pc[22] ) + ( GND ) + ( JF1L3 );
JF1L62 = SUM(JF1L62_adder_eqn);

--JF1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~62 at LABCELL_X35_Y4_N36
JF1L63_adder_eqn = ( JF1_F_pc[22] ) + ( GND ) + ( JF1L3 );
JF1L63 = CARRY(JF1L63_adder_eqn);


--VE4L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X27_Y10_N33
VE4L2_adder_eqn = ( (!YD4L3 & (((VE4_burst_uncompress_address_offset[1])))) # (YD4L3 & ((!ZD4_mem_used[0] & ((VE4_burst_uncompress_address_offset[1]))) # (ZD4_mem_used[0] & (ZD4_mem[0][19])))) ) + ( ZD4_mem[0][52] ) + ( VE4L7 );
VE4L2 = SUM(VE4L2_adder_eqn);


--ZD9_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87] at FF_X34_Y3_N1
--register power-up is low

ZD9_mem[1][87] = DFFEAS(ZD9L23, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L2, ZD9_mem[2][87],  ,  , ZD9_mem_used[2]);


--ZD9_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88] at FF_X34_Y3_N34
--register power-up is low

ZD9_mem[1][88] = DFFEAS(ZD9L25, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L2, ZD9_mem[2][88],  ,  , ZD9_mem_used[2]);


--ZD9_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19] at FF_X34_Y3_N13
--register power-up is low

ZD9_mem[1][19] = DFFEAS(ZD9L19, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L2, ZD9_mem[2][19],  ,  , ZD9_mem_used[2]);


--VE9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X30_Y5_N33
VE9L2_adder_eqn = ( (!ZD9_mem_used[0] & (((VE9_burst_uncompress_address_offset[1])))) # (ZD9_mem_used[0] & ((!YD9L3 & ((VE9_burst_uncompress_address_offset[1]))) # (YD9L3 & (ZD9_mem[0][19])))) ) + ( ZD9_mem[0][52] ) + ( VE9L7 );
VE9L2 = SUM(VE9L2_adder_eqn);


--JF1L211 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X42_Y5_N0
JF1L211_adder_eqn = ( JF1_E_alu_sub ) + ( VCC ) + ( !VCC );
JF1L211 = CARRY(JF1L211_adder_eqn);


--PG1_ram_block1a36 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a36 at M10K_X38_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a36_PORT_A_data_in = GE2L23;
PG1_ram_block1a36_PORT_A_data_in_reg = DFFE(PG1_ram_block1a36_PORT_A_data_in, PG1_ram_block1a36_clock_0, , , PG1_ram_block1a36_clock_enable_0);
PG1_ram_block1a36_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a36_PORT_A_address_reg = DFFE(PG1_ram_block1a36_PORT_A_address, PG1_ram_block1a36_clock_0, , , PG1_ram_block1a36_clock_enable_0);
PG1_ram_block1a36_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a36_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a36_PORT_A_write_enable, PG1_ram_block1a36_clock_0, , , PG1_ram_block1a36_clock_enable_0);
PG1_ram_block1a36_PORT_A_read_enable = GC1L3;
PG1_ram_block1a36_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a36_PORT_A_read_enable, PG1_ram_block1a36_clock_0, , , PG1_ram_block1a36_clock_enable_0);
PG1_ram_block1a36_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a36_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a36_PORT_A_byte_mask, PG1_ram_block1a36_clock_0, , , PG1_ram_block1a36_clock_enable_0);
PG1_ram_block1a36_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a36_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a36_PORT_A_data_out = MEMORY(PG1_ram_block1a36_PORT_A_data_in_reg, , PG1_ram_block1a36_PORT_A_address_reg, , PG1_ram_block1a36_PORT_A_write_enable_reg, PG1_ram_block1a36_PORT_A_read_enable_reg, , , PG1_ram_block1a36_PORT_A_byte_mask_reg, , PG1_ram_block1a36_clock_0, , PG1_ram_block1a36_clock_enable_0, , , , , );
PG1_ram_block1a36 = PG1_ram_block1a36_PORT_A_data_out[0];


--PG1_ram_block1a4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a4 at M10K_X41_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a4_PORT_A_data_in = GE2L23;
PG1_ram_block1a4_PORT_A_data_in_reg = DFFE(PG1_ram_block1a4_PORT_A_data_in, PG1_ram_block1a4_clock_0, , , PG1_ram_block1a4_clock_enable_0);
PG1_ram_block1a4_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a4_PORT_A_address_reg = DFFE(PG1_ram_block1a4_PORT_A_address, PG1_ram_block1a4_clock_0, , , PG1_ram_block1a4_clock_enable_0);
PG1_ram_block1a4_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a4_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a4_PORT_A_write_enable, PG1_ram_block1a4_clock_0, , , PG1_ram_block1a4_clock_enable_0);
PG1_ram_block1a4_PORT_A_read_enable = GC1L3;
PG1_ram_block1a4_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a4_PORT_A_read_enable, PG1_ram_block1a4_clock_0, , , PG1_ram_block1a4_clock_enable_0);
PG1_ram_block1a4_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a4_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a4_PORT_A_byte_mask, PG1_ram_block1a4_clock_0, , , PG1_ram_block1a4_clock_enable_0);
PG1_ram_block1a4_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a4_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a4_PORT_A_data_out = MEMORY(PG1_ram_block1a4_PORT_A_data_in_reg, , PG1_ram_block1a4_PORT_A_address_reg, , PG1_ram_block1a4_PORT_A_write_enable_reg, PG1_ram_block1a4_PORT_A_read_enable_reg, , , PG1_ram_block1a4_PORT_A_byte_mask_reg, , PG1_ram_block1a4_clock_0, , PG1_ram_block1a4_clock_enable_0, , , , , );
PG1_ram_block1a4 = PG1_ram_block1a4_PORT_A_data_out[0];


--PG1_ram_block1a32 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a32 at M10K_X38_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a32_PORT_A_data_in = GE2L24;
PG1_ram_block1a32_PORT_A_data_in_reg = DFFE(PG1_ram_block1a32_PORT_A_data_in, PG1_ram_block1a32_clock_0, , , PG1_ram_block1a32_clock_enable_0);
PG1_ram_block1a32_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a32_PORT_A_address_reg = DFFE(PG1_ram_block1a32_PORT_A_address, PG1_ram_block1a32_clock_0, , , PG1_ram_block1a32_clock_enable_0);
PG1_ram_block1a32_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a32_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a32_PORT_A_write_enable, PG1_ram_block1a32_clock_0, , , PG1_ram_block1a32_clock_enable_0);
PG1_ram_block1a32_PORT_A_read_enable = GC1L3;
PG1_ram_block1a32_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a32_PORT_A_read_enable, PG1_ram_block1a32_clock_0, , , PG1_ram_block1a32_clock_enable_0);
PG1_ram_block1a32_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a32_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a32_PORT_A_byte_mask, PG1_ram_block1a32_clock_0, , , PG1_ram_block1a32_clock_enable_0);
PG1_ram_block1a32_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a32_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a32_PORT_A_data_out = MEMORY(PG1_ram_block1a32_PORT_A_data_in_reg, , PG1_ram_block1a32_PORT_A_address_reg, , PG1_ram_block1a32_PORT_A_write_enable_reg, PG1_ram_block1a32_PORT_A_read_enable_reg, , , PG1_ram_block1a32_PORT_A_byte_mask_reg, , PG1_ram_block1a32_clock_0, , PG1_ram_block1a32_clock_enable_0, , , , , );
PG1_ram_block1a32 = PG1_ram_block1a32_PORT_A_data_out[0];


--PG1_ram_block1a0 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a0 at M10K_X26_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a0_PORT_A_data_in = GE2L24;
PG1_ram_block1a0_PORT_A_data_in_reg = DFFE(PG1_ram_block1a0_PORT_A_data_in, PG1_ram_block1a0_clock_0, , , PG1_ram_block1a0_clock_enable_0);
PG1_ram_block1a0_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a0_PORT_A_address_reg = DFFE(PG1_ram_block1a0_PORT_A_address, PG1_ram_block1a0_clock_0, , , PG1_ram_block1a0_clock_enable_0);
PG1_ram_block1a0_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a0_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a0_PORT_A_write_enable, PG1_ram_block1a0_clock_0, , , PG1_ram_block1a0_clock_enable_0);
PG1_ram_block1a0_PORT_A_read_enable = GC1L3;
PG1_ram_block1a0_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a0_PORT_A_read_enable, PG1_ram_block1a0_clock_0, , , PG1_ram_block1a0_clock_enable_0);
PG1_ram_block1a0_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a0_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a0_PORT_A_byte_mask, PG1_ram_block1a0_clock_0, , , PG1_ram_block1a0_clock_enable_0);
PG1_ram_block1a0_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a0_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a0_PORT_A_data_out = MEMORY(PG1_ram_block1a0_PORT_A_data_in_reg, , PG1_ram_block1a0_PORT_A_address_reg, , PG1_ram_block1a0_PORT_A_write_enable_reg, PG1_ram_block1a0_PORT_A_read_enable_reg, , , PG1_ram_block1a0_PORT_A_byte_mask_reg, , PG1_ram_block1a0_clock_0, , PG1_ram_block1a0_clock_enable_0, , , , , );
PG1_ram_block1a0 = PG1_ram_block1a0_PORT_A_data_out[0];


--PG1_ram_block1a33 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a33 at M10K_X58_Y15_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a33_PORT_A_data_in = GE2L25;
PG1_ram_block1a33_PORT_A_data_in_reg = DFFE(PG1_ram_block1a33_PORT_A_data_in, PG1_ram_block1a33_clock_0, , , PG1_ram_block1a33_clock_enable_0);
PG1_ram_block1a33_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a33_PORT_A_address_reg = DFFE(PG1_ram_block1a33_PORT_A_address, PG1_ram_block1a33_clock_0, , , PG1_ram_block1a33_clock_enable_0);
PG1_ram_block1a33_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a33_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a33_PORT_A_write_enable, PG1_ram_block1a33_clock_0, , , PG1_ram_block1a33_clock_enable_0);
PG1_ram_block1a33_PORT_A_read_enable = GC1L3;
PG1_ram_block1a33_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a33_PORT_A_read_enable, PG1_ram_block1a33_clock_0, , , PG1_ram_block1a33_clock_enable_0);
PG1_ram_block1a33_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a33_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a33_PORT_A_byte_mask, PG1_ram_block1a33_clock_0, , , PG1_ram_block1a33_clock_enable_0);
PG1_ram_block1a33_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a33_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a33_PORT_A_data_out = MEMORY(PG1_ram_block1a33_PORT_A_data_in_reg, , PG1_ram_block1a33_PORT_A_address_reg, , PG1_ram_block1a33_PORT_A_write_enable_reg, PG1_ram_block1a33_PORT_A_read_enable_reg, , , PG1_ram_block1a33_PORT_A_byte_mask_reg, , PG1_ram_block1a33_clock_0, , PG1_ram_block1a33_clock_enable_0, , , , , );
PG1_ram_block1a33 = PG1_ram_block1a33_PORT_A_data_out[0];


--PG1_ram_block1a1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a1 at M10K_X49_Y16_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a1_PORT_A_data_in = GE2L25;
PG1_ram_block1a1_PORT_A_data_in_reg = DFFE(PG1_ram_block1a1_PORT_A_data_in, PG1_ram_block1a1_clock_0, , , PG1_ram_block1a1_clock_enable_0);
PG1_ram_block1a1_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a1_PORT_A_address_reg = DFFE(PG1_ram_block1a1_PORT_A_address, PG1_ram_block1a1_clock_0, , , PG1_ram_block1a1_clock_enable_0);
PG1_ram_block1a1_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a1_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a1_PORT_A_write_enable, PG1_ram_block1a1_clock_0, , , PG1_ram_block1a1_clock_enable_0);
PG1_ram_block1a1_PORT_A_read_enable = GC1L3;
PG1_ram_block1a1_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a1_PORT_A_read_enable, PG1_ram_block1a1_clock_0, , , PG1_ram_block1a1_clock_enable_0);
PG1_ram_block1a1_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a1_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a1_PORT_A_byte_mask, PG1_ram_block1a1_clock_0, , , PG1_ram_block1a1_clock_enable_0);
PG1_ram_block1a1_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a1_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a1_PORT_A_data_out = MEMORY(PG1_ram_block1a1_PORT_A_data_in_reg, , PG1_ram_block1a1_PORT_A_address_reg, , PG1_ram_block1a1_PORT_A_write_enable_reg, PG1_ram_block1a1_PORT_A_read_enable_reg, , , PG1_ram_block1a1_PORT_A_byte_mask_reg, , PG1_ram_block1a1_clock_0, , PG1_ram_block1a1_clock_enable_0, , , , , );
PG1_ram_block1a1 = PG1_ram_block1a1_PORT_A_data_out[0];


--PG1_ram_block1a34 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a34 at M10K_X58_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a34_PORT_A_data_in = GE2L26;
PG1_ram_block1a34_PORT_A_data_in_reg = DFFE(PG1_ram_block1a34_PORT_A_data_in, PG1_ram_block1a34_clock_0, , , PG1_ram_block1a34_clock_enable_0);
PG1_ram_block1a34_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a34_PORT_A_address_reg = DFFE(PG1_ram_block1a34_PORT_A_address, PG1_ram_block1a34_clock_0, , , PG1_ram_block1a34_clock_enable_0);
PG1_ram_block1a34_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a34_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a34_PORT_A_write_enable, PG1_ram_block1a34_clock_0, , , PG1_ram_block1a34_clock_enable_0);
PG1_ram_block1a34_PORT_A_read_enable = GC1L3;
PG1_ram_block1a34_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a34_PORT_A_read_enable, PG1_ram_block1a34_clock_0, , , PG1_ram_block1a34_clock_enable_0);
PG1_ram_block1a34_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a34_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a34_PORT_A_byte_mask, PG1_ram_block1a34_clock_0, , , PG1_ram_block1a34_clock_enable_0);
PG1_ram_block1a34_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a34_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a34_PORT_A_data_out = MEMORY(PG1_ram_block1a34_PORT_A_data_in_reg, , PG1_ram_block1a34_PORT_A_address_reg, , PG1_ram_block1a34_PORT_A_write_enable_reg, PG1_ram_block1a34_PORT_A_read_enable_reg, , , PG1_ram_block1a34_PORT_A_byte_mask_reg, , PG1_ram_block1a34_clock_0, , PG1_ram_block1a34_clock_enable_0, , , , , );
PG1_ram_block1a34 = PG1_ram_block1a34_PORT_A_data_out[0];


--PG1_ram_block1a2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a2 at M10K_X49_Y17_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a2_PORT_A_data_in = GE2L26;
PG1_ram_block1a2_PORT_A_data_in_reg = DFFE(PG1_ram_block1a2_PORT_A_data_in, PG1_ram_block1a2_clock_0, , , PG1_ram_block1a2_clock_enable_0);
PG1_ram_block1a2_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a2_PORT_A_address_reg = DFFE(PG1_ram_block1a2_PORT_A_address, PG1_ram_block1a2_clock_0, , , PG1_ram_block1a2_clock_enable_0);
PG1_ram_block1a2_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a2_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a2_PORT_A_write_enable, PG1_ram_block1a2_clock_0, , , PG1_ram_block1a2_clock_enable_0);
PG1_ram_block1a2_PORT_A_read_enable = GC1L3;
PG1_ram_block1a2_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a2_PORT_A_read_enable, PG1_ram_block1a2_clock_0, , , PG1_ram_block1a2_clock_enable_0);
PG1_ram_block1a2_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a2_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a2_PORT_A_byte_mask, PG1_ram_block1a2_clock_0, , , PG1_ram_block1a2_clock_enable_0);
PG1_ram_block1a2_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a2_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a2_PORT_A_data_out = MEMORY(PG1_ram_block1a2_PORT_A_data_in_reg, , PG1_ram_block1a2_PORT_A_address_reg, , PG1_ram_block1a2_PORT_A_write_enable_reg, PG1_ram_block1a2_PORT_A_read_enable_reg, , , PG1_ram_block1a2_PORT_A_byte_mask_reg, , PG1_ram_block1a2_clock_0, , PG1_ram_block1a2_clock_enable_0, , , , , );
PG1_ram_block1a2 = PG1_ram_block1a2_PORT_A_data_out[0];


--PG1_ram_block1a35 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a35 at M10K_X38_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a35_PORT_A_data_in = GE2L27;
PG1_ram_block1a35_PORT_A_data_in_reg = DFFE(PG1_ram_block1a35_PORT_A_data_in, PG1_ram_block1a35_clock_0, , , PG1_ram_block1a35_clock_enable_0);
PG1_ram_block1a35_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a35_PORT_A_address_reg = DFFE(PG1_ram_block1a35_PORT_A_address, PG1_ram_block1a35_clock_0, , , PG1_ram_block1a35_clock_enable_0);
PG1_ram_block1a35_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a35_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a35_PORT_A_write_enable, PG1_ram_block1a35_clock_0, , , PG1_ram_block1a35_clock_enable_0);
PG1_ram_block1a35_PORT_A_read_enable = GC1L3;
PG1_ram_block1a35_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a35_PORT_A_read_enable, PG1_ram_block1a35_clock_0, , , PG1_ram_block1a35_clock_enable_0);
PG1_ram_block1a35_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a35_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a35_PORT_A_byte_mask, PG1_ram_block1a35_clock_0, , , PG1_ram_block1a35_clock_enable_0);
PG1_ram_block1a35_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a35_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a35_PORT_A_data_out = MEMORY(PG1_ram_block1a35_PORT_A_data_in_reg, , PG1_ram_block1a35_PORT_A_address_reg, , PG1_ram_block1a35_PORT_A_write_enable_reg, PG1_ram_block1a35_PORT_A_read_enable_reg, , , PG1_ram_block1a35_PORT_A_byte_mask_reg, , PG1_ram_block1a35_clock_0, , PG1_ram_block1a35_clock_enable_0, , , , , );
PG1_ram_block1a35 = PG1_ram_block1a35_PORT_A_data_out[0];


--PG1_ram_block1a3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a3 at M10K_X38_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a3_PORT_A_data_in = GE2L27;
PG1_ram_block1a3_PORT_A_data_in_reg = DFFE(PG1_ram_block1a3_PORT_A_data_in, PG1_ram_block1a3_clock_0, , , PG1_ram_block1a3_clock_enable_0);
PG1_ram_block1a3_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a3_PORT_A_address_reg = DFFE(PG1_ram_block1a3_PORT_A_address, PG1_ram_block1a3_clock_0, , , PG1_ram_block1a3_clock_enable_0);
PG1_ram_block1a3_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a3_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a3_PORT_A_write_enable, PG1_ram_block1a3_clock_0, , , PG1_ram_block1a3_clock_enable_0);
PG1_ram_block1a3_PORT_A_read_enable = GC1L3;
PG1_ram_block1a3_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a3_PORT_A_read_enable, PG1_ram_block1a3_clock_0, , , PG1_ram_block1a3_clock_enable_0);
PG1_ram_block1a3_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a3_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a3_PORT_A_byte_mask, PG1_ram_block1a3_clock_0, , , PG1_ram_block1a3_clock_enable_0);
PG1_ram_block1a3_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a3_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a3_PORT_A_data_out = MEMORY(PG1_ram_block1a3_PORT_A_data_in_reg, , PG1_ram_block1a3_PORT_A_address_reg, , PG1_ram_block1a3_PORT_A_write_enable_reg, PG1_ram_block1a3_PORT_A_read_enable_reg, , , PG1_ram_block1a3_PORT_A_byte_mask_reg, , PG1_ram_block1a3_clock_0, , PG1_ram_block1a3_clock_enable_0, , , , , );
PG1_ram_block1a3 = PG1_ram_block1a3_PORT_A_data_out[0];


--JF1_D_iw[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X36_Y9_N52
--register power-up is low

JF1_D_iw[12] = DFFEAS(JF1L673, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X37_Y8_N55
--register power-up is low

JF1_D_iw[14] = DFFEAS(JF1L676, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X37_Y8_N26
--register power-up is low

JF1_D_iw[9] = DFFEAS(JF1L669, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~65 at LABCELL_X35_Y5_N39
JF1L66_adder_eqn = ( JF1_F_pc[3] ) + ( GND ) + ( JF1L99 );
JF1L66 = SUM(JF1L66_adder_eqn);

--JF1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~66 at LABCELL_X35_Y5_N39
JF1L67_adder_eqn = ( JF1_F_pc[3] ) + ( GND ) + ( JF1L99 );
JF1L67 = CARRY(JF1L67_adder_eqn);


--JF1_D_iw[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X37_Y8_N19
--register power-up is low

JF1_D_iw[26] = DFFEAS(JF1L690, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X36_Y7_N28
--register power-up is low

JF1_D_iw[27] = DFFEAS(JF1L691, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X36_Y7_N25
--register power-up is low

JF1_D_iw[28] = DFFEAS(JF1L692, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X37_Y8_N1
--register power-up is low

JF1_D_iw[29] = DFFEAS(JF1L693, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_E_shift_rot_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X40_Y4_N49
--register power-up is low

JF1_E_shift_rot_result[27] = DFFEAS(JF1L515, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[27],  ,  , JF1_E_new_inst);


--JF1_D_iw[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X36_Y7_N46
--register power-up is low

JF1_D_iw[30] = DFFEAS(JF1L694, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X36_Y7_N40
--register power-up is low

JF1_D_iw[8] = DFFEAS(JF1L668, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X37_Y8_N4
--register power-up is low

JF1_D_iw[22] = DFFEAS(JF1L686, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X37_Y8_N58
--register power-up is low

JF1_D_iw[23] = DFFEAS(JF1L687, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X37_Y8_N29
--register power-up is low

JF1_D_iw[10] = DFFEAS(JF1L670, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X36_Y7_N55
--register power-up is low

JF1_D_iw[24] = DFFEAS(JF1L688, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X36_Y9_N10
--register power-up is low

JF1_D_iw[25] = DFFEAS(JF1L689, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X36_Y8_N49
--register power-up is low

JF1_D_iw[17] = DFFEAS(JF1L680, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X37_Y8_N43
--register power-up is low

JF1_D_iw[6] = DFFEAS(JF1L666, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1_D_iw[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X37_Y8_N47
--register power-up is low

JF1_D_iw[7] = DFFEAS(JF1L667, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~69 at LABCELL_X35_Y5_N45
JF1L70_adder_eqn = ( JF1_F_pc[5] ) + ( GND ) + ( JF1L91 );
JF1L70 = SUM(JF1L70_adder_eqn);

--JF1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~70 at LABCELL_X35_Y5_N45
JF1L71_adder_eqn = ( JF1_F_pc[5] ) + ( GND ) + ( JF1L91 );
JF1L71 = CARRY(JF1L71_adder_eqn);


--JF1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~73 at LABCELL_X35_Y5_N48
JF1L74_adder_eqn = ( JF1_F_pc[6] ) + ( GND ) + ( JF1L71 );
JF1L74 = SUM(JF1L74_adder_eqn);

--JF1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~74 at LABCELL_X35_Y5_N48
JF1L75_adder_eqn = ( JF1_F_pc[6] ) + ( GND ) + ( JF1L71 );
JF1L75 = CARRY(JF1L75_adder_eqn);


--JF1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~77 at LABCELL_X35_Y5_N51
JF1L78_adder_eqn = ( JF1_F_pc[7] ) + ( GND ) + ( JF1L75 );
JF1L78 = SUM(JF1L78_adder_eqn);

--JF1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~78 at LABCELL_X35_Y5_N51
JF1L79_adder_eqn = ( JF1_F_pc[7] ) + ( GND ) + ( JF1L75 );
JF1L79 = CARRY(JF1L79_adder_eqn);


--JF1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~81 at LABCELL_X35_Y5_N54
JF1L82_adder_eqn = ( JF1_F_pc[8] ) + ( GND ) + ( JF1L79 );
JF1L82 = SUM(JF1L82_adder_eqn);

--JF1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~82 at LABCELL_X35_Y5_N54
JF1L83_adder_eqn = ( JF1_F_pc[8] ) + ( GND ) + ( JF1L79 );
JF1L83 = CARRY(JF1L83_adder_eqn);


--JF1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~85 at LABCELL_X35_Y5_N33
JF1L86_adder_eqn = ( JF1_F_pc[1] ) + ( GND ) + ( JF1L95 );
JF1L86 = SUM(JF1L86_adder_eqn);

--JF1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~86 at LABCELL_X35_Y5_N33
JF1L87_adder_eqn = ( JF1_F_pc[1] ) + ( GND ) + ( JF1L95 );
JF1L87 = CARRY(JF1L87_adder_eqn);


--JF1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~89 at LABCELL_X35_Y5_N42
JF1L90_adder_eqn = ( JF1_F_pc[4] ) + ( GND ) + ( JF1L67 );
JF1L90 = SUM(JF1L90_adder_eqn);

--JF1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~90 at LABCELL_X35_Y5_N42
JF1L91_adder_eqn = ( JF1_F_pc[4] ) + ( GND ) + ( JF1L67 );
JF1L91 = CARRY(JF1L91_adder_eqn);


--JF1_E_shift_rot_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X40_Y3_N20
--register power-up is low

JF1_E_shift_rot_result[1] = DFFEAS(JF1L489, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[1],  ,  , JF1_E_new_inst);


--JF1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~93 at LABCELL_X35_Y5_N30
JF1L94_adder_eqn = ( JF1_F_pc[0] ) + ( VCC ) + ( !VCC );
JF1L94 = SUM(JF1L94_adder_eqn);

--JF1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~94 at LABCELL_X35_Y5_N30
JF1L95_adder_eqn = ( JF1_F_pc[0] ) + ( VCC ) + ( !VCC );
JF1L95 = CARRY(JF1L95_adder_eqn);


--JF1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~97 at LABCELL_X35_Y5_N36
JF1L98_adder_eqn = ( JF1_F_pc[2] ) + ( GND ) + ( JF1L87 );
JF1L98 = SUM(JF1L98_adder_eqn);

--JF1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~98 at LABCELL_X35_Y5_N36
JF1L99_adder_eqn = ( JF1_F_pc[2] ) + ( GND ) + ( JF1L87 );
JF1L99 = CARRY(JF1L99_adder_eqn);


--JF1_av_ld_byte0_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X31_Y8_N25
--register power-up is low

JF1_av_ld_byte0_data[0] = DFFEAS(TE1L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[0],  ,  , JF1L1073);


--JF1_W_alu_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X39_Y4_N13
--register power-up is low

JF1_W_alu_result[0] = DFFEAS(JF1L355, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_av_ld_byte0_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X34_Y8_N50
--register power-up is low

JF1_av_ld_byte0_data[2] = DFFEAS(TE1L37, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[2],  ,  , JF1L1073);


--JF1_av_ld_byte0_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X35_Y8_N13
--register power-up is low

JF1_av_ld_byte0_data[3] = DFFEAS(TE1L46, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[3],  ,  , JF1L1073);


--JF1_av_ld_byte0_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X34_Y10_N52
--register power-up is low

JF1_av_ld_byte0_data[4] = DFFEAS(TE1L50, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[4],  ,  , JF1L1073);


--JF1_av_ld_byte0_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X34_Y10_N31
--register power-up is low

JF1_av_ld_byte0_data[5] = DFFEAS(TE1L57, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[5],  ,  , JF1L1073);


--JF1_av_ld_byte0_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X34_Y10_N4
--register power-up is low

JF1_av_ld_byte0_data[6] = DFFEAS(TE1L62, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[6],  ,  , JF1L1073);


--JF1_av_ld_byte0_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X34_Y8_N22
--register power-up is low

JF1_av_ld_byte0_data[7] = DFFEAS(TE1L70, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[7],  ,  , JF1L1073);


--JF1_W_alu_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X39_Y4_N16
--register power-up is low

JF1_W_alu_result[1] = DFFEAS(JF1L356, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1_av_ld_byte0_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X35_Y8_N31
--register power-up is low

JF1_av_ld_byte0_data[1] = DFFEAS(TE1L75, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L973, JF1_av_ld_byte1_data[1],  ,  , JF1L1073);


--PD1_count[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X21_Y7_N20
--register power-up is low

PD1_count[1] = AMPP_FUNCTION(A1L6, PD1_count[0], !Q1_clr_reg, !S1_state[4], GND, PD1L62);


--PD1_td_shift[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X22_Y7_N29
--register power-up is low

PD1_td_shift[9] = AMPP_FUNCTION(A1L6, PD1L75, !Q1_clr_reg, !S1_state[4], PD1L62);


--EG1_sr[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X17_Y5_N2
--register power-up is low

EG1_sr[2] = DFFEAS(EG1L59, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--SF1_break_readreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X16_Y5_N25
--register power-up is low

SF1_break_readreg[0] = DFFEAS(SF1L3, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--EC1L367Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 at DDIOOECELL_X24_Y0_N39
--register power-up is high

EC1L367Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--ED1_shiftreg_data[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[26] at FF_X34_Y15_N14
--register power-up is low

ED1_shiftreg_data[26] = DFFEAS(ED1L72, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_s_serial_protocol.STATE_2_RESTART_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT at FF_X34_Y15_N7
--register power-up is low

ED1_s_serial_protocol.STATE_2_RESTART_BIT = DFFEAS(ED1L3, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[26] at FF_X34_Y15_N16
--register power-up is low

ED1_shiftreg_mask[26] = DFFEAS(ED1L131, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--EC1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~1 at LABCELL_X23_Y10_N21
EC1L2_adder_eqn = ( !EC1_refresh_counter[7] ) + ( VCC ) + ( EC1L35 );
EC1L2 = SUM(EC1L2_adder_eqn);

--EC1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~2 at LABCELL_X23_Y10_N21
EC1L3_adder_eqn = ( !EC1_refresh_counter[7] ) + ( VCC ) + ( EC1L35 );
EC1L3 = CARRY(EC1L3_adder_eqn);


--EC1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~5 at LABCELL_X23_Y10_N3
EC1L6_adder_eqn = ( EC1L388Q ) + ( VCC ) + ( EC1L11 );
EC1L6 = SUM(EC1L6_adder_eqn);

--EC1L7 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~6 at LABCELL_X23_Y10_N3
EC1L7_adder_eqn = ( EC1L388Q ) + ( VCC ) + ( EC1L11 );
EC1L7 = CARRY(EC1L7_adder_eqn);


--EC1L10 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~9 at LABCELL_X23_Y10_N0
EC1L10_adder_eqn = ( EC1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
EC1L10 = SUM(EC1L10_adder_eqn);

--EC1L11 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~10 at LABCELL_X23_Y10_N0
EC1L11_adder_eqn = ( EC1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
EC1L11 = CARRY(EC1L11_adder_eqn);


--EC1L14 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~13 at LABCELL_X23_Y10_N36
EC1L14_adder_eqn = ( !EC1_refresh_counter[12] ) + ( VCC ) + ( EC1L19 );
EC1L14 = SUM(EC1L14_adder_eqn);


--EC1L18 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~17 at LABCELL_X23_Y10_N33
EC1L18_adder_eqn = ( EC1_refresh_counter[11] ) + ( VCC ) + ( EC1L23 );
EC1L18 = SUM(EC1L18_adder_eqn);

--EC1L19 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~18 at LABCELL_X23_Y10_N33
EC1L19_adder_eqn = ( EC1_refresh_counter[11] ) + ( VCC ) + ( EC1L23 );
EC1L19 = CARRY(EC1L19_adder_eqn);


--EC1L22 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~21 at LABCELL_X23_Y10_N30
EC1L22_adder_eqn = ( EC1_refresh_counter[10] ) + ( VCC ) + ( EC1L27 );
EC1L22 = SUM(EC1L22_adder_eqn);

--EC1L23 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~22 at LABCELL_X23_Y10_N30
EC1L23_adder_eqn = ( EC1_refresh_counter[10] ) + ( VCC ) + ( EC1L27 );
EC1L23 = CARRY(EC1L23_adder_eqn);


--EC1L26 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~25 at LABCELL_X23_Y10_N27
EC1L26_adder_eqn = ( !EC1_refresh_counter[9] ) + ( VCC ) + ( EC1L31 );
EC1L26 = SUM(EC1L26_adder_eqn);

--EC1L27 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~26 at LABCELL_X23_Y10_N27
EC1L27_adder_eqn = ( !EC1_refresh_counter[9] ) + ( VCC ) + ( EC1L31 );
EC1L27 = CARRY(EC1L27_adder_eqn);


--EC1L30 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~29 at LABCELL_X23_Y10_N24
EC1L30_adder_eqn = ( !EC1_refresh_counter[8] ) + ( VCC ) + ( EC1L3 );
EC1L30 = SUM(EC1L30_adder_eqn);

--EC1L31 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~30 at LABCELL_X23_Y10_N24
EC1L31_adder_eqn = ( !EC1_refresh_counter[8] ) + ( VCC ) + ( EC1L3 );
EC1L31 = CARRY(EC1L31_adder_eqn);


--EC1L34 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~33 at LABCELL_X23_Y10_N18
EC1L34_adder_eqn = ( EC1_refresh_counter[6] ) + ( VCC ) + ( EC1L39 );
EC1L34 = SUM(EC1L34_adder_eqn);

--EC1L35 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~34 at LABCELL_X23_Y10_N18
EC1L35_adder_eqn = ( EC1_refresh_counter[6] ) + ( VCC ) + ( EC1L39 );
EC1L35 = CARRY(EC1L35_adder_eqn);


--EC1L38 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~37 at LABCELL_X23_Y10_N15
EC1L38_adder_eqn = ( EC1_refresh_counter[5] ) + ( VCC ) + ( EC1L43 );
EC1L38 = SUM(EC1L38_adder_eqn);

--EC1L39 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~38 at LABCELL_X23_Y10_N15
EC1L39_adder_eqn = ( EC1_refresh_counter[5] ) + ( VCC ) + ( EC1L43 );
EC1L39 = CARRY(EC1L39_adder_eqn);


--EC1L42 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~41 at LABCELL_X23_Y10_N12
EC1L42_adder_eqn = ( EC1_refresh_counter[4] ) + ( VCC ) + ( EC1L47 );
EC1L42 = SUM(EC1L42_adder_eqn);

--EC1L43 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~42 at LABCELL_X23_Y10_N12
EC1L43_adder_eqn = ( EC1_refresh_counter[4] ) + ( VCC ) + ( EC1L47 );
EC1L43 = CARRY(EC1L43_adder_eqn);


--EC1L46 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~45 at LABCELL_X23_Y10_N9
EC1L46_adder_eqn = ( !EC1_refresh_counter[3] ) + ( VCC ) + ( EC1L51 );
EC1L46 = SUM(EC1L46_adder_eqn);

--EC1L47 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~46 at LABCELL_X23_Y10_N9
EC1L47_adder_eqn = ( !EC1_refresh_counter[3] ) + ( VCC ) + ( EC1L51 );
EC1L47 = CARRY(EC1L47_adder_eqn);


--EC1L50 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~49 at LABCELL_X23_Y10_N6
EC1L50_adder_eqn = ( EC1_refresh_counter[2] ) + ( VCC ) + ( EC1L7 );
EC1L50 = SUM(EC1L50_adder_eqn);

--EC1L51 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~50 at LABCELL_X23_Y10_N6
EC1L51_adder_eqn = ( EC1_refresh_counter[2] ) + ( VCC ) + ( EC1L7 );
EC1L51 = CARRY(EC1L51_adder_eqn);


--BD3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X37_Y14_N31
--register power-up is low

BD3_counter_reg_bit[0] = DFFEAS(BD3_counter_comb_bita0, GLOBAL(VG1L41),  ,  , BD3L1,  ,  , !YB1L13,  );


--BD3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X37_Y14_N34
--register power-up is low

BD3_counter_reg_bit[1] = DFFEAS(BD3_counter_comb_bita1, GLOBAL(VG1L41),  ,  , BD3L1,  ,  , !YB1L13,  );


--BD3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X37_Y14_N37
--register power-up is low

BD3_counter_reg_bit[2] = DFFEAS(BD3_counter_comb_bita2, GLOBAL(VG1L41),  ,  , BD3L1,  ,  , !YB1L13,  );


--BD3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X37_Y14_N40
--register power-up is low

BD3_counter_reg_bit[3] = DFFEAS(BD3_counter_comb_bita3, GLOBAL(VG1L41),  ,  , BD3L1,  ,  , !YB1L13,  );


--BD3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X37_Y14_N43
--register power-up is low

BD3_counter_reg_bit[4] = DFFEAS(BD3_counter_comb_bita4, GLOBAL(VG1L41),  ,  , BD3L1,  ,  , !YB1L13,  );


--BD3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X37_Y14_N46
--register power-up is low

BD3_counter_reg_bit[5] = DFFEAS(BD3_counter_comb_bita5, GLOBAL(VG1L41),  ,  , BD3L1,  ,  , !YB1L13,  );


--BD3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X37_Y14_N49
--register power-up is low

BD3_counter_reg_bit[6] = DFFEAS(BD3_counter_comb_bita6, GLOBAL(VG1L41),  ,  , BD3L1,  ,  , !YB1L13,  );


--ZC3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X36_Y14_N32
--register power-up is low

ZC3_counter_reg_bit[0] = DFFEAS(ZC3_counter_comb_bita0, GLOBAL(VG1L41),  ,  , ZC3L1,  ,  , !YB1L13,  );


--ZC3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X36_Y14_N35
--register power-up is low

ZC3_counter_reg_bit[1] = DFFEAS(ZC3_counter_comb_bita1, GLOBAL(VG1L41),  ,  , ZC3L1,  ,  , !YB1L13,  );


--ZC3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X36_Y14_N37
--register power-up is low

ZC3_counter_reg_bit[2] = DFFEAS(ZC3_counter_comb_bita2, GLOBAL(VG1L41),  ,  , ZC3L1,  ,  , !YB1L13,  );


--ZC3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X36_Y14_N41
--register power-up is low

ZC3_counter_reg_bit[3] = DFFEAS(ZC3_counter_comb_bita3, GLOBAL(VG1L41),  ,  , ZC3L1,  ,  , !YB1L13,  );


--ZC3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X36_Y14_N43
--register power-up is low

ZC3_counter_reg_bit[4] = DFFEAS(ZC3_counter_comb_bita4, GLOBAL(VG1L41),  ,  , ZC3L1,  ,  , !YB1L13,  );


--ZC3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X36_Y14_N47
--register power-up is low

ZC3_counter_reg_bit[5] = DFFEAS(ZC3_counter_comb_bita5, GLOBAL(VG1L41),  ,  , ZC3L1,  ,  , !YB1L13,  );


--BD4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X40_Y14_N1
--register power-up is low

BD4_counter_reg_bit[0] = DFFEAS(BD4_counter_comb_bita0, GLOBAL(VG1L41),  ,  , BD4L1,  ,  , !YB1L13,  );


--BD4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X40_Y14_N4
--register power-up is low

BD4_counter_reg_bit[1] = DFFEAS(BD4_counter_comb_bita1, GLOBAL(VG1L41),  ,  , BD4L1,  ,  , !YB1L13,  );


--BD4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X40_Y14_N7
--register power-up is low

BD4_counter_reg_bit[2] = DFFEAS(BD4_counter_comb_bita2, GLOBAL(VG1L41),  ,  , BD4L1,  ,  , !YB1L13,  );


--BD4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X40_Y14_N10
--register power-up is low

BD4_counter_reg_bit[3] = DFFEAS(BD4_counter_comb_bita3, GLOBAL(VG1L41),  ,  , BD4L1,  ,  , !YB1L13,  );


--BD4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X40_Y14_N13
--register power-up is low

BD4_counter_reg_bit[4] = DFFEAS(BD4_counter_comb_bita4, GLOBAL(VG1L41),  ,  , BD4L1,  ,  , !YB1L13,  );


--BD4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X40_Y14_N16
--register power-up is low

BD4_counter_reg_bit[5] = DFFEAS(BD4_counter_comb_bita5, GLOBAL(VG1L41),  ,  , BD4L1,  ,  , !YB1L13,  );


--BD4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X40_Y14_N19
--register power-up is low

BD4_counter_reg_bit[6] = DFFEAS(BD4_counter_comb_bita6, GLOBAL(VG1L41),  ,  , BD4L1,  ,  , !YB1L13,  );


--ZC4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X42_Y14_N32
--register power-up is low

ZC4_counter_reg_bit[0] = DFFEAS(ZC4_counter_comb_bita0, GLOBAL(VG1L41),  ,  , ZC4L1,  ,  , !YB1L13,  );


--ZC4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X42_Y14_N35
--register power-up is low

ZC4_counter_reg_bit[1] = DFFEAS(ZC4_counter_comb_bita1, GLOBAL(VG1L41),  ,  , ZC4L1,  ,  , !YB1L13,  );


--ZC4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X42_Y14_N38
--register power-up is low

ZC4_counter_reg_bit[2] = DFFEAS(ZC4_counter_comb_bita2, GLOBAL(VG1L41),  ,  , ZC4L1,  ,  , !YB1L13,  );


--ZC4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X42_Y14_N41
--register power-up is low

ZC4_counter_reg_bit[3] = DFFEAS(ZC4_counter_comb_bita3, GLOBAL(VG1L41),  ,  , ZC4L1,  ,  , !YB1L13,  );


--ZC4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X42_Y14_N44
--register power-up is low

ZC4_counter_reg_bit[4] = DFFEAS(ZC4_counter_comb_bita4, GLOBAL(VG1L41),  ,  , ZC4L1,  ,  , !YB1L13,  );


--ZC4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X42_Y14_N47
--register power-up is low

ZC4_counter_reg_bit[5] = DFFEAS(ZC4_counter_comb_bita5, GLOBAL(VG1L41),  ,  , ZC4L1,  ,  , !YB1L13,  );


--RC1_data_out_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13] at FF_X39_Y14_N56
--register power-up is low

RC1_data_out_shift_reg[13] = DFFEAS(RC1L94, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--HD1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~5 at LABCELL_X31_Y15_N27
HD1L6_adder_eqn = ( HD1_clk_counter[10] ) + ( GND ) + ( HD1L19 );
HD1L6 = SUM(HD1L6_adder_eqn);

--HD1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~6 at LABCELL_X31_Y15_N27
HD1L7_adder_eqn = ( HD1_clk_counter[10] ) + ( GND ) + ( HD1L19 );
HD1L7 = CARRY(HD1L7_adder_eqn);


--HD1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~9 at LABCELL_X31_Y15_N12
HD1L10_adder_eqn = ( HD1_clk_counter[5] ) + ( GND ) + ( HD1L15 );
HD1L10 = SUM(HD1L10_adder_eqn);

--HD1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~10 at LABCELL_X31_Y15_N12
HD1L11_adder_eqn = ( HD1_clk_counter[5] ) + ( GND ) + ( HD1L15 );
HD1L11 = CARRY(HD1L11_adder_eqn);


--HD1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~13 at LABCELL_X31_Y15_N9
HD1L14_adder_eqn = ( HD1_clk_counter[4] ) + ( GND ) + ( HD1L35 );
HD1L14 = SUM(HD1L14_adder_eqn);

--HD1L15 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~14 at LABCELL_X31_Y15_N9
HD1L15_adder_eqn = ( HD1_clk_counter[4] ) + ( GND ) + ( HD1L35 );
HD1L15 = CARRY(HD1L15_adder_eqn);


--HD1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~17 at LABCELL_X31_Y15_N24
HD1L18_adder_eqn = ( HD1_clk_counter[9] ) + ( GND ) + ( HD1L23 );
HD1L18 = SUM(HD1L18_adder_eqn);

--HD1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~18 at LABCELL_X31_Y15_N24
HD1L19_adder_eqn = ( HD1_clk_counter[9] ) + ( GND ) + ( HD1L23 );
HD1L19 = CARRY(HD1L19_adder_eqn);


--HD1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~21 at LABCELL_X31_Y15_N21
HD1L22_adder_eqn = ( HD1_clk_counter[8] ) + ( GND ) + ( HD1L27 );
HD1L22 = SUM(HD1L22_adder_eqn);

--HD1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~22 at LABCELL_X31_Y15_N21
HD1L23_adder_eqn = ( HD1_clk_counter[8] ) + ( GND ) + ( HD1L27 );
HD1L23 = CARRY(HD1L23_adder_eqn);


--HD1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~25 at LABCELL_X31_Y15_N18
HD1L26_adder_eqn = ( HD1_clk_counter[7] ) + ( GND ) + ( HD1L31 );
HD1L26 = SUM(HD1L26_adder_eqn);

--HD1L27 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~26 at LABCELL_X31_Y15_N18
HD1L27_adder_eqn = ( HD1_clk_counter[7] ) + ( GND ) + ( HD1L31 );
HD1L27 = CARRY(HD1L27_adder_eqn);


--HD1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~29 at LABCELL_X31_Y15_N15
HD1L30_adder_eqn = ( HD1_clk_counter[6] ) + ( GND ) + ( HD1L11 );
HD1L30 = SUM(HD1L30_adder_eqn);

--HD1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~30 at LABCELL_X31_Y15_N15
HD1L31_adder_eqn = ( HD1_clk_counter[6] ) + ( GND ) + ( HD1L11 );
HD1L31 = CARRY(HD1L31_adder_eqn);


--HD1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~33 at LABCELL_X31_Y15_N6
HD1L34_adder_eqn = ( HD1_clk_counter[3] ) + ( GND ) + ( HD1L39 );
HD1L34 = SUM(HD1L34_adder_eqn);

--HD1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~34 at LABCELL_X31_Y15_N6
HD1L35_adder_eqn = ( HD1_clk_counter[3] ) + ( GND ) + ( HD1L39 );
HD1L35 = CARRY(HD1L35_adder_eqn);


--HD1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~37 at LABCELL_X31_Y15_N3
HD1L38_adder_eqn = ( HD1_clk_counter[2] ) + ( GND ) + ( HD1L43 );
HD1L38 = SUM(HD1L38_adder_eqn);

--HD1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~38 at LABCELL_X31_Y15_N3
HD1L39_adder_eqn = ( HD1_clk_counter[2] ) + ( GND ) + ( HD1L43 );
HD1L39 = CARRY(HD1L39_adder_eqn);


--HD1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~41 at LABCELL_X31_Y15_N0
HD1L42_adder_eqn = ( HD1_clk_counter[1] ) + ( VCC ) + ( !VCC );
HD1L42 = SUM(HD1L42_adder_eqn);

--HD1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~42 at LABCELL_X31_Y15_N0
HD1L43_adder_eqn = ( HD1_clk_counter[1] ) + ( VCC ) + ( !VCC );
HD1L43 = CARRY(HD1L43_adder_eqn);


--ED1_s_serial_protocol.STATE_3_START_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT at FF_X34_Y15_N38
--register power-up is low

ED1_s_serial_protocol.STATE_3_START_BIT = DFFEAS(ED1L4, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ND6_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y12_N0
ND6_result[15] = EQUATION NOT SUPPORTED;

--ND6_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y12_N0
ND6_result[16] = EQUATION NOT SUPPORTED;

--ND6_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y12_N0
ND6_result[17] = EQUATION NOT SUPPORTED;

--ND6_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y12_N0
ND6_result[18] = EQUATION NOT SUPPORTED;

--ND6_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y12_N0
ND6_result[19] = EQUATION NOT SUPPORTED;

--ND6_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y12_N0
ND6_result[20] = EQUATION NOT SUPPORTED;

--ND6_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y12_N0
ND6_result[21] = EQUATION NOT SUPPORTED;

--ND6_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y12_N0
ND6_result[22] = EQUATION NOT SUPPORTED;

--ND6_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y12_N0
ND6_result[23] = EQUATION NOT SUPPORTED;

--ND6_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y12_N0
ND6_result[24] = EQUATION NOT SUPPORTED;

--ND6_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y12_N0
ND6_result[25] = EQUATION NOT SUPPORTED;

--ND6_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y12_N0
ND6_result[26] = EQUATION NOT SUPPORTED;

--ND6_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y12_N0
ND6_result[27] = EQUATION NOT SUPPORTED;

--ND6_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y12_N0
ND6_result[28] = EQUATION NOT SUPPORTED;

--ND6_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y12_N0
ND6_result[29] = EQUATION NOT SUPPORTED;

--ND6_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:5:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y12_N0
ND6_result[30] = EQUATION NOT SUPPORTED;

--ND7_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y12_N0
ND7_result[15] = EQUATION NOT SUPPORTED;

--ND7_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y12_N0
ND7_result[16] = EQUATION NOT SUPPORTED;

--ND7_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y12_N0
ND7_result[17] = EQUATION NOT SUPPORTED;

--ND7_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y12_N0
ND7_result[18] = EQUATION NOT SUPPORTED;

--ND7_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y12_N0
ND7_result[19] = EQUATION NOT SUPPORTED;

--ND7_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y12_N0
ND7_result[20] = EQUATION NOT SUPPORTED;

--ND7_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y12_N0
ND7_result[21] = EQUATION NOT SUPPORTED;

--ND7_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y12_N0
ND7_result[22] = EQUATION NOT SUPPORTED;

--ND7_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y12_N0
ND7_result[23] = EQUATION NOT SUPPORTED;

--ND7_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y12_N0
ND7_result[24] = EQUATION NOT SUPPORTED;

--ND7_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y12_N0
ND7_result[25] = EQUATION NOT SUPPORTED;

--ND7_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y12_N0
ND7_result[26] = EQUATION NOT SUPPORTED;

--ND7_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y12_N0
ND7_result[27] = EQUATION NOT SUPPORTED;

--ND7_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y12_N0
ND7_result[28] = EQUATION NOT SUPPORTED;

--ND7_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y12_N0
ND7_result[29] = EQUATION NOT SUPPORTED;

--ND7_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y12_N0
ND7_result[30] = EQUATION NOT SUPPORTED;

--ND7L22 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~93 at DSP_X20_Y12_N0
ND7L22 = EQUATION NOT SUPPORTED;

--ND7L23 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~94 at DSP_X20_Y12_N0
ND7L23 = EQUATION NOT SUPPORTED;

--ND7L24 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~95 at DSP_X20_Y12_N0
ND7L24 = EQUATION NOT SUPPORTED;

--ND7L25 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~96 at DSP_X20_Y12_N0
ND7L25 = EQUATION NOT SUPPORTED;

--ND7L26 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~97 at DSP_X20_Y12_N0
ND7L26 = EQUATION NOT SUPPORTED;

--ND7L27 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~98 at DSP_X20_Y12_N0
ND7L27 = EQUATION NOT SUPPORTED;

--ND7L28 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~99 at DSP_X20_Y12_N0
ND7L28 = EQUATION NOT SUPPORTED;

--ND7L29 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~100 at DSP_X20_Y12_N0
ND7L29 = EQUATION NOT SUPPORTED;

--ND7L30 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~101 at DSP_X20_Y12_N0
ND7L30 = EQUATION NOT SUPPORTED;

--ND7L31 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~102 at DSP_X20_Y12_N0
ND7L31 = EQUATION NOT SUPPORTED;

--ND7L32 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~103 at DSP_X20_Y12_N0
ND7L32 = EQUATION NOT SUPPORTED;

--ND7L33 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~104 at DSP_X20_Y12_N0
ND7L33 = EQUATION NOT SUPPORTED;

--ND7L34 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~105 at DSP_X20_Y12_N0
ND7L34 = EQUATION NOT SUPPORTED;

--ND7L35 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~106 at DSP_X20_Y12_N0
ND7L35 = EQUATION NOT SUPPORTED;

--ND7L36 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~107 at DSP_X20_Y12_N0
ND7L36 = EQUATION NOT SUPPORTED;

--ND7L37 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:6:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~108 at DSP_X20_Y12_N0
ND7L37 = EQUATION NOT SUPPORTED;


--ND8_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y10_N0
ND8_result[15] = EQUATION NOT SUPPORTED;

--ND8_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y10_N0
ND8_result[16] = EQUATION NOT SUPPORTED;

--ND8_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y10_N0
ND8_result[17] = EQUATION NOT SUPPORTED;

--ND8_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y10_N0
ND8_result[18] = EQUATION NOT SUPPORTED;

--ND8_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y10_N0
ND8_result[19] = EQUATION NOT SUPPORTED;

--ND8_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y10_N0
ND8_result[20] = EQUATION NOT SUPPORTED;

--ND8_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y10_N0
ND8_result[21] = EQUATION NOT SUPPORTED;

--ND8_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y10_N0
ND8_result[22] = EQUATION NOT SUPPORTED;

--ND8_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y10_N0
ND8_result[23] = EQUATION NOT SUPPORTED;

--ND8_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y10_N0
ND8_result[24] = EQUATION NOT SUPPORTED;

--ND8_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y10_N0
ND8_result[25] = EQUATION NOT SUPPORTED;

--ND8_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y10_N0
ND8_result[26] = EQUATION NOT SUPPORTED;

--ND8_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y10_N0
ND8_result[27] = EQUATION NOT SUPPORTED;

--ND8_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y10_N0
ND8_result[28] = EQUATION NOT SUPPORTED;

--ND8_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y10_N0
ND8_result[29] = EQUATION NOT SUPPORTED;

--ND8_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:7:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y10_N0
ND8_result[30] = EQUATION NOT SUPPORTED;

--ND9_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y10_N0
ND9_result[15] = EQUATION NOT SUPPORTED;

--ND9_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y10_N0
ND9_result[16] = EQUATION NOT SUPPORTED;

--ND9_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y10_N0
ND9_result[17] = EQUATION NOT SUPPORTED;

--ND9_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y10_N0
ND9_result[18] = EQUATION NOT SUPPORTED;

--ND9_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y10_N0
ND9_result[19] = EQUATION NOT SUPPORTED;

--ND9_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y10_N0
ND9_result[20] = EQUATION NOT SUPPORTED;

--ND9_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y10_N0
ND9_result[21] = EQUATION NOT SUPPORTED;

--ND9_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y10_N0
ND9_result[22] = EQUATION NOT SUPPORTED;

--ND9_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y10_N0
ND9_result[23] = EQUATION NOT SUPPORTED;

--ND9_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y10_N0
ND9_result[24] = EQUATION NOT SUPPORTED;

--ND9_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y10_N0
ND9_result[25] = EQUATION NOT SUPPORTED;

--ND9_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y10_N0
ND9_result[26] = EQUATION NOT SUPPORTED;

--ND9_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y10_N0
ND9_result[27] = EQUATION NOT SUPPORTED;

--ND9_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y10_N0
ND9_result[28] = EQUATION NOT SUPPORTED;

--ND9_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y10_N0
ND9_result[29] = EQUATION NOT SUPPORTED;

--ND9_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y10_N0
ND9_result[30] = EQUATION NOT SUPPORTED;

--ND9L22 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~93 at DSP_X20_Y10_N0
ND9L22 = EQUATION NOT SUPPORTED;

--ND9L23 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~94 at DSP_X20_Y10_N0
ND9L23 = EQUATION NOT SUPPORTED;

--ND9L24 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~95 at DSP_X20_Y10_N0
ND9L24 = EQUATION NOT SUPPORTED;

--ND9L25 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~96 at DSP_X20_Y10_N0
ND9L25 = EQUATION NOT SUPPORTED;

--ND9L26 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~97 at DSP_X20_Y10_N0
ND9L26 = EQUATION NOT SUPPORTED;

--ND9L27 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~98 at DSP_X20_Y10_N0
ND9L27 = EQUATION NOT SUPPORTED;

--ND9L28 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~99 at DSP_X20_Y10_N0
ND9L28 = EQUATION NOT SUPPORTED;

--ND9L29 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~100 at DSP_X20_Y10_N0
ND9L29 = EQUATION NOT SUPPORTED;

--ND9L30 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~101 at DSP_X20_Y10_N0
ND9L30 = EQUATION NOT SUPPORTED;

--ND9L31 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~102 at DSP_X20_Y10_N0
ND9L31 = EQUATION NOT SUPPORTED;

--ND9L32 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~103 at DSP_X20_Y10_N0
ND9L32 = EQUATION NOT SUPPORTED;

--ND9L33 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~104 at DSP_X20_Y10_N0
ND9L33 = EQUATION NOT SUPPORTED;

--ND9L34 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~105 at DSP_X20_Y10_N0
ND9L34 = EQUATION NOT SUPPORTED;

--ND9L35 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~106 at DSP_X20_Y10_N0
ND9L35 = EQUATION NOT SUPPORTED;

--ND9L36 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~107 at DSP_X20_Y10_N0
ND9L36 = EQUATION NOT SUPPORTED;

--ND9L37 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:8:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~108 at DSP_X20_Y10_N0
ND9L37 = EQUATION NOT SUPPORTED;


--ND10_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y8_N0
ND10_result[15] = EQUATION NOT SUPPORTED;

--ND10_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y8_N0
ND10_result[16] = EQUATION NOT SUPPORTED;

--ND10_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y8_N0
ND10_result[17] = EQUATION NOT SUPPORTED;

--ND10_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y8_N0
ND10_result[18] = EQUATION NOT SUPPORTED;

--ND10_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y8_N0
ND10_result[19] = EQUATION NOT SUPPORTED;

--ND10_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y8_N0
ND10_result[20] = EQUATION NOT SUPPORTED;

--ND10_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y8_N0
ND10_result[21] = EQUATION NOT SUPPORTED;

--ND10_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y8_N0
ND10_result[22] = EQUATION NOT SUPPORTED;

--ND10_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y8_N0
ND10_result[23] = EQUATION NOT SUPPORTED;

--ND10_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y8_N0
ND10_result[24] = EQUATION NOT SUPPORTED;

--ND10_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y8_N0
ND10_result[25] = EQUATION NOT SUPPORTED;

--ND10_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y8_N0
ND10_result[26] = EQUATION NOT SUPPORTED;

--ND10_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y8_N0
ND10_result[27] = EQUATION NOT SUPPORTED;

--ND10_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y8_N0
ND10_result[28] = EQUATION NOT SUPPORTED;

--ND10_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y8_N0
ND10_result[29] = EQUATION NOT SUPPORTED;

--ND10_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:9:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y8_N0
ND10_result[30] = EQUATION NOT SUPPORTED;

--ND11_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y8_N0
ND11_result[15] = EQUATION NOT SUPPORTED;

--ND11_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y8_N0
ND11_result[16] = EQUATION NOT SUPPORTED;

--ND11_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y8_N0
ND11_result[17] = EQUATION NOT SUPPORTED;

--ND11_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y8_N0
ND11_result[18] = EQUATION NOT SUPPORTED;

--ND11_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y8_N0
ND11_result[19] = EQUATION NOT SUPPORTED;

--ND11_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y8_N0
ND11_result[20] = EQUATION NOT SUPPORTED;

--ND11_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y8_N0
ND11_result[21] = EQUATION NOT SUPPORTED;

--ND11_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y8_N0
ND11_result[22] = EQUATION NOT SUPPORTED;

--ND11_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y8_N0
ND11_result[23] = EQUATION NOT SUPPORTED;

--ND11_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y8_N0
ND11_result[24] = EQUATION NOT SUPPORTED;

--ND11_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y8_N0
ND11_result[25] = EQUATION NOT SUPPORTED;

--ND11_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y8_N0
ND11_result[26] = EQUATION NOT SUPPORTED;

--ND11_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y8_N0
ND11_result[27] = EQUATION NOT SUPPORTED;

--ND11_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y8_N0
ND11_result[28] = EQUATION NOT SUPPORTED;

--ND11_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y8_N0
ND11_result[29] = EQUATION NOT SUPPORTED;

--ND11_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y8_N0
ND11_result[30] = EQUATION NOT SUPPORTED;

--ND11L22 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~93 at DSP_X20_Y8_N0
ND11L22 = EQUATION NOT SUPPORTED;

--ND11L23 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~94 at DSP_X20_Y8_N0
ND11L23 = EQUATION NOT SUPPORTED;

--ND11L24 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~95 at DSP_X20_Y8_N0
ND11L24 = EQUATION NOT SUPPORTED;

--ND11L25 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~96 at DSP_X20_Y8_N0
ND11L25 = EQUATION NOT SUPPORTED;

--ND11L26 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~97 at DSP_X20_Y8_N0
ND11L26 = EQUATION NOT SUPPORTED;

--ND11L27 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~98 at DSP_X20_Y8_N0
ND11L27 = EQUATION NOT SUPPORTED;

--ND11L28 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~99 at DSP_X20_Y8_N0
ND11L28 = EQUATION NOT SUPPORTED;

--ND11L29 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~100 at DSP_X20_Y8_N0
ND11L29 = EQUATION NOT SUPPORTED;

--ND11L30 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~101 at DSP_X20_Y8_N0
ND11L30 = EQUATION NOT SUPPORTED;

--ND11L31 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~102 at DSP_X20_Y8_N0
ND11L31 = EQUATION NOT SUPPORTED;

--ND11L32 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~103 at DSP_X20_Y8_N0
ND11L32 = EQUATION NOT SUPPORTED;

--ND11L33 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~104 at DSP_X20_Y8_N0
ND11L33 = EQUATION NOT SUPPORTED;

--ND11L34 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~105 at DSP_X20_Y8_N0
ND11L34 = EQUATION NOT SUPPORTED;

--ND11L35 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~106 at DSP_X20_Y8_N0
ND11L35 = EQUATION NOT SUPPORTED;

--ND11L36 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~107 at DSP_X20_Y8_N0
ND11L36 = EQUATION NOT SUPPORTED;

--ND11L37 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:10:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~108 at DSP_X20_Y8_N0
ND11L37 = EQUATION NOT SUPPORTED;


--ND12_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y6_N0
ND12_result[15] = EQUATION NOT SUPPORTED;

--ND12_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y6_N0
ND12_result[16] = EQUATION NOT SUPPORTED;

--ND12_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y6_N0
ND12_result[17] = EQUATION NOT SUPPORTED;

--ND12_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y6_N0
ND12_result[18] = EQUATION NOT SUPPORTED;

--ND12_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y6_N0
ND12_result[19] = EQUATION NOT SUPPORTED;

--ND12_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y6_N0
ND12_result[20] = EQUATION NOT SUPPORTED;

--ND12_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y6_N0
ND12_result[21] = EQUATION NOT SUPPORTED;

--ND12_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y6_N0
ND12_result[22] = EQUATION NOT SUPPORTED;

--ND12_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y6_N0
ND12_result[23] = EQUATION NOT SUPPORTED;

--ND12_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y6_N0
ND12_result[24] = EQUATION NOT SUPPORTED;

--ND12_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y6_N0
ND12_result[25] = EQUATION NOT SUPPORTED;

--ND12_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y6_N0
ND12_result[26] = EQUATION NOT SUPPORTED;

--ND12_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y6_N0
ND12_result[27] = EQUATION NOT SUPPORTED;

--ND12_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y6_N0
ND12_result[28] = EQUATION NOT SUPPORTED;

--ND12_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y6_N0
ND12_result[29] = EQUATION NOT SUPPORTED;

--ND12_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:11:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y6_N0
ND12_result[30] = EQUATION NOT SUPPORTED;

--ND13_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y6_N0
ND13_result[15] = EQUATION NOT SUPPORTED;

--ND13_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y6_N0
ND13_result[16] = EQUATION NOT SUPPORTED;

--ND13_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y6_N0
ND13_result[17] = EQUATION NOT SUPPORTED;

--ND13_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y6_N0
ND13_result[18] = EQUATION NOT SUPPORTED;

--ND13_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y6_N0
ND13_result[19] = EQUATION NOT SUPPORTED;

--ND13_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y6_N0
ND13_result[20] = EQUATION NOT SUPPORTED;

--ND13_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y6_N0
ND13_result[21] = EQUATION NOT SUPPORTED;

--ND13_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y6_N0
ND13_result[22] = EQUATION NOT SUPPORTED;

--ND13_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y6_N0
ND13_result[23] = EQUATION NOT SUPPORTED;

--ND13_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y6_N0
ND13_result[24] = EQUATION NOT SUPPORTED;

--ND13_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y6_N0
ND13_result[25] = EQUATION NOT SUPPORTED;

--ND13_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y6_N0
ND13_result[26] = EQUATION NOT SUPPORTED;

--ND13_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y6_N0
ND13_result[27] = EQUATION NOT SUPPORTED;

--ND13_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y6_N0
ND13_result[28] = EQUATION NOT SUPPORTED;

--ND13_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y6_N0
ND13_result[29] = EQUATION NOT SUPPORTED;

--ND13_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y6_N0
ND13_result[30] = EQUATION NOT SUPPORTED;

--ND13L22 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~93 at DSP_X20_Y6_N0
ND13L22 = EQUATION NOT SUPPORTED;

--ND13L23 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~94 at DSP_X20_Y6_N0
ND13L23 = EQUATION NOT SUPPORTED;

--ND13L24 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~95 at DSP_X20_Y6_N0
ND13L24 = EQUATION NOT SUPPORTED;

--ND13L25 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~96 at DSP_X20_Y6_N0
ND13L25 = EQUATION NOT SUPPORTED;

--ND13L26 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~97 at DSP_X20_Y6_N0
ND13L26 = EQUATION NOT SUPPORTED;

--ND13L27 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~98 at DSP_X20_Y6_N0
ND13L27 = EQUATION NOT SUPPORTED;

--ND13L28 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~99 at DSP_X20_Y6_N0
ND13L28 = EQUATION NOT SUPPORTED;

--ND13L29 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~100 at DSP_X20_Y6_N0
ND13L29 = EQUATION NOT SUPPORTED;

--ND13L30 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~101 at DSP_X20_Y6_N0
ND13L30 = EQUATION NOT SUPPORTED;

--ND13L31 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~102 at DSP_X20_Y6_N0
ND13L31 = EQUATION NOT SUPPORTED;

--ND13L32 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~103 at DSP_X20_Y6_N0
ND13L32 = EQUATION NOT SUPPORTED;

--ND13L33 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~104 at DSP_X20_Y6_N0
ND13L33 = EQUATION NOT SUPPORTED;

--ND13L34 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~105 at DSP_X20_Y6_N0
ND13L34 = EQUATION NOT SUPPORTED;

--ND13L35 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~106 at DSP_X20_Y6_N0
ND13L35 = EQUATION NOT SUPPORTED;

--ND13L36 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~107 at DSP_X20_Y6_N0
ND13L36 = EQUATION NOT SUPPORTED;

--ND13L37 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:12:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~108 at DSP_X20_Y6_N0
ND13L37 = EQUATION NOT SUPPORTED;


--ND14_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y4_N0
ND14_result[15] = EQUATION NOT SUPPORTED;

--ND14_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y4_N0
ND14_result[16] = EQUATION NOT SUPPORTED;

--ND14_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y4_N0
ND14_result[17] = EQUATION NOT SUPPORTED;

--ND14_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y4_N0
ND14_result[18] = EQUATION NOT SUPPORTED;

--ND14_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y4_N0
ND14_result[19] = EQUATION NOT SUPPORTED;

--ND14_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y4_N0
ND14_result[20] = EQUATION NOT SUPPORTED;

--ND14_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y4_N0
ND14_result[21] = EQUATION NOT SUPPORTED;

--ND14_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y4_N0
ND14_result[22] = EQUATION NOT SUPPORTED;

--ND14_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y4_N0
ND14_result[23] = EQUATION NOT SUPPORTED;

--ND14_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y4_N0
ND14_result[24] = EQUATION NOT SUPPORTED;

--ND14_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y4_N0
ND14_result[25] = EQUATION NOT SUPPORTED;

--ND14_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y4_N0
ND14_result[26] = EQUATION NOT SUPPORTED;

--ND14_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y4_N0
ND14_result[27] = EQUATION NOT SUPPORTED;

--ND14_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y4_N0
ND14_result[28] = EQUATION NOT SUPPORTED;

--ND14_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y4_N0
ND14_result[29] = EQUATION NOT SUPPORTED;

--ND14_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:13:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y4_N0
ND14_result[30] = EQUATION NOT SUPPORTED;

--ND15_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y4_N0
ND15_result[15] = EQUATION NOT SUPPORTED;

--ND15_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y4_N0
ND15_result[16] = EQUATION NOT SUPPORTED;

--ND15_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y4_N0
ND15_result[17] = EQUATION NOT SUPPORTED;

--ND15_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y4_N0
ND15_result[18] = EQUATION NOT SUPPORTED;

--ND15_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y4_N0
ND15_result[19] = EQUATION NOT SUPPORTED;

--ND15_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y4_N0
ND15_result[20] = EQUATION NOT SUPPORTED;

--ND15_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y4_N0
ND15_result[21] = EQUATION NOT SUPPORTED;

--ND15_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y4_N0
ND15_result[22] = EQUATION NOT SUPPORTED;

--ND15_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y4_N0
ND15_result[23] = EQUATION NOT SUPPORTED;

--ND15_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y4_N0
ND15_result[24] = EQUATION NOT SUPPORTED;

--ND15_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y4_N0
ND15_result[25] = EQUATION NOT SUPPORTED;

--ND15_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y4_N0
ND15_result[26] = EQUATION NOT SUPPORTED;

--ND15_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y4_N0
ND15_result[27] = EQUATION NOT SUPPORTED;

--ND15_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y4_N0
ND15_result[28] = EQUATION NOT SUPPORTED;

--ND15_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y4_N0
ND15_result[29] = EQUATION NOT SUPPORTED;

--ND15_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y4_N0
ND15_result[30] = EQUATION NOT SUPPORTED;

--ND15L22 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~93 at DSP_X20_Y4_N0
ND15L22 = EQUATION NOT SUPPORTED;

--ND15L23 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~94 at DSP_X20_Y4_N0
ND15L23 = EQUATION NOT SUPPORTED;

--ND15L24 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~95 at DSP_X20_Y4_N0
ND15L24 = EQUATION NOT SUPPORTED;

--ND15L25 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~96 at DSP_X20_Y4_N0
ND15L25 = EQUATION NOT SUPPORTED;

--ND15L26 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~97 at DSP_X20_Y4_N0
ND15L26 = EQUATION NOT SUPPORTED;

--ND15L27 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~98 at DSP_X20_Y4_N0
ND15L27 = EQUATION NOT SUPPORTED;

--ND15L28 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~99 at DSP_X20_Y4_N0
ND15L28 = EQUATION NOT SUPPORTED;

--ND15L29 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~100 at DSP_X20_Y4_N0
ND15L29 = EQUATION NOT SUPPORTED;

--ND15L30 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~101 at DSP_X20_Y4_N0
ND15L30 = EQUATION NOT SUPPORTED;

--ND15L31 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~102 at DSP_X20_Y4_N0
ND15L31 = EQUATION NOT SUPPORTED;

--ND15L32 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~103 at DSP_X20_Y4_N0
ND15L32 = EQUATION NOT SUPPORTED;

--ND15L33 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~104 at DSP_X20_Y4_N0
ND15L33 = EQUATION NOT SUPPORTED;

--ND15L34 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~105 at DSP_X20_Y4_N0
ND15L34 = EQUATION NOT SUPPORTED;

--ND15L35 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~106 at DSP_X20_Y4_N0
ND15L35 = EQUATION NOT SUPPORTED;

--ND15L36 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~107 at DSP_X20_Y4_N0
ND15L36 = EQUATION NOT SUPPORTED;

--ND15L37 is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:14:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|Mult0~108 at DSP_X20_Y4_N0
ND15L37 = EQUATION NOT SUPPORTED;


--ND16_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y2_N0
ND16_result[15] = EQUATION NOT SUPPORTED;

--ND16_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y2_N0
ND16_result[16] = EQUATION NOT SUPPORTED;

--ND16_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y2_N0
ND16_result[17] = EQUATION NOT SUPPORTED;

--ND16_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y2_N0
ND16_result[18] = EQUATION NOT SUPPORTED;

--ND16_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y2_N0
ND16_result[19] = EQUATION NOT SUPPORTED;

--ND16_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y2_N0
ND16_result[20] = EQUATION NOT SUPPORTED;

--ND16_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y2_N0
ND16_result[21] = EQUATION NOT SUPPORTED;

--ND16_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y2_N0
ND16_result[22] = EQUATION NOT SUPPORTED;

--ND16_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y2_N0
ND16_result[23] = EQUATION NOT SUPPORTED;

--ND16_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y2_N0
ND16_result[24] = EQUATION NOT SUPPORTED;

--ND16_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y2_N0
ND16_result[25] = EQUATION NOT SUPPORTED;

--ND16_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y2_N0
ND16_result[26] = EQUATION NOT SUPPORTED;

--ND16_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y2_N0
ND16_result[27] = EQUATION NOT SUPPORTED;

--ND16_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y2_N0
ND16_result[28] = EQUATION NOT SUPPORTED;

--ND16_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y2_N0
ND16_result[29] = EQUATION NOT SUPPORTED;

--ND16_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:15:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y2_N0
ND16_result[30] = EQUATION NOT SUPPORTED;

--ND17_result[15] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[15] at DSP_X20_Y2_N0
ND17_result[15] = EQUATION NOT SUPPORTED;

--ND17_result[16] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[16] at DSP_X20_Y2_N0
ND17_result[16] = EQUATION NOT SUPPORTED;

--ND17_result[17] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[17] at DSP_X20_Y2_N0
ND17_result[17] = EQUATION NOT SUPPORTED;

--ND17_result[18] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[18] at DSP_X20_Y2_N0
ND17_result[18] = EQUATION NOT SUPPORTED;

--ND17_result[19] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[19] at DSP_X20_Y2_N0
ND17_result[19] = EQUATION NOT SUPPORTED;

--ND17_result[20] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[20] at DSP_X20_Y2_N0
ND17_result[20] = EQUATION NOT SUPPORTED;

--ND17_result[21] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[21] at DSP_X20_Y2_N0
ND17_result[21] = EQUATION NOT SUPPORTED;

--ND17_result[22] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[22] at DSP_X20_Y2_N0
ND17_result[22] = EQUATION NOT SUPPORTED;

--ND17_result[23] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[23] at DSP_X20_Y2_N0
ND17_result[23] = EQUATION NOT SUPPORTED;

--ND17_result[24] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[24] at DSP_X20_Y2_N0
ND17_result[24] = EQUATION NOT SUPPORTED;

--ND17_result[25] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[25] at DSP_X20_Y2_N0
ND17_result[25] = EQUATION NOT SUPPORTED;

--ND17_result[26] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[26] at DSP_X20_Y2_N0
ND17_result[26] = EQUATION NOT SUPPORTED;

--ND17_result[27] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[27] at DSP_X20_Y2_N0
ND17_result[27] = EQUATION NOT SUPPORTED;

--ND17_result[28] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[28] at DSP_X20_Y2_N0
ND17_result[28] = EQUATION NOT SUPPORTED;

--ND17_result[29] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[29] at DSP_X20_Y2_N0
ND17_result[29] = EQUATION NOT SUPPORTED;

--ND17_result[30] is nios_system:NiosII|filter:filter_0|multiply:\mul_gen:16:upper:ux|lpm_mult:lpm_mult_component|mult_71n:auto_generated|result[30] at DSP_X20_Y2_N0
ND17_result[30] = EQUATION NOT SUPPORTED;


--JF1_E_shift_rot_cnt[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X37_Y7_N29
--register power-up is low

JF1_E_shift_rot_cnt[4] = DFFEAS(JF1L237, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src2[4],  ,  , JF1_E_new_inst);


--JF1_E_shift_rot_cnt[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X43_Y3_N17
--register power-up is low

JF1_E_shift_rot_cnt[3] = DFFEAS(JF1L238, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src2[3],  ,  , JF1_E_new_inst);


--JF1_E_shift_rot_cnt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X43_Y3_N35
--register power-up is low

JF1_E_shift_rot_cnt[2] = DFFEAS(JF1L239, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src2[2],  ,  , JF1_E_new_inst);


--JF1_E_shift_rot_cnt[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X43_Y3_N28
--register power-up is low

JF1_E_shift_rot_cnt[1] = DFFEAS(JF1L240, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src2[1],  ,  , JF1_E_new_inst);


--JF1_E_shift_rot_cnt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X43_Y7_N41
--register power-up is low

JF1_E_shift_rot_cnt[0] = DFFEAS(JF1L439, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1L438,  ,  , !JF1_E_new_inst);


--JF1L214 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X42_Y4_N39
JF1L214_adder_eqn = ( JF1_E_alu_sub ) + ( GND ) + ( JF1L219 );
JF1L214 = SUM(JF1L214_adder_eqn);


--JF1_E_src2[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X46_Y6_N1
--register power-up is low

JF1_E_src2[29] = DFFEAS(JF1L841, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1_E_src2[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X46_Y6_N16
--register power-up is low

JF1_E_src2[27] = DFFEAS(JF1L839, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1_E_src2[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X45_Y6_N37
--register power-up is low

JF1_E_src2[28] = DFFEAS(JF1L840, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1_E_src2[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X46_Y6_N43
--register power-up is low

JF1_E_src2[30] = DFFEAS(JF1L842, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L844,  );


--JF1_F_pc[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X36_Y5_N40
--register power-up is low

JF1_F_pc[8] = DFFEAS(JF1L731, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--BG1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X24_Y5_N24
BG1L2_adder_eqn = ( BG1_MonAReg[10] ) + ( VCC ) + ( BG1L8 );
BG1L2 = SUM(BG1L2_adder_eqn);


--VE4L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X27_Y10_N30
VE4L6_adder_eqn = ( (VE4_burst_uncompress_address_offset[0] & ((!YD4L3) # (!ZD4_mem_used[0]))) ) + ( !ZD4_mem[0][52] ) + ( !VCC );
VE4L6 = SUM(VE4L6_adder_eqn);

--VE4L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X27_Y10_N30
VE4L7_adder_eqn = ( (VE4_burst_uncompress_address_offset[0] & ((!YD4L3) # (!ZD4_mem_used[0]))) ) + ( !ZD4_mem[0][52] ) + ( !VCC );
VE4L7 = CARRY(VE4L7_adder_eqn);


--ZD9_mem[2][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87] at FF_X33_Y3_N49
--register power-up is low

ZD9_mem[2][87] = DFFEAS(ZD9L32, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L3, ZD9_mem[3][87],  ,  , ZD9_mem_used[3]);


--ZD9_mem[2][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88] at FF_X33_Y3_N58
--register power-up is low

ZD9_mem[2][88] = DFFEAS(ZD9L34, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L3, ZD9_mem[3][88],  ,  , ZD9_mem_used[3]);


--ZD9_mem[2][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19] at FF_X33_Y3_N13
--register power-up is low

ZD9_mem[2][19] = DFFEAS(ZD9L28, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L3, ZD9_mem[3][19],  ,  , ZD9_mem_used[3]);


--VE9L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X30_Y5_N30
VE9L6_adder_eqn = ( (VE9_burst_uncompress_address_offset[0] & ((!ZD9_mem_used[0]) # (!YD9L3))) ) + ( !ZD9_mem[0][52] ) + ( !VCC );
VE9L6 = SUM(VE9L6_adder_eqn);

--VE9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X30_Y5_N30
VE9L7_adder_eqn = ( (VE9_burst_uncompress_address_offset[0] & ((!ZD9_mem_used[0]) # (!YD9L3))) ) + ( !ZD9_mem[0][52] ) + ( !VCC );
VE9L7 = CARRY(VE9L7_adder_eqn);


--PG1_ram_block1a37 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a37 at M10K_X58_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a37_PORT_A_data_in = GE2L28;
PG1_ram_block1a37_PORT_A_data_in_reg = DFFE(PG1_ram_block1a37_PORT_A_data_in, PG1_ram_block1a37_clock_0, , , PG1_ram_block1a37_clock_enable_0);
PG1_ram_block1a37_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a37_PORT_A_address_reg = DFFE(PG1_ram_block1a37_PORT_A_address, PG1_ram_block1a37_clock_0, , , PG1_ram_block1a37_clock_enable_0);
PG1_ram_block1a37_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a37_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a37_PORT_A_write_enable, PG1_ram_block1a37_clock_0, , , PG1_ram_block1a37_clock_enable_0);
PG1_ram_block1a37_PORT_A_read_enable = GC1L3;
PG1_ram_block1a37_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a37_PORT_A_read_enable, PG1_ram_block1a37_clock_0, , , PG1_ram_block1a37_clock_enable_0);
PG1_ram_block1a37_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a37_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a37_PORT_A_byte_mask, PG1_ram_block1a37_clock_0, , , PG1_ram_block1a37_clock_enable_0);
PG1_ram_block1a37_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a37_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a37_PORT_A_data_out = MEMORY(PG1_ram_block1a37_PORT_A_data_in_reg, , PG1_ram_block1a37_PORT_A_address_reg, , PG1_ram_block1a37_PORT_A_write_enable_reg, PG1_ram_block1a37_PORT_A_read_enable_reg, , , PG1_ram_block1a37_PORT_A_byte_mask_reg, , PG1_ram_block1a37_clock_0, , PG1_ram_block1a37_clock_enable_0, , , , , );
PG1_ram_block1a37 = PG1_ram_block1a37_PORT_A_data_out[0];


--PG1_ram_block1a5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a5 at M10K_X49_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a5_PORT_A_data_in = GE2L28;
PG1_ram_block1a5_PORT_A_data_in_reg = DFFE(PG1_ram_block1a5_PORT_A_data_in, PG1_ram_block1a5_clock_0, , , PG1_ram_block1a5_clock_enable_0);
PG1_ram_block1a5_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a5_PORT_A_address_reg = DFFE(PG1_ram_block1a5_PORT_A_address, PG1_ram_block1a5_clock_0, , , PG1_ram_block1a5_clock_enable_0);
PG1_ram_block1a5_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a5_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a5_PORT_A_write_enable, PG1_ram_block1a5_clock_0, , , PG1_ram_block1a5_clock_enable_0);
PG1_ram_block1a5_PORT_A_read_enable = GC1L3;
PG1_ram_block1a5_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a5_PORT_A_read_enable, PG1_ram_block1a5_clock_0, , , PG1_ram_block1a5_clock_enable_0);
PG1_ram_block1a5_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a5_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a5_PORT_A_byte_mask, PG1_ram_block1a5_clock_0, , , PG1_ram_block1a5_clock_enable_0);
PG1_ram_block1a5_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a5_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a5_PORT_A_data_out = MEMORY(PG1_ram_block1a5_PORT_A_data_in_reg, , PG1_ram_block1a5_PORT_A_address_reg, , PG1_ram_block1a5_PORT_A_write_enable_reg, PG1_ram_block1a5_PORT_A_read_enable_reg, , , PG1_ram_block1a5_PORT_A_byte_mask_reg, , PG1_ram_block1a5_clock_0, , PG1_ram_block1a5_clock_enable_0, , , , , );
PG1_ram_block1a5 = PG1_ram_block1a5_PORT_A_data_out[0];


--PF1_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X38_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[0] = PF1_q_b[0]_PORT_B_data_out[0];

--PF1_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[31] = PF1_q_b[0]_PORT_B_data_out[31];

--PF1_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[30] = PF1_q_b[0]_PORT_B_data_out[30];

--PF1_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[29] = PF1_q_b[0]_PORT_B_data_out[29];

--PF1_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[28] = PF1_q_b[0]_PORT_B_data_out[28];

--PF1_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[27] = PF1_q_b[0]_PORT_B_data_out[27];

--PF1_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[26] = PF1_q_b[0]_PORT_B_data_out[26];

--PF1_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[25] = PF1_q_b[0]_PORT_B_data_out[25];

--PF1_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[24] = PF1_q_b[0]_PORT_B_data_out[24];

--PF1_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[23] = PF1_q_b[0]_PORT_B_data_out[23];

--PF1_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[22] = PF1_q_b[0]_PORT_B_data_out[22];

--PF1_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[21] = PF1_q_b[0]_PORT_B_data_out[21];

--PF1_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[20] = PF1_q_b[0]_PORT_B_data_out[20];

--PF1_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[19] = PF1_q_b[0]_PORT_B_data_out[19];

--PF1_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[18] = PF1_q_b[0]_PORT_B_data_out[18];

--PF1_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[17] = PF1_q_b[0]_PORT_B_data_out[17];

--PF1_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[16] = PF1_q_b[0]_PORT_B_data_out[16];

--PF1_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[15] = PF1_q_b[0]_PORT_B_data_out[15];

--PF1_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[14] = PF1_q_b[0]_PORT_B_data_out[14];

--PF1_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[13] = PF1_q_b[0]_PORT_B_data_out[13];

--PF1_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[12] = PF1_q_b[0]_PORT_B_data_out[12];

--PF1_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[11] = PF1_q_b[0]_PORT_B_data_out[11];

--PF1_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[10] = PF1_q_b[0]_PORT_B_data_out[10];

--PF1_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[9] = PF1_q_b[0]_PORT_B_data_out[9];

--PF1_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[8] = PF1_q_b[0]_PORT_B_data_out[8];

--PF1_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[7] = PF1_q_b[0]_PORT_B_data_out[7];

--PF1_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[6] = PF1_q_b[0]_PORT_B_data_out[6];

--PF1_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[5] = PF1_q_b[0]_PORT_B_data_out[5];

--PF1_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[4] = PF1_q_b[0]_PORT_B_data_out[4];

--PF1_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[3] = PF1_q_b[0]_PORT_B_data_out[3];

--PF1_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[2] = PF1_q_b[0]_PORT_B_data_out[2];

--PF1_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X38_Y6_N0
PF1_q_b[0]_PORT_A_data_in = BUS(JF1L917, JF1L921, JF1L922, JF1L923, JF1L924, JF1L925, JF1L926, JF1L927, JF1L928, JF1L929, JF1L930, JF1L931, JF1L932, JF1L933, JF1L934, JF1L935, JF1L936, JF1L937, JF1L938, JF1L939, JF1L940, JF1L941, JF1L942, JF1L943, JF1L944, JF1L945, JF1L946, JF1L947, JF1L948, JF1L949, JF1L950, JF1L951, , , , , , , , );
PF1_q_b[0]_PORT_A_data_in_reg = DFFE(PF1_q_b[0]_PORT_A_data_in, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_A_address = BUS(JF1_R_dst_regnum[0], JF1_R_dst_regnum[1], JF1_R_dst_regnum[2], JF1_R_dst_regnum[3], JF1_R_dst_regnum[4]);
PF1_q_b[0]_PORT_A_address_reg = DFFE(PF1_q_b[0]_PORT_A_address, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_address = BUS(JF1_D_iw[27], JF1_D_iw[28], JF1_D_iw[29], JF1_D_iw[30], JF1_D_iw[31]);
PF1_q_b[0]_PORT_B_address_reg = DFFE(PF1_q_b[0]_PORT_B_address, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_PORT_A_write_enable = JF1_W_rf_wren;
PF1_q_b[0]_PORT_A_write_enable_reg = DFFE(PF1_q_b[0]_PORT_A_write_enable, PF1_q_b[0]_clock_0, , , );
PF1_q_b[0]_PORT_B_read_enable = VCC;
PF1_q_b[0]_PORT_B_read_enable_reg = DFFE(PF1_q_b[0]_PORT_B_read_enable, PF1_q_b[0]_clock_1, , , );
PF1_q_b[0]_clock_0 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_1 = GLOBAL(VG1L41);
PF1_q_b[0]_clock_enable_0 = JF1_W_rf_wren;
PF1_q_b[0]_PORT_B_data_out = MEMORY(PF1_q_b[0]_PORT_A_data_in_reg, , PF1_q_b[0]_PORT_A_address_reg, PF1_q_b[0]_PORT_B_address_reg, PF1_q_b[0]_PORT_A_write_enable_reg, , , PF1_q_b[0]_PORT_B_read_enable_reg, , , PF1_q_b[0]_clock_0, PF1_q_b[0]_clock_1, PF1_q_b[0]_clock_enable_0, , , , , );
PF1_q_b[1] = PF1_q_b[0]_PORT_B_data_out[1];


--MF1_readdata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X22_Y6_N28
--register power-up is low

MF1_readdata[4] = DFFEAS(MF1L27, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[4],  ,  , !MF1_address[8]);


--JF1_W_estatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X39_Y8_N53
--register power-up is low

JF1_W_estatus_reg = DFFEAS(JF1L902, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_E_valid_from_R, JF1_W_status_reg_pie,  ,  , JF1_R_ctrl_exception);


--JF1_F_pc[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X36_Y5_N23
--register power-up is low

JF1_F_pc[0] = DFFEAS(JF1L724, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X36_Y5_N20
--register power-up is low

JF1_F_pc[1] = DFFEAS(JF1L725, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X36_Y5_N4
--register power-up is low

JF1_F_pc[2] = DFFEAS(JF1L726, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X34_Y5_N16
--register power-up is low

JF1_F_pc[3] = DFFEAS(JF1L748, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid, VCC,  ,  , JF1_R_ctrl_exception);


--JF1_F_pc[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X36_Y5_N32
--register power-up is low

JF1_F_pc[4] = DFFEAS(JF1L727, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X36_Y5_N2
--register power-up is low

JF1_F_pc[5] = DFFEAS(JF1L728, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X36_Y5_N50
--register power-up is low

JF1_F_pc[6] = DFFEAS(JF1L729, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1_F_pc[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X36_Y5_N55
--register power-up is low

JF1_F_pc[7] = DFFEAS(JF1L730, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--MF1_readdata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X22_Y6_N10
--register power-up is low

MF1_readdata[3] = DFFEAS(RF1L15, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[3],  ,  , !MF1_address[8]);


--PG1_ram_block1a43 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a43 at M10K_X38_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a43_PORT_A_data_in = GE2L29;
PG1_ram_block1a43_PORT_A_data_in_reg = DFFE(PG1_ram_block1a43_PORT_A_data_in, PG1_ram_block1a43_clock_0, , , PG1_ram_block1a43_clock_enable_0);
PG1_ram_block1a43_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a43_PORT_A_address_reg = DFFE(PG1_ram_block1a43_PORT_A_address, PG1_ram_block1a43_clock_0, , , PG1_ram_block1a43_clock_enable_0);
PG1_ram_block1a43_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a43_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a43_PORT_A_write_enable, PG1_ram_block1a43_clock_0, , , PG1_ram_block1a43_clock_enable_0);
PG1_ram_block1a43_PORT_A_read_enable = GC1L3;
PG1_ram_block1a43_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a43_PORT_A_read_enable, PG1_ram_block1a43_clock_0, , , PG1_ram_block1a43_clock_enable_0);
PG1_ram_block1a43_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a43_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a43_PORT_A_byte_mask, PG1_ram_block1a43_clock_0, , , PG1_ram_block1a43_clock_enable_0);
PG1_ram_block1a43_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a43_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a43_PORT_A_data_out = MEMORY(PG1_ram_block1a43_PORT_A_data_in_reg, , PG1_ram_block1a43_PORT_A_address_reg, , PG1_ram_block1a43_PORT_A_write_enable_reg, PG1_ram_block1a43_PORT_A_read_enable_reg, , , PG1_ram_block1a43_PORT_A_byte_mask_reg, , PG1_ram_block1a43_clock_0, , PG1_ram_block1a43_clock_enable_0, , , , , );
PG1_ram_block1a43 = PG1_ram_block1a43_PORT_A_data_out[0];


--PG1_ram_block1a11 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a11 at M10K_X41_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a11_PORT_A_data_in = GE2L29;
PG1_ram_block1a11_PORT_A_data_in_reg = DFFE(PG1_ram_block1a11_PORT_A_data_in, PG1_ram_block1a11_clock_0, , , PG1_ram_block1a11_clock_enable_0);
PG1_ram_block1a11_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a11_PORT_A_address_reg = DFFE(PG1_ram_block1a11_PORT_A_address, PG1_ram_block1a11_clock_0, , , PG1_ram_block1a11_clock_enable_0);
PG1_ram_block1a11_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a11_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a11_PORT_A_write_enable, PG1_ram_block1a11_clock_0, , , PG1_ram_block1a11_clock_enable_0);
PG1_ram_block1a11_PORT_A_read_enable = GC1L3;
PG1_ram_block1a11_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a11_PORT_A_read_enable, PG1_ram_block1a11_clock_0, , , PG1_ram_block1a11_clock_enable_0);
PG1_ram_block1a11_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a11_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a11_PORT_A_byte_mask, PG1_ram_block1a11_clock_0, , , PG1_ram_block1a11_clock_enable_0);
PG1_ram_block1a11_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a11_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a11_PORT_A_data_out = MEMORY(PG1_ram_block1a11_PORT_A_data_in_reg, , PG1_ram_block1a11_PORT_A_address_reg, , PG1_ram_block1a11_PORT_A_write_enable_reg, PG1_ram_block1a11_PORT_A_read_enable_reg, , , PG1_ram_block1a11_PORT_A_byte_mask_reg, , PG1_ram_block1a11_clock_0, , PG1_ram_block1a11_clock_enable_0, , , , , );
PG1_ram_block1a11 = PG1_ram_block1a11_PORT_A_data_out[0];


--PG1_ram_block1a44 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a44 at M10K_X49_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a44_PORT_A_data_in = GE2L30;
PG1_ram_block1a44_PORT_A_data_in_reg = DFFE(PG1_ram_block1a44_PORT_A_data_in, PG1_ram_block1a44_clock_0, , , PG1_ram_block1a44_clock_enable_0);
PG1_ram_block1a44_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a44_PORT_A_address_reg = DFFE(PG1_ram_block1a44_PORT_A_address, PG1_ram_block1a44_clock_0, , , PG1_ram_block1a44_clock_enable_0);
PG1_ram_block1a44_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a44_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a44_PORT_A_write_enable, PG1_ram_block1a44_clock_0, , , PG1_ram_block1a44_clock_enable_0);
PG1_ram_block1a44_PORT_A_read_enable = GC1L3;
PG1_ram_block1a44_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a44_PORT_A_read_enable, PG1_ram_block1a44_clock_0, , , PG1_ram_block1a44_clock_enable_0);
PG1_ram_block1a44_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a44_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a44_PORT_A_byte_mask, PG1_ram_block1a44_clock_0, , , PG1_ram_block1a44_clock_enable_0);
PG1_ram_block1a44_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a44_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a44_PORT_A_data_out = MEMORY(PG1_ram_block1a44_PORT_A_data_in_reg, , PG1_ram_block1a44_PORT_A_address_reg, , PG1_ram_block1a44_PORT_A_write_enable_reg, PG1_ram_block1a44_PORT_A_read_enable_reg, , , PG1_ram_block1a44_PORT_A_byte_mask_reg, , PG1_ram_block1a44_clock_0, , PG1_ram_block1a44_clock_enable_0, , , , , );
PG1_ram_block1a44 = PG1_ram_block1a44_PORT_A_data_out[0];


--PG1_ram_block1a12 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a12 at M10K_X49_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a12_PORT_A_data_in = GE2L30;
PG1_ram_block1a12_PORT_A_data_in_reg = DFFE(PG1_ram_block1a12_PORT_A_data_in, PG1_ram_block1a12_clock_0, , , PG1_ram_block1a12_clock_enable_0);
PG1_ram_block1a12_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a12_PORT_A_address_reg = DFFE(PG1_ram_block1a12_PORT_A_address, PG1_ram_block1a12_clock_0, , , PG1_ram_block1a12_clock_enable_0);
PG1_ram_block1a12_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a12_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a12_PORT_A_write_enable, PG1_ram_block1a12_clock_0, , , PG1_ram_block1a12_clock_enable_0);
PG1_ram_block1a12_PORT_A_read_enable = GC1L3;
PG1_ram_block1a12_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a12_PORT_A_read_enable, PG1_ram_block1a12_clock_0, , , PG1_ram_block1a12_clock_enable_0);
PG1_ram_block1a12_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a12_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a12_PORT_A_byte_mask, PG1_ram_block1a12_clock_0, , , PG1_ram_block1a12_clock_enable_0);
PG1_ram_block1a12_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a12_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a12_PORT_A_data_out = MEMORY(PG1_ram_block1a12_PORT_A_data_in_reg, , PG1_ram_block1a12_PORT_A_address_reg, , PG1_ram_block1a12_PORT_A_write_enable_reg, PG1_ram_block1a12_PORT_A_read_enable_reg, , , PG1_ram_block1a12_PORT_A_byte_mask_reg, , PG1_ram_block1a12_clock_0, , PG1_ram_block1a12_clock_enable_0, , , , , );
PG1_ram_block1a12 = PG1_ram_block1a12_PORT_A_data_out[0];


--PG1_ram_block1a45 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a45 at M10K_X49_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a45_PORT_A_data_in = GE2L31;
PG1_ram_block1a45_PORT_A_data_in_reg = DFFE(PG1_ram_block1a45_PORT_A_data_in, PG1_ram_block1a45_clock_0, , , PG1_ram_block1a45_clock_enable_0);
PG1_ram_block1a45_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a45_PORT_A_address_reg = DFFE(PG1_ram_block1a45_PORT_A_address, PG1_ram_block1a45_clock_0, , , PG1_ram_block1a45_clock_enable_0);
PG1_ram_block1a45_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a45_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a45_PORT_A_write_enable, PG1_ram_block1a45_clock_0, , , PG1_ram_block1a45_clock_enable_0);
PG1_ram_block1a45_PORT_A_read_enable = GC1L3;
PG1_ram_block1a45_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a45_PORT_A_read_enable, PG1_ram_block1a45_clock_0, , , PG1_ram_block1a45_clock_enable_0);
PG1_ram_block1a45_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a45_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a45_PORT_A_byte_mask, PG1_ram_block1a45_clock_0, , , PG1_ram_block1a45_clock_enable_0);
PG1_ram_block1a45_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a45_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a45_PORT_A_data_out = MEMORY(PG1_ram_block1a45_PORT_A_data_in_reg, , PG1_ram_block1a45_PORT_A_address_reg, , PG1_ram_block1a45_PORT_A_write_enable_reg, PG1_ram_block1a45_PORT_A_read_enable_reg, , , PG1_ram_block1a45_PORT_A_byte_mask_reg, , PG1_ram_block1a45_clock_0, , PG1_ram_block1a45_clock_enable_0, , , , , );
PG1_ram_block1a45 = PG1_ram_block1a45_PORT_A_data_out[0];


--PG1_ram_block1a13 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a13 at M10K_X49_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a13_PORT_A_data_in = GE2L31;
PG1_ram_block1a13_PORT_A_data_in_reg = DFFE(PG1_ram_block1a13_PORT_A_data_in, PG1_ram_block1a13_clock_0, , , PG1_ram_block1a13_clock_enable_0);
PG1_ram_block1a13_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a13_PORT_A_address_reg = DFFE(PG1_ram_block1a13_PORT_A_address, PG1_ram_block1a13_clock_0, , , PG1_ram_block1a13_clock_enable_0);
PG1_ram_block1a13_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a13_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a13_PORT_A_write_enable, PG1_ram_block1a13_clock_0, , , PG1_ram_block1a13_clock_enable_0);
PG1_ram_block1a13_PORT_A_read_enable = GC1L3;
PG1_ram_block1a13_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a13_PORT_A_read_enable, PG1_ram_block1a13_clock_0, , , PG1_ram_block1a13_clock_enable_0);
PG1_ram_block1a13_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a13_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a13_PORT_A_byte_mask, PG1_ram_block1a13_clock_0, , , PG1_ram_block1a13_clock_enable_0);
PG1_ram_block1a13_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a13_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a13_PORT_A_data_out = MEMORY(PG1_ram_block1a13_PORT_A_data_in_reg, , PG1_ram_block1a13_PORT_A_address_reg, , PG1_ram_block1a13_PORT_A_write_enable_reg, PG1_ram_block1a13_PORT_A_read_enable_reg, , , PG1_ram_block1a13_PORT_A_byte_mask_reg, , PG1_ram_block1a13_clock_0, , PG1_ram_block1a13_clock_enable_0, , , , , );
PG1_ram_block1a13 = PG1_ram_block1a13_PORT_A_data_out[0];


--PG1_ram_block1a46 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a46 at M10K_X41_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a46_PORT_A_data_in = GE2L32;
PG1_ram_block1a46_PORT_A_data_in_reg = DFFE(PG1_ram_block1a46_PORT_A_data_in, PG1_ram_block1a46_clock_0, , , PG1_ram_block1a46_clock_enable_0);
PG1_ram_block1a46_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a46_PORT_A_address_reg = DFFE(PG1_ram_block1a46_PORT_A_address, PG1_ram_block1a46_clock_0, , , PG1_ram_block1a46_clock_enable_0);
PG1_ram_block1a46_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a46_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a46_PORT_A_write_enable, PG1_ram_block1a46_clock_0, , , PG1_ram_block1a46_clock_enable_0);
PG1_ram_block1a46_PORT_A_read_enable = GC1L3;
PG1_ram_block1a46_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a46_PORT_A_read_enable, PG1_ram_block1a46_clock_0, , , PG1_ram_block1a46_clock_enable_0);
PG1_ram_block1a46_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a46_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a46_PORT_A_byte_mask, PG1_ram_block1a46_clock_0, , , PG1_ram_block1a46_clock_enable_0);
PG1_ram_block1a46_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a46_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a46_PORT_A_data_out = MEMORY(PG1_ram_block1a46_PORT_A_data_in_reg, , PG1_ram_block1a46_PORT_A_address_reg, , PG1_ram_block1a46_PORT_A_write_enable_reg, PG1_ram_block1a46_PORT_A_read_enable_reg, , , PG1_ram_block1a46_PORT_A_byte_mask_reg, , PG1_ram_block1a46_clock_0, , PG1_ram_block1a46_clock_enable_0, , , , , );
PG1_ram_block1a46 = PG1_ram_block1a46_PORT_A_data_out[0];


--PG1_ram_block1a14 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a14 at M10K_X41_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a14_PORT_A_data_in = GE2L32;
PG1_ram_block1a14_PORT_A_data_in_reg = DFFE(PG1_ram_block1a14_PORT_A_data_in, PG1_ram_block1a14_clock_0, , , PG1_ram_block1a14_clock_enable_0);
PG1_ram_block1a14_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a14_PORT_A_address_reg = DFFE(PG1_ram_block1a14_PORT_A_address, PG1_ram_block1a14_clock_0, , , PG1_ram_block1a14_clock_enable_0);
PG1_ram_block1a14_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a14_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a14_PORT_A_write_enable, PG1_ram_block1a14_clock_0, , , PG1_ram_block1a14_clock_enable_0);
PG1_ram_block1a14_PORT_A_read_enable = GC1L3;
PG1_ram_block1a14_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a14_PORT_A_read_enable, PG1_ram_block1a14_clock_0, , , PG1_ram_block1a14_clock_enable_0);
PG1_ram_block1a14_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a14_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a14_PORT_A_byte_mask, PG1_ram_block1a14_clock_0, , , PG1_ram_block1a14_clock_enable_0);
PG1_ram_block1a14_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a14_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a14_PORT_A_data_out = MEMORY(PG1_ram_block1a14_PORT_A_data_in_reg, , PG1_ram_block1a14_PORT_A_address_reg, , PG1_ram_block1a14_PORT_A_write_enable_reg, PG1_ram_block1a14_PORT_A_read_enable_reg, , , PG1_ram_block1a14_PORT_A_byte_mask_reg, , PG1_ram_block1a14_clock_0, , PG1_ram_block1a14_clock_enable_0, , , , , );
PG1_ram_block1a14 = PG1_ram_block1a14_PORT_A_data_out[0];


--PG1_ram_block1a47 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a47 at M10K_X58_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a47_PORT_A_data_in = GE2L33;
PG1_ram_block1a47_PORT_A_data_in_reg = DFFE(PG1_ram_block1a47_PORT_A_data_in, PG1_ram_block1a47_clock_0, , , PG1_ram_block1a47_clock_enable_0);
PG1_ram_block1a47_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a47_PORT_A_address_reg = DFFE(PG1_ram_block1a47_PORT_A_address, PG1_ram_block1a47_clock_0, , , PG1_ram_block1a47_clock_enable_0);
PG1_ram_block1a47_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a47_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a47_PORT_A_write_enable, PG1_ram_block1a47_clock_0, , , PG1_ram_block1a47_clock_enable_0);
PG1_ram_block1a47_PORT_A_read_enable = GC1L3;
PG1_ram_block1a47_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a47_PORT_A_read_enable, PG1_ram_block1a47_clock_0, , , PG1_ram_block1a47_clock_enable_0);
PG1_ram_block1a47_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a47_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a47_PORT_A_byte_mask, PG1_ram_block1a47_clock_0, , , PG1_ram_block1a47_clock_enable_0);
PG1_ram_block1a47_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a47_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a47_PORT_A_data_out = MEMORY(PG1_ram_block1a47_PORT_A_data_in_reg, , PG1_ram_block1a47_PORT_A_address_reg, , PG1_ram_block1a47_PORT_A_write_enable_reg, PG1_ram_block1a47_PORT_A_read_enable_reg, , , PG1_ram_block1a47_PORT_A_byte_mask_reg, , PG1_ram_block1a47_clock_0, , PG1_ram_block1a47_clock_enable_0, , , , , );
PG1_ram_block1a47 = PG1_ram_block1a47_PORT_A_data_out[0];


--PG1_ram_block1a15 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a15 at M10K_X49_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a15_PORT_A_data_in = GE2L33;
PG1_ram_block1a15_PORT_A_data_in_reg = DFFE(PG1_ram_block1a15_PORT_A_data_in, PG1_ram_block1a15_clock_0, , , PG1_ram_block1a15_clock_enable_0);
PG1_ram_block1a15_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a15_PORT_A_address_reg = DFFE(PG1_ram_block1a15_PORT_A_address, PG1_ram_block1a15_clock_0, , , PG1_ram_block1a15_clock_enable_0);
PG1_ram_block1a15_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a15_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a15_PORT_A_write_enable, PG1_ram_block1a15_clock_0, , , PG1_ram_block1a15_clock_enable_0);
PG1_ram_block1a15_PORT_A_read_enable = GC1L3;
PG1_ram_block1a15_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a15_PORT_A_read_enable, PG1_ram_block1a15_clock_0, , , PG1_ram_block1a15_clock_enable_0);
PG1_ram_block1a15_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a15_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a15_PORT_A_byte_mask, PG1_ram_block1a15_clock_0, , , PG1_ram_block1a15_clock_enable_0);
PG1_ram_block1a15_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a15_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a15_PORT_A_data_out = MEMORY(PG1_ram_block1a15_PORT_A_data_in_reg, , PG1_ram_block1a15_PORT_A_address_reg, , PG1_ram_block1a15_PORT_A_write_enable_reg, PG1_ram_block1a15_PORT_A_read_enable_reg, , , PG1_ram_block1a15_PORT_A_byte_mask_reg, , PG1_ram_block1a15_clock_0, , PG1_ram_block1a15_clock_enable_0, , , , , );
PG1_ram_block1a15 = PG1_ram_block1a15_PORT_A_data_out[0];


--PG1_ram_block1a48 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a48 at M10K_X49_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a48_PORT_A_data_in = GE2L34;
PG1_ram_block1a48_PORT_A_data_in_reg = DFFE(PG1_ram_block1a48_PORT_A_data_in, PG1_ram_block1a48_clock_0, , , PG1_ram_block1a48_clock_enable_0);
PG1_ram_block1a48_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a48_PORT_A_address_reg = DFFE(PG1_ram_block1a48_PORT_A_address, PG1_ram_block1a48_clock_0, , , PG1_ram_block1a48_clock_enable_0);
PG1_ram_block1a48_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a48_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a48_PORT_A_write_enable, PG1_ram_block1a48_clock_0, , , PG1_ram_block1a48_clock_enable_0);
PG1_ram_block1a48_PORT_A_read_enable = GC1L3;
PG1_ram_block1a48_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a48_PORT_A_read_enable, PG1_ram_block1a48_clock_0, , , PG1_ram_block1a48_clock_enable_0);
PG1_ram_block1a48_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a48_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a48_PORT_A_byte_mask, PG1_ram_block1a48_clock_0, , , PG1_ram_block1a48_clock_enable_0);
PG1_ram_block1a48_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a48_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a48_PORT_A_data_out = MEMORY(PG1_ram_block1a48_PORT_A_data_in_reg, , PG1_ram_block1a48_PORT_A_address_reg, , PG1_ram_block1a48_PORT_A_write_enable_reg, PG1_ram_block1a48_PORT_A_read_enable_reg, , , PG1_ram_block1a48_PORT_A_byte_mask_reg, , PG1_ram_block1a48_clock_0, , PG1_ram_block1a48_clock_enable_0, , , , , );
PG1_ram_block1a48 = PG1_ram_block1a48_PORT_A_data_out[0];


--PG1_ram_block1a16 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a16 at M10K_X49_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a16_PORT_A_data_in = GE2L34;
PG1_ram_block1a16_PORT_A_data_in_reg = DFFE(PG1_ram_block1a16_PORT_A_data_in, PG1_ram_block1a16_clock_0, , , PG1_ram_block1a16_clock_enable_0);
PG1_ram_block1a16_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a16_PORT_A_address_reg = DFFE(PG1_ram_block1a16_PORT_A_address, PG1_ram_block1a16_clock_0, , , PG1_ram_block1a16_clock_enable_0);
PG1_ram_block1a16_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a16_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a16_PORT_A_write_enable, PG1_ram_block1a16_clock_0, , , PG1_ram_block1a16_clock_enable_0);
PG1_ram_block1a16_PORT_A_read_enable = GC1L3;
PG1_ram_block1a16_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a16_PORT_A_read_enable, PG1_ram_block1a16_clock_0, , , PG1_ram_block1a16_clock_enable_0);
PG1_ram_block1a16_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a16_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a16_PORT_A_byte_mask, PG1_ram_block1a16_clock_0, , , PG1_ram_block1a16_clock_enable_0);
PG1_ram_block1a16_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a16_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a16_PORT_A_data_out = MEMORY(PG1_ram_block1a16_PORT_A_data_in_reg, , PG1_ram_block1a16_PORT_A_address_reg, , PG1_ram_block1a16_PORT_A_write_enable_reg, PG1_ram_block1a16_PORT_A_read_enable_reg, , , PG1_ram_block1a16_PORT_A_byte_mask_reg, , PG1_ram_block1a16_clock_0, , PG1_ram_block1a16_clock_enable_0, , , , , );
PG1_ram_block1a16 = PG1_ram_block1a16_PORT_A_data_out[0];


--PG1_ram_block1a41 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a41 at M10K_X41_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a41_PORT_A_data_in = GE2L35;
PG1_ram_block1a41_PORT_A_data_in_reg = DFFE(PG1_ram_block1a41_PORT_A_data_in, PG1_ram_block1a41_clock_0, , , PG1_ram_block1a41_clock_enable_0);
PG1_ram_block1a41_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a41_PORT_A_address_reg = DFFE(PG1_ram_block1a41_PORT_A_address, PG1_ram_block1a41_clock_0, , , PG1_ram_block1a41_clock_enable_0);
PG1_ram_block1a41_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a41_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a41_PORT_A_write_enable, PG1_ram_block1a41_clock_0, , , PG1_ram_block1a41_clock_enable_0);
PG1_ram_block1a41_PORT_A_read_enable = GC1L3;
PG1_ram_block1a41_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a41_PORT_A_read_enable, PG1_ram_block1a41_clock_0, , , PG1_ram_block1a41_clock_enable_0);
PG1_ram_block1a41_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a41_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a41_PORT_A_byte_mask, PG1_ram_block1a41_clock_0, , , PG1_ram_block1a41_clock_enable_0);
PG1_ram_block1a41_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a41_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a41_PORT_A_data_out = MEMORY(PG1_ram_block1a41_PORT_A_data_in_reg, , PG1_ram_block1a41_PORT_A_address_reg, , PG1_ram_block1a41_PORT_A_write_enable_reg, PG1_ram_block1a41_PORT_A_read_enable_reg, , , PG1_ram_block1a41_PORT_A_byte_mask_reg, , PG1_ram_block1a41_clock_0, , PG1_ram_block1a41_clock_enable_0, , , , , );
PG1_ram_block1a41 = PG1_ram_block1a41_PORT_A_data_out[0];


--PG1_ram_block1a9 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a9 at M10K_X41_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a9_PORT_A_data_in = GE2L35;
PG1_ram_block1a9_PORT_A_data_in_reg = DFFE(PG1_ram_block1a9_PORT_A_data_in, PG1_ram_block1a9_clock_0, , , PG1_ram_block1a9_clock_enable_0);
PG1_ram_block1a9_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a9_PORT_A_address_reg = DFFE(PG1_ram_block1a9_PORT_A_address, PG1_ram_block1a9_clock_0, , , PG1_ram_block1a9_clock_enable_0);
PG1_ram_block1a9_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a9_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a9_PORT_A_write_enable, PG1_ram_block1a9_clock_0, , , PG1_ram_block1a9_clock_enable_0);
PG1_ram_block1a9_PORT_A_read_enable = GC1L3;
PG1_ram_block1a9_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a9_PORT_A_read_enable, PG1_ram_block1a9_clock_0, , , PG1_ram_block1a9_clock_enable_0);
PG1_ram_block1a9_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a9_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a9_PORT_A_byte_mask, PG1_ram_block1a9_clock_0, , , PG1_ram_block1a9_clock_enable_0);
PG1_ram_block1a9_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a9_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a9_PORT_A_data_out = MEMORY(PG1_ram_block1a9_PORT_A_data_in_reg, , PG1_ram_block1a9_PORT_A_address_reg, , PG1_ram_block1a9_PORT_A_write_enable_reg, PG1_ram_block1a9_PORT_A_read_enable_reg, , , PG1_ram_block1a9_PORT_A_byte_mask_reg, , PG1_ram_block1a9_clock_0, , PG1_ram_block1a9_clock_enable_0, , , , , );
PG1_ram_block1a9 = PG1_ram_block1a9_PORT_A_data_out[0];


--JF1_D_iw[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X36_Y7_N13
--register power-up is low

JF1_D_iw[31] = DFFEAS(JF1L695, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--PG1_ram_block1a58 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a58 at M10K_X49_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a58_PORT_A_data_in = GE2L36;
PG1_ram_block1a58_PORT_A_data_in_reg = DFFE(PG1_ram_block1a58_PORT_A_data_in, PG1_ram_block1a58_clock_0, , , PG1_ram_block1a58_clock_enable_0);
PG1_ram_block1a58_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a58_PORT_A_address_reg = DFFE(PG1_ram_block1a58_PORT_A_address, PG1_ram_block1a58_clock_0, , , PG1_ram_block1a58_clock_enable_0);
PG1_ram_block1a58_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a58_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a58_PORT_A_write_enable, PG1_ram_block1a58_clock_0, , , PG1_ram_block1a58_clock_enable_0);
PG1_ram_block1a58_PORT_A_read_enable = GC1L3;
PG1_ram_block1a58_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a58_PORT_A_read_enable, PG1_ram_block1a58_clock_0, , , PG1_ram_block1a58_clock_enable_0);
PG1_ram_block1a58_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a58_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a58_PORT_A_byte_mask, PG1_ram_block1a58_clock_0, , , PG1_ram_block1a58_clock_enable_0);
PG1_ram_block1a58_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a58_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a58_PORT_A_data_out = MEMORY(PG1_ram_block1a58_PORT_A_data_in_reg, , PG1_ram_block1a58_PORT_A_address_reg, , PG1_ram_block1a58_PORT_A_write_enable_reg, PG1_ram_block1a58_PORT_A_read_enable_reg, , , PG1_ram_block1a58_PORT_A_byte_mask_reg, , PG1_ram_block1a58_clock_0, , PG1_ram_block1a58_clock_enable_0, , , , , );
PG1_ram_block1a58 = PG1_ram_block1a58_PORT_A_data_out[0];


--PG1_ram_block1a26 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a26 at M10K_X49_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a26_PORT_A_data_in = GE2L36;
PG1_ram_block1a26_PORT_A_data_in_reg = DFFE(PG1_ram_block1a26_PORT_A_data_in, PG1_ram_block1a26_clock_0, , , PG1_ram_block1a26_clock_enable_0);
PG1_ram_block1a26_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a26_PORT_A_address_reg = DFFE(PG1_ram_block1a26_PORT_A_address, PG1_ram_block1a26_clock_0, , , PG1_ram_block1a26_clock_enable_0);
PG1_ram_block1a26_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a26_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a26_PORT_A_write_enable, PG1_ram_block1a26_clock_0, , , PG1_ram_block1a26_clock_enable_0);
PG1_ram_block1a26_PORT_A_read_enable = GC1L3;
PG1_ram_block1a26_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a26_PORT_A_read_enable, PG1_ram_block1a26_clock_0, , , PG1_ram_block1a26_clock_enable_0);
PG1_ram_block1a26_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a26_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a26_PORT_A_byte_mask, PG1_ram_block1a26_clock_0, , , PG1_ram_block1a26_clock_enable_0);
PG1_ram_block1a26_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a26_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a26_PORT_A_data_out = MEMORY(PG1_ram_block1a26_PORT_A_data_in_reg, , PG1_ram_block1a26_PORT_A_address_reg, , PG1_ram_block1a26_PORT_A_write_enable_reg, PG1_ram_block1a26_PORT_A_read_enable_reg, , , PG1_ram_block1a26_PORT_A_byte_mask_reg, , PG1_ram_block1a26_clock_0, , PG1_ram_block1a26_clock_enable_0, , , , , );
PG1_ram_block1a26 = PG1_ram_block1a26_PORT_A_data_out[0];


--PG1_ram_block1a53 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a53 at M10K_X41_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a53_PORT_A_data_in = GE2L37;
PG1_ram_block1a53_PORT_A_data_in_reg = DFFE(PG1_ram_block1a53_PORT_A_data_in, PG1_ram_block1a53_clock_0, , , PG1_ram_block1a53_clock_enable_0);
PG1_ram_block1a53_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a53_PORT_A_address_reg = DFFE(PG1_ram_block1a53_PORT_A_address, PG1_ram_block1a53_clock_0, , , PG1_ram_block1a53_clock_enable_0);
PG1_ram_block1a53_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a53_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a53_PORT_A_write_enable, PG1_ram_block1a53_clock_0, , , PG1_ram_block1a53_clock_enable_0);
PG1_ram_block1a53_PORT_A_read_enable = GC1L3;
PG1_ram_block1a53_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a53_PORT_A_read_enable, PG1_ram_block1a53_clock_0, , , PG1_ram_block1a53_clock_enable_0);
PG1_ram_block1a53_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a53_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a53_PORT_A_byte_mask, PG1_ram_block1a53_clock_0, , , PG1_ram_block1a53_clock_enable_0);
PG1_ram_block1a53_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a53_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a53_PORT_A_data_out = MEMORY(PG1_ram_block1a53_PORT_A_data_in_reg, , PG1_ram_block1a53_PORT_A_address_reg, , PG1_ram_block1a53_PORT_A_write_enable_reg, PG1_ram_block1a53_PORT_A_read_enable_reg, , , PG1_ram_block1a53_PORT_A_byte_mask_reg, , PG1_ram_block1a53_clock_0, , PG1_ram_block1a53_clock_enable_0, , , , , );
PG1_ram_block1a53 = PG1_ram_block1a53_PORT_A_data_out[0];


--PG1_ram_block1a21 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a21 at M10K_X41_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a21_PORT_A_data_in = GE2L37;
PG1_ram_block1a21_PORT_A_data_in_reg = DFFE(PG1_ram_block1a21_PORT_A_data_in, PG1_ram_block1a21_clock_0, , , PG1_ram_block1a21_clock_enable_0);
PG1_ram_block1a21_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a21_PORT_A_address_reg = DFFE(PG1_ram_block1a21_PORT_A_address, PG1_ram_block1a21_clock_0, , , PG1_ram_block1a21_clock_enable_0);
PG1_ram_block1a21_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a21_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a21_PORT_A_write_enable, PG1_ram_block1a21_clock_0, , , PG1_ram_block1a21_clock_enable_0);
PG1_ram_block1a21_PORT_A_read_enable = GC1L3;
PG1_ram_block1a21_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a21_PORT_A_read_enable, PG1_ram_block1a21_clock_0, , , PG1_ram_block1a21_clock_enable_0);
PG1_ram_block1a21_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a21_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a21_PORT_A_byte_mask, PG1_ram_block1a21_clock_0, , , PG1_ram_block1a21_clock_enable_0);
PG1_ram_block1a21_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a21_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a21_PORT_A_data_out = MEMORY(PG1_ram_block1a21_PORT_A_data_in_reg, , PG1_ram_block1a21_PORT_A_address_reg, , PG1_ram_block1a21_PORT_A_write_enable_reg, PG1_ram_block1a21_PORT_A_read_enable_reg, , , PG1_ram_block1a21_PORT_A_byte_mask_reg, , PG1_ram_block1a21_clock_0, , PG1_ram_block1a21_clock_enable_0, , , , , );
PG1_ram_block1a21 = PG1_ram_block1a21_PORT_A_data_out[0];


--PG1_ram_block1a59 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a59 at M10K_X41_Y15_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a59_PORT_A_data_in = GE2L38;
PG1_ram_block1a59_PORT_A_data_in_reg = DFFE(PG1_ram_block1a59_PORT_A_data_in, PG1_ram_block1a59_clock_0, , , PG1_ram_block1a59_clock_enable_0);
PG1_ram_block1a59_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a59_PORT_A_address_reg = DFFE(PG1_ram_block1a59_PORT_A_address, PG1_ram_block1a59_clock_0, , , PG1_ram_block1a59_clock_enable_0);
PG1_ram_block1a59_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a59_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a59_PORT_A_write_enable, PG1_ram_block1a59_clock_0, , , PG1_ram_block1a59_clock_enable_0);
PG1_ram_block1a59_PORT_A_read_enable = GC1L3;
PG1_ram_block1a59_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a59_PORT_A_read_enable, PG1_ram_block1a59_clock_0, , , PG1_ram_block1a59_clock_enable_0);
PG1_ram_block1a59_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a59_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a59_PORT_A_byte_mask, PG1_ram_block1a59_clock_0, , , PG1_ram_block1a59_clock_enable_0);
PG1_ram_block1a59_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a59_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a59_PORT_A_data_out = MEMORY(PG1_ram_block1a59_PORT_A_data_in_reg, , PG1_ram_block1a59_PORT_A_address_reg, , PG1_ram_block1a59_PORT_A_write_enable_reg, PG1_ram_block1a59_PORT_A_read_enable_reg, , , PG1_ram_block1a59_PORT_A_byte_mask_reg, , PG1_ram_block1a59_clock_0, , PG1_ram_block1a59_clock_enable_0, , , , , );
PG1_ram_block1a59 = PG1_ram_block1a59_PORT_A_data_out[0];


--PG1_ram_block1a27 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a27 at M10K_X41_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a27_PORT_A_data_in = GE2L38;
PG1_ram_block1a27_PORT_A_data_in_reg = DFFE(PG1_ram_block1a27_PORT_A_data_in, PG1_ram_block1a27_clock_0, , , PG1_ram_block1a27_clock_enable_0);
PG1_ram_block1a27_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a27_PORT_A_address_reg = DFFE(PG1_ram_block1a27_PORT_A_address, PG1_ram_block1a27_clock_0, , , PG1_ram_block1a27_clock_enable_0);
PG1_ram_block1a27_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a27_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a27_PORT_A_write_enable, PG1_ram_block1a27_clock_0, , , PG1_ram_block1a27_clock_enable_0);
PG1_ram_block1a27_PORT_A_read_enable = GC1L3;
PG1_ram_block1a27_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a27_PORT_A_read_enable, PG1_ram_block1a27_clock_0, , , PG1_ram_block1a27_clock_enable_0);
PG1_ram_block1a27_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a27_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a27_PORT_A_byte_mask, PG1_ram_block1a27_clock_0, , , PG1_ram_block1a27_clock_enable_0);
PG1_ram_block1a27_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a27_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a27_PORT_A_data_out = MEMORY(PG1_ram_block1a27_PORT_A_data_in_reg, , PG1_ram_block1a27_PORT_A_address_reg, , PG1_ram_block1a27_PORT_A_write_enable_reg, PG1_ram_block1a27_PORT_A_read_enable_reg, , , PG1_ram_block1a27_PORT_A_byte_mask_reg, , PG1_ram_block1a27_clock_0, , PG1_ram_block1a27_clock_enable_0, , , , , );
PG1_ram_block1a27 = PG1_ram_block1a27_PORT_A_data_out[0];


--PG1_ram_block1a60 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a60 at M10K_X41_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a60_PORT_A_data_in = GE2L39;
PG1_ram_block1a60_PORT_A_data_in_reg = DFFE(PG1_ram_block1a60_PORT_A_data_in, PG1_ram_block1a60_clock_0, , , PG1_ram_block1a60_clock_enable_0);
PG1_ram_block1a60_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a60_PORT_A_address_reg = DFFE(PG1_ram_block1a60_PORT_A_address, PG1_ram_block1a60_clock_0, , , PG1_ram_block1a60_clock_enable_0);
PG1_ram_block1a60_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a60_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a60_PORT_A_write_enable, PG1_ram_block1a60_clock_0, , , PG1_ram_block1a60_clock_enable_0);
PG1_ram_block1a60_PORT_A_read_enable = GC1L3;
PG1_ram_block1a60_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a60_PORT_A_read_enable, PG1_ram_block1a60_clock_0, , , PG1_ram_block1a60_clock_enable_0);
PG1_ram_block1a60_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a60_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a60_PORT_A_byte_mask, PG1_ram_block1a60_clock_0, , , PG1_ram_block1a60_clock_enable_0);
PG1_ram_block1a60_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a60_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a60_PORT_A_data_out = MEMORY(PG1_ram_block1a60_PORT_A_data_in_reg, , PG1_ram_block1a60_PORT_A_address_reg, , PG1_ram_block1a60_PORT_A_write_enable_reg, PG1_ram_block1a60_PORT_A_read_enable_reg, , , PG1_ram_block1a60_PORT_A_byte_mask_reg, , PG1_ram_block1a60_clock_0, , PG1_ram_block1a60_clock_enable_0, , , , , );
PG1_ram_block1a60 = PG1_ram_block1a60_PORT_A_data_out[0];


--PG1_ram_block1a28 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a28 at M10K_X41_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a28_PORT_A_data_in = GE2L39;
PG1_ram_block1a28_PORT_A_data_in_reg = DFFE(PG1_ram_block1a28_PORT_A_data_in, PG1_ram_block1a28_clock_0, , , PG1_ram_block1a28_clock_enable_0);
PG1_ram_block1a28_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a28_PORT_A_address_reg = DFFE(PG1_ram_block1a28_PORT_A_address, PG1_ram_block1a28_clock_0, , , PG1_ram_block1a28_clock_enable_0);
PG1_ram_block1a28_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a28_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a28_PORT_A_write_enable, PG1_ram_block1a28_clock_0, , , PG1_ram_block1a28_clock_enable_0);
PG1_ram_block1a28_PORT_A_read_enable = GC1L3;
PG1_ram_block1a28_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a28_PORT_A_read_enable, PG1_ram_block1a28_clock_0, , , PG1_ram_block1a28_clock_enable_0);
PG1_ram_block1a28_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a28_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a28_PORT_A_byte_mask, PG1_ram_block1a28_clock_0, , , PG1_ram_block1a28_clock_enable_0);
PG1_ram_block1a28_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a28_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a28_PORT_A_data_out = MEMORY(PG1_ram_block1a28_PORT_A_data_in_reg, , PG1_ram_block1a28_PORT_A_address_reg, , PG1_ram_block1a28_PORT_A_write_enable_reg, PG1_ram_block1a28_PORT_A_read_enable_reg, , , PG1_ram_block1a28_PORT_A_byte_mask_reg, , PG1_ram_block1a28_clock_0, , PG1_ram_block1a28_clock_enable_0, , , , , );
PG1_ram_block1a28 = PG1_ram_block1a28_PORT_A_data_out[0];


--JF1_av_ld_byte3_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X33_Y8_N37
--register power-up is low

JF1_av_ld_byte3_data[0] = DFFEAS(TE1L87, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--PG1_ram_block1a61 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a61 at M10K_X49_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a61_PORT_A_data_in = GE2L40;
PG1_ram_block1a61_PORT_A_data_in_reg = DFFE(PG1_ram_block1a61_PORT_A_data_in, PG1_ram_block1a61_clock_0, , , PG1_ram_block1a61_clock_enable_0);
PG1_ram_block1a61_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a61_PORT_A_address_reg = DFFE(PG1_ram_block1a61_PORT_A_address, PG1_ram_block1a61_clock_0, , , PG1_ram_block1a61_clock_enable_0);
PG1_ram_block1a61_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a61_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a61_PORT_A_write_enable, PG1_ram_block1a61_clock_0, , , PG1_ram_block1a61_clock_enable_0);
PG1_ram_block1a61_PORT_A_read_enable = GC1L3;
PG1_ram_block1a61_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a61_PORT_A_read_enable, PG1_ram_block1a61_clock_0, , , PG1_ram_block1a61_clock_enable_0);
PG1_ram_block1a61_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a61_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a61_PORT_A_byte_mask, PG1_ram_block1a61_clock_0, , , PG1_ram_block1a61_clock_enable_0);
PG1_ram_block1a61_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a61_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a61_PORT_A_data_out = MEMORY(PG1_ram_block1a61_PORT_A_data_in_reg, , PG1_ram_block1a61_PORT_A_address_reg, , PG1_ram_block1a61_PORT_A_write_enable_reg, PG1_ram_block1a61_PORT_A_read_enable_reg, , , PG1_ram_block1a61_PORT_A_byte_mask_reg, , PG1_ram_block1a61_clock_0, , PG1_ram_block1a61_clock_enable_0, , , , , );
PG1_ram_block1a61 = PG1_ram_block1a61_PORT_A_data_out[0];


--PG1_ram_block1a29 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a29 at M10K_X58_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a29_PORT_A_data_in = GE2L40;
PG1_ram_block1a29_PORT_A_data_in_reg = DFFE(PG1_ram_block1a29_PORT_A_data_in, PG1_ram_block1a29_clock_0, , , PG1_ram_block1a29_clock_enable_0);
PG1_ram_block1a29_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a29_PORT_A_address_reg = DFFE(PG1_ram_block1a29_PORT_A_address, PG1_ram_block1a29_clock_0, , , PG1_ram_block1a29_clock_enable_0);
PG1_ram_block1a29_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a29_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a29_PORT_A_write_enable, PG1_ram_block1a29_clock_0, , , PG1_ram_block1a29_clock_enable_0);
PG1_ram_block1a29_PORT_A_read_enable = GC1L3;
PG1_ram_block1a29_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a29_PORT_A_read_enable, PG1_ram_block1a29_clock_0, , , PG1_ram_block1a29_clock_enable_0);
PG1_ram_block1a29_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a29_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a29_PORT_A_byte_mask, PG1_ram_block1a29_clock_0, , , PG1_ram_block1a29_clock_enable_0);
PG1_ram_block1a29_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a29_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a29_PORT_A_data_out = MEMORY(PG1_ram_block1a29_PORT_A_data_in_reg, , PG1_ram_block1a29_PORT_A_address_reg, , PG1_ram_block1a29_PORT_A_write_enable_reg, PG1_ram_block1a29_PORT_A_read_enable_reg, , , PG1_ram_block1a29_PORT_A_byte_mask_reg, , PG1_ram_block1a29_clock_0, , PG1_ram_block1a29_clock_enable_0, , , , , );
PG1_ram_block1a29 = PG1_ram_block1a29_PORT_A_data_out[0];


--JF1_av_ld_byte3_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X35_Y9_N25
--register power-up is low

JF1_av_ld_byte3_data[1] = DFFEAS(TE1L88, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--JF1_E_shift_rot_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X40_Y4_N47
--register power-up is low

JF1_E_shift_rot_result[28] = DFFEAS(JF1L516, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[28],  ,  , JF1_E_new_inst);


--PG1_ram_block1a62 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a62 at M10K_X58_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a62_PORT_A_data_in = GE2L41;
PG1_ram_block1a62_PORT_A_data_in_reg = DFFE(PG1_ram_block1a62_PORT_A_data_in, PG1_ram_block1a62_clock_0, , , PG1_ram_block1a62_clock_enable_0);
PG1_ram_block1a62_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a62_PORT_A_address_reg = DFFE(PG1_ram_block1a62_PORT_A_address, PG1_ram_block1a62_clock_0, , , PG1_ram_block1a62_clock_enable_0);
PG1_ram_block1a62_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a62_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a62_PORT_A_write_enable, PG1_ram_block1a62_clock_0, , , PG1_ram_block1a62_clock_enable_0);
PG1_ram_block1a62_PORT_A_read_enable = GC1L3;
PG1_ram_block1a62_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a62_PORT_A_read_enable, PG1_ram_block1a62_clock_0, , , PG1_ram_block1a62_clock_enable_0);
PG1_ram_block1a62_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a62_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a62_PORT_A_byte_mask, PG1_ram_block1a62_clock_0, , , PG1_ram_block1a62_clock_enable_0);
PG1_ram_block1a62_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a62_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a62_PORT_A_data_out = MEMORY(PG1_ram_block1a62_PORT_A_data_in_reg, , PG1_ram_block1a62_PORT_A_address_reg, , PG1_ram_block1a62_PORT_A_write_enable_reg, PG1_ram_block1a62_PORT_A_read_enable_reg, , , PG1_ram_block1a62_PORT_A_byte_mask_reg, , PG1_ram_block1a62_clock_0, , PG1_ram_block1a62_clock_enable_0, , , , , );
PG1_ram_block1a62 = PG1_ram_block1a62_PORT_A_data_out[0];


--PG1_ram_block1a30 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a30 at M10K_X58_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a30_PORT_A_data_in = GE2L41;
PG1_ram_block1a30_PORT_A_data_in_reg = DFFE(PG1_ram_block1a30_PORT_A_data_in, PG1_ram_block1a30_clock_0, , , PG1_ram_block1a30_clock_enable_0);
PG1_ram_block1a30_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a30_PORT_A_address_reg = DFFE(PG1_ram_block1a30_PORT_A_address, PG1_ram_block1a30_clock_0, , , PG1_ram_block1a30_clock_enable_0);
PG1_ram_block1a30_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a30_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a30_PORT_A_write_enable, PG1_ram_block1a30_clock_0, , , PG1_ram_block1a30_clock_enable_0);
PG1_ram_block1a30_PORT_A_read_enable = GC1L3;
PG1_ram_block1a30_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a30_PORT_A_read_enable, PG1_ram_block1a30_clock_0, , , PG1_ram_block1a30_clock_enable_0);
PG1_ram_block1a30_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a30_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a30_PORT_A_byte_mask, PG1_ram_block1a30_clock_0, , , PG1_ram_block1a30_clock_enable_0);
PG1_ram_block1a30_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a30_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a30_PORT_A_data_out = MEMORY(PG1_ram_block1a30_PORT_A_data_in_reg, , PG1_ram_block1a30_PORT_A_address_reg, , PG1_ram_block1a30_PORT_A_write_enable_reg, PG1_ram_block1a30_PORT_A_read_enable_reg, , , PG1_ram_block1a30_PORT_A_byte_mask_reg, , PG1_ram_block1a30_clock_0, , PG1_ram_block1a30_clock_enable_0, , , , , );
PG1_ram_block1a30 = PG1_ram_block1a30_PORT_A_data_out[0];


--JF1_av_ld_byte3_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X33_Y8_N7
--register power-up is low

JF1_av_ld_byte3_data[2] = DFFEAS(TE1L89, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--PG1_ram_block1a40 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a40 at M10K_X38_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a40_PORT_A_data_in = GE2L42;
PG1_ram_block1a40_PORT_A_data_in_reg = DFFE(PG1_ram_block1a40_PORT_A_data_in, PG1_ram_block1a40_clock_0, , , PG1_ram_block1a40_clock_enable_0);
PG1_ram_block1a40_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a40_PORT_A_address_reg = DFFE(PG1_ram_block1a40_PORT_A_address, PG1_ram_block1a40_clock_0, , , PG1_ram_block1a40_clock_enable_0);
PG1_ram_block1a40_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a40_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a40_PORT_A_write_enable, PG1_ram_block1a40_clock_0, , , PG1_ram_block1a40_clock_enable_0);
PG1_ram_block1a40_PORT_A_read_enable = GC1L3;
PG1_ram_block1a40_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a40_PORT_A_read_enable, PG1_ram_block1a40_clock_0, , , PG1_ram_block1a40_clock_enable_0);
PG1_ram_block1a40_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a40_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a40_PORT_A_byte_mask, PG1_ram_block1a40_clock_0, , , PG1_ram_block1a40_clock_enable_0);
PG1_ram_block1a40_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a40_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a40_PORT_A_data_out = MEMORY(PG1_ram_block1a40_PORT_A_data_in_reg, , PG1_ram_block1a40_PORT_A_address_reg, , PG1_ram_block1a40_PORT_A_write_enable_reg, PG1_ram_block1a40_PORT_A_read_enable_reg, , , PG1_ram_block1a40_PORT_A_byte_mask_reg, , PG1_ram_block1a40_clock_0, , PG1_ram_block1a40_clock_enable_0, , , , , );
PG1_ram_block1a40 = PG1_ram_block1a40_PORT_A_data_out[0];


--PG1_ram_block1a8 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a8 at M10K_X38_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a8_PORT_A_data_in = GE2L42;
PG1_ram_block1a8_PORT_A_data_in_reg = DFFE(PG1_ram_block1a8_PORT_A_data_in, PG1_ram_block1a8_clock_0, , , PG1_ram_block1a8_clock_enable_0);
PG1_ram_block1a8_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a8_PORT_A_address_reg = DFFE(PG1_ram_block1a8_PORT_A_address, PG1_ram_block1a8_clock_0, , , PG1_ram_block1a8_clock_enable_0);
PG1_ram_block1a8_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a8_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a8_PORT_A_write_enable, PG1_ram_block1a8_clock_0, , , PG1_ram_block1a8_clock_enable_0);
PG1_ram_block1a8_PORT_A_read_enable = GC1L3;
PG1_ram_block1a8_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a8_PORT_A_read_enable, PG1_ram_block1a8_clock_0, , , PG1_ram_block1a8_clock_enable_0);
PG1_ram_block1a8_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a8_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a8_PORT_A_byte_mask, PG1_ram_block1a8_clock_0, , , PG1_ram_block1a8_clock_enable_0);
PG1_ram_block1a8_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a8_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a8_PORT_A_data_out = MEMORY(PG1_ram_block1a8_PORT_A_data_in_reg, , PG1_ram_block1a8_PORT_A_address_reg, , PG1_ram_block1a8_PORT_A_write_enable_reg, PG1_ram_block1a8_PORT_A_read_enable_reg, , , PG1_ram_block1a8_PORT_A_byte_mask_reg, , PG1_ram_block1a8_clock_0, , PG1_ram_block1a8_clock_enable_0, , , , , );
PG1_ram_block1a8 = PG1_ram_block1a8_PORT_A_data_out[0];


--PG1_ram_block1a54 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a54 at M10K_X38_Y15_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a54_PORT_A_data_in = GE2L43;
PG1_ram_block1a54_PORT_A_data_in_reg = DFFE(PG1_ram_block1a54_PORT_A_data_in, PG1_ram_block1a54_clock_0, , , PG1_ram_block1a54_clock_enable_0);
PG1_ram_block1a54_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a54_PORT_A_address_reg = DFFE(PG1_ram_block1a54_PORT_A_address, PG1_ram_block1a54_clock_0, , , PG1_ram_block1a54_clock_enable_0);
PG1_ram_block1a54_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a54_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a54_PORT_A_write_enable, PG1_ram_block1a54_clock_0, , , PG1_ram_block1a54_clock_enable_0);
PG1_ram_block1a54_PORT_A_read_enable = GC1L3;
PG1_ram_block1a54_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a54_PORT_A_read_enable, PG1_ram_block1a54_clock_0, , , PG1_ram_block1a54_clock_enable_0);
PG1_ram_block1a54_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a54_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a54_PORT_A_byte_mask, PG1_ram_block1a54_clock_0, , , PG1_ram_block1a54_clock_enable_0);
PG1_ram_block1a54_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a54_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a54_PORT_A_data_out = MEMORY(PG1_ram_block1a54_PORT_A_data_in_reg, , PG1_ram_block1a54_PORT_A_address_reg, , PG1_ram_block1a54_PORT_A_write_enable_reg, PG1_ram_block1a54_PORT_A_read_enable_reg, , , PG1_ram_block1a54_PORT_A_byte_mask_reg, , PG1_ram_block1a54_clock_0, , PG1_ram_block1a54_clock_enable_0, , , , , );
PG1_ram_block1a54 = PG1_ram_block1a54_PORT_A_data_out[0];


--PG1_ram_block1a22 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a22 at M10K_X38_Y18_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a22_PORT_A_data_in = GE2L43;
PG1_ram_block1a22_PORT_A_data_in_reg = DFFE(PG1_ram_block1a22_PORT_A_data_in, PG1_ram_block1a22_clock_0, , , PG1_ram_block1a22_clock_enable_0);
PG1_ram_block1a22_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a22_PORT_A_address_reg = DFFE(PG1_ram_block1a22_PORT_A_address, PG1_ram_block1a22_clock_0, , , PG1_ram_block1a22_clock_enable_0);
PG1_ram_block1a22_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a22_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a22_PORT_A_write_enable, PG1_ram_block1a22_clock_0, , , PG1_ram_block1a22_clock_enable_0);
PG1_ram_block1a22_PORT_A_read_enable = GC1L3;
PG1_ram_block1a22_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a22_PORT_A_read_enable, PG1_ram_block1a22_clock_0, , , PG1_ram_block1a22_clock_enable_0);
PG1_ram_block1a22_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a22_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a22_PORT_A_byte_mask, PG1_ram_block1a22_clock_0, , , PG1_ram_block1a22_clock_enable_0);
PG1_ram_block1a22_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a22_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a22_PORT_A_data_out = MEMORY(PG1_ram_block1a22_PORT_A_data_in_reg, , PG1_ram_block1a22_PORT_A_address_reg, , PG1_ram_block1a22_PORT_A_write_enable_reg, PG1_ram_block1a22_PORT_A_read_enable_reg, , , PG1_ram_block1a22_PORT_A_byte_mask_reg, , PG1_ram_block1a22_clock_0, , PG1_ram_block1a22_clock_enable_0, , , , , );
PG1_ram_block1a22 = PG1_ram_block1a22_PORT_A_data_out[0];


--PG1_ram_block1a55 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a55 at M10K_X38_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a55_PORT_A_data_in = GE2L44;
PG1_ram_block1a55_PORT_A_data_in_reg = DFFE(PG1_ram_block1a55_PORT_A_data_in, PG1_ram_block1a55_clock_0, , , PG1_ram_block1a55_clock_enable_0);
PG1_ram_block1a55_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a55_PORT_A_address_reg = DFFE(PG1_ram_block1a55_PORT_A_address, PG1_ram_block1a55_clock_0, , , PG1_ram_block1a55_clock_enable_0);
PG1_ram_block1a55_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a55_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a55_PORT_A_write_enable, PG1_ram_block1a55_clock_0, , , PG1_ram_block1a55_clock_enable_0);
PG1_ram_block1a55_PORT_A_read_enable = GC1L3;
PG1_ram_block1a55_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a55_PORT_A_read_enable, PG1_ram_block1a55_clock_0, , , PG1_ram_block1a55_clock_enable_0);
PG1_ram_block1a55_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a55_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a55_PORT_A_byte_mask, PG1_ram_block1a55_clock_0, , , PG1_ram_block1a55_clock_enable_0);
PG1_ram_block1a55_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a55_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a55_PORT_A_data_out = MEMORY(PG1_ram_block1a55_PORT_A_data_in_reg, , PG1_ram_block1a55_PORT_A_address_reg, , PG1_ram_block1a55_PORT_A_write_enable_reg, PG1_ram_block1a55_PORT_A_read_enable_reg, , , PG1_ram_block1a55_PORT_A_byte_mask_reg, , PG1_ram_block1a55_clock_0, , PG1_ram_block1a55_clock_enable_0, , , , , );
PG1_ram_block1a55 = PG1_ram_block1a55_PORT_A_data_out[0];


--PG1_ram_block1a23 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a23 at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a23_PORT_A_data_in = GE2L44;
PG1_ram_block1a23_PORT_A_data_in_reg = DFFE(PG1_ram_block1a23_PORT_A_data_in, PG1_ram_block1a23_clock_0, , , PG1_ram_block1a23_clock_enable_0);
PG1_ram_block1a23_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a23_PORT_A_address_reg = DFFE(PG1_ram_block1a23_PORT_A_address, PG1_ram_block1a23_clock_0, , , PG1_ram_block1a23_clock_enable_0);
PG1_ram_block1a23_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a23_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a23_PORT_A_write_enable, PG1_ram_block1a23_clock_0, , , PG1_ram_block1a23_clock_enable_0);
PG1_ram_block1a23_PORT_A_read_enable = GC1L3;
PG1_ram_block1a23_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a23_PORT_A_read_enable, PG1_ram_block1a23_clock_0, , , PG1_ram_block1a23_clock_enable_0);
PG1_ram_block1a23_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a23_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a23_PORT_A_byte_mask, PG1_ram_block1a23_clock_0, , , PG1_ram_block1a23_clock_enable_0);
PG1_ram_block1a23_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a23_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a23_PORT_A_data_out = MEMORY(PG1_ram_block1a23_PORT_A_data_in_reg, , PG1_ram_block1a23_PORT_A_address_reg, , PG1_ram_block1a23_PORT_A_write_enable_reg, PG1_ram_block1a23_PORT_A_read_enable_reg, , , PG1_ram_block1a23_PORT_A_byte_mask_reg, , PG1_ram_block1a23_clock_0, , PG1_ram_block1a23_clock_enable_0, , , , , );
PG1_ram_block1a23 = PG1_ram_block1a23_PORT_A_data_out[0];


--PG1_ram_block1a42 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a42 at M10K_X49_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a42_PORT_A_data_in = GE2L45;
PG1_ram_block1a42_PORT_A_data_in_reg = DFFE(PG1_ram_block1a42_PORT_A_data_in, PG1_ram_block1a42_clock_0, , , PG1_ram_block1a42_clock_enable_0);
PG1_ram_block1a42_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a42_PORT_A_address_reg = DFFE(PG1_ram_block1a42_PORT_A_address, PG1_ram_block1a42_clock_0, , , PG1_ram_block1a42_clock_enable_0);
PG1_ram_block1a42_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a42_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a42_PORT_A_write_enable, PG1_ram_block1a42_clock_0, , , PG1_ram_block1a42_clock_enable_0);
PG1_ram_block1a42_PORT_A_read_enable = GC1L3;
PG1_ram_block1a42_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a42_PORT_A_read_enable, PG1_ram_block1a42_clock_0, , , PG1_ram_block1a42_clock_enable_0);
PG1_ram_block1a42_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a42_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a42_PORT_A_byte_mask, PG1_ram_block1a42_clock_0, , , PG1_ram_block1a42_clock_enable_0);
PG1_ram_block1a42_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a42_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a42_PORT_A_data_out = MEMORY(PG1_ram_block1a42_PORT_A_data_in_reg, , PG1_ram_block1a42_PORT_A_address_reg, , PG1_ram_block1a42_PORT_A_write_enable_reg, PG1_ram_block1a42_PORT_A_read_enable_reg, , , PG1_ram_block1a42_PORT_A_byte_mask_reg, , PG1_ram_block1a42_clock_0, , PG1_ram_block1a42_clock_enable_0, , , , , );
PG1_ram_block1a42 = PG1_ram_block1a42_PORT_A_data_out[0];


--PG1_ram_block1a10 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a10 at M10K_X58_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a10_PORT_A_data_in = GE2L45;
PG1_ram_block1a10_PORT_A_data_in_reg = DFFE(PG1_ram_block1a10_PORT_A_data_in, PG1_ram_block1a10_clock_0, , , PG1_ram_block1a10_clock_enable_0);
PG1_ram_block1a10_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a10_PORT_A_address_reg = DFFE(PG1_ram_block1a10_PORT_A_address, PG1_ram_block1a10_clock_0, , , PG1_ram_block1a10_clock_enable_0);
PG1_ram_block1a10_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a10_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a10_PORT_A_write_enable, PG1_ram_block1a10_clock_0, , , PG1_ram_block1a10_clock_enable_0);
PG1_ram_block1a10_PORT_A_read_enable = GC1L3;
PG1_ram_block1a10_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a10_PORT_A_read_enable, PG1_ram_block1a10_clock_0, , , PG1_ram_block1a10_clock_enable_0);
PG1_ram_block1a10_PORT_A_byte_mask = GE2_src_data[33];
PG1_ram_block1a10_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a10_PORT_A_byte_mask, PG1_ram_block1a10_clock_0, , , PG1_ram_block1a10_clock_enable_0);
PG1_ram_block1a10_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a10_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a10_PORT_A_data_out = MEMORY(PG1_ram_block1a10_PORT_A_data_in_reg, , PG1_ram_block1a10_PORT_A_address_reg, , PG1_ram_block1a10_PORT_A_write_enable_reg, PG1_ram_block1a10_PORT_A_read_enable_reg, , , PG1_ram_block1a10_PORT_A_byte_mask_reg, , PG1_ram_block1a10_clock_0, , PG1_ram_block1a10_clock_enable_0, , , , , );
PG1_ram_block1a10 = PG1_ram_block1a10_PORT_A_data_out[0];


--PG1_ram_block1a56 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a56 at M10K_X58_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a56_PORT_A_data_in = GE2L46;
PG1_ram_block1a56_PORT_A_data_in_reg = DFFE(PG1_ram_block1a56_PORT_A_data_in, PG1_ram_block1a56_clock_0, , , PG1_ram_block1a56_clock_enable_0);
PG1_ram_block1a56_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a56_PORT_A_address_reg = DFFE(PG1_ram_block1a56_PORT_A_address, PG1_ram_block1a56_clock_0, , , PG1_ram_block1a56_clock_enable_0);
PG1_ram_block1a56_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a56_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a56_PORT_A_write_enable, PG1_ram_block1a56_clock_0, , , PG1_ram_block1a56_clock_enable_0);
PG1_ram_block1a56_PORT_A_read_enable = GC1L3;
PG1_ram_block1a56_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a56_PORT_A_read_enable, PG1_ram_block1a56_clock_0, , , PG1_ram_block1a56_clock_enable_0);
PG1_ram_block1a56_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a56_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a56_PORT_A_byte_mask, PG1_ram_block1a56_clock_0, , , PG1_ram_block1a56_clock_enable_0);
PG1_ram_block1a56_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a56_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a56_PORT_A_data_out = MEMORY(PG1_ram_block1a56_PORT_A_data_in_reg, , PG1_ram_block1a56_PORT_A_address_reg, , PG1_ram_block1a56_PORT_A_write_enable_reg, PG1_ram_block1a56_PORT_A_read_enable_reg, , , PG1_ram_block1a56_PORT_A_byte_mask_reg, , PG1_ram_block1a56_clock_0, , PG1_ram_block1a56_clock_enable_0, , , , , );
PG1_ram_block1a56 = PG1_ram_block1a56_PORT_A_data_out[0];


--PG1_ram_block1a24 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a24 at M10K_X58_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a24_PORT_A_data_in = GE2L46;
PG1_ram_block1a24_PORT_A_data_in_reg = DFFE(PG1_ram_block1a24_PORT_A_data_in, PG1_ram_block1a24_clock_0, , , PG1_ram_block1a24_clock_enable_0);
PG1_ram_block1a24_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a24_PORT_A_address_reg = DFFE(PG1_ram_block1a24_PORT_A_address, PG1_ram_block1a24_clock_0, , , PG1_ram_block1a24_clock_enable_0);
PG1_ram_block1a24_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a24_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a24_PORT_A_write_enable, PG1_ram_block1a24_clock_0, , , PG1_ram_block1a24_clock_enable_0);
PG1_ram_block1a24_PORT_A_read_enable = GC1L3;
PG1_ram_block1a24_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a24_PORT_A_read_enable, PG1_ram_block1a24_clock_0, , , PG1_ram_block1a24_clock_enable_0);
PG1_ram_block1a24_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a24_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a24_PORT_A_byte_mask, PG1_ram_block1a24_clock_0, , , PG1_ram_block1a24_clock_enable_0);
PG1_ram_block1a24_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a24_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a24_PORT_A_data_out = MEMORY(PG1_ram_block1a24_PORT_A_data_in_reg, , PG1_ram_block1a24_PORT_A_address_reg, , PG1_ram_block1a24_PORT_A_write_enable_reg, PG1_ram_block1a24_PORT_A_read_enable_reg, , , PG1_ram_block1a24_PORT_A_byte_mask_reg, , PG1_ram_block1a24_clock_0, , PG1_ram_block1a24_clock_enable_0, , , , , );
PG1_ram_block1a24 = PG1_ram_block1a24_PORT_A_data_out[0];


--PG1_ram_block1a57 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a57 at M10K_X49_Y15_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a57_PORT_A_data_in = GE2L47;
PG1_ram_block1a57_PORT_A_data_in_reg = DFFE(PG1_ram_block1a57_PORT_A_data_in, PG1_ram_block1a57_clock_0, , , PG1_ram_block1a57_clock_enable_0);
PG1_ram_block1a57_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a57_PORT_A_address_reg = DFFE(PG1_ram_block1a57_PORT_A_address, PG1_ram_block1a57_clock_0, , , PG1_ram_block1a57_clock_enable_0);
PG1_ram_block1a57_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a57_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a57_PORT_A_write_enable, PG1_ram_block1a57_clock_0, , , PG1_ram_block1a57_clock_enable_0);
PG1_ram_block1a57_PORT_A_read_enable = GC1L3;
PG1_ram_block1a57_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a57_PORT_A_read_enable, PG1_ram_block1a57_clock_0, , , PG1_ram_block1a57_clock_enable_0);
PG1_ram_block1a57_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a57_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a57_PORT_A_byte_mask, PG1_ram_block1a57_clock_0, , , PG1_ram_block1a57_clock_enable_0);
PG1_ram_block1a57_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a57_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a57_PORT_A_data_out = MEMORY(PG1_ram_block1a57_PORT_A_data_in_reg, , PG1_ram_block1a57_PORT_A_address_reg, , PG1_ram_block1a57_PORT_A_write_enable_reg, PG1_ram_block1a57_PORT_A_read_enable_reg, , , PG1_ram_block1a57_PORT_A_byte_mask_reg, , PG1_ram_block1a57_clock_0, , PG1_ram_block1a57_clock_enable_0, , , , , );
PG1_ram_block1a57 = PG1_ram_block1a57_PORT_A_data_out[0];


--PG1_ram_block1a25 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a25 at M10K_X49_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a25_PORT_A_data_in = GE2L47;
PG1_ram_block1a25_PORT_A_data_in_reg = DFFE(PG1_ram_block1a25_PORT_A_data_in, PG1_ram_block1a25_clock_0, , , PG1_ram_block1a25_clock_enable_0);
PG1_ram_block1a25_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a25_PORT_A_address_reg = DFFE(PG1_ram_block1a25_PORT_A_address, PG1_ram_block1a25_clock_0, , , PG1_ram_block1a25_clock_enable_0);
PG1_ram_block1a25_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a25_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a25_PORT_A_write_enable, PG1_ram_block1a25_clock_0, , , PG1_ram_block1a25_clock_enable_0);
PG1_ram_block1a25_PORT_A_read_enable = GC1L3;
PG1_ram_block1a25_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a25_PORT_A_read_enable, PG1_ram_block1a25_clock_0, , , PG1_ram_block1a25_clock_enable_0);
PG1_ram_block1a25_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a25_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a25_PORT_A_byte_mask, PG1_ram_block1a25_clock_0, , , PG1_ram_block1a25_clock_enable_0);
PG1_ram_block1a25_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a25_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a25_PORT_A_data_out = MEMORY(PG1_ram_block1a25_PORT_A_data_in_reg, , PG1_ram_block1a25_PORT_A_address_reg, , PG1_ram_block1a25_PORT_A_write_enable_reg, PG1_ram_block1a25_PORT_A_read_enable_reg, , , PG1_ram_block1a25_PORT_A_byte_mask_reg, , PG1_ram_block1a25_clock_0, , PG1_ram_block1a25_clock_enable_0, , , , , );
PG1_ram_block1a25 = PG1_ram_block1a25_PORT_A_data_out[0];


--PG1_ram_block1a49 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a49 at M10K_X38_Y16_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a49_PORT_A_data_in = GE2L48;
PG1_ram_block1a49_PORT_A_data_in_reg = DFFE(PG1_ram_block1a49_PORT_A_data_in, PG1_ram_block1a49_clock_0, , , PG1_ram_block1a49_clock_enable_0);
PG1_ram_block1a49_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a49_PORT_A_address_reg = DFFE(PG1_ram_block1a49_PORT_A_address, PG1_ram_block1a49_clock_0, , , PG1_ram_block1a49_clock_enable_0);
PG1_ram_block1a49_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a49_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a49_PORT_A_write_enable, PG1_ram_block1a49_clock_0, , , PG1_ram_block1a49_clock_enable_0);
PG1_ram_block1a49_PORT_A_read_enable = GC1L3;
PG1_ram_block1a49_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a49_PORT_A_read_enable, PG1_ram_block1a49_clock_0, , , PG1_ram_block1a49_clock_enable_0);
PG1_ram_block1a49_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a49_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a49_PORT_A_byte_mask, PG1_ram_block1a49_clock_0, , , PG1_ram_block1a49_clock_enable_0);
PG1_ram_block1a49_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a49_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a49_PORT_A_data_out = MEMORY(PG1_ram_block1a49_PORT_A_data_in_reg, , PG1_ram_block1a49_PORT_A_address_reg, , PG1_ram_block1a49_PORT_A_write_enable_reg, PG1_ram_block1a49_PORT_A_read_enable_reg, , , PG1_ram_block1a49_PORT_A_byte_mask_reg, , PG1_ram_block1a49_clock_0, , PG1_ram_block1a49_clock_enable_0, , , , , );
PG1_ram_block1a49 = PG1_ram_block1a49_PORT_A_data_out[0];


--PG1_ram_block1a17 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a17 at M10K_X41_Y16_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a17_PORT_A_data_in = GE2L48;
PG1_ram_block1a17_PORT_A_data_in_reg = DFFE(PG1_ram_block1a17_PORT_A_data_in, PG1_ram_block1a17_clock_0, , , PG1_ram_block1a17_clock_enable_0);
PG1_ram_block1a17_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a17_PORT_A_address_reg = DFFE(PG1_ram_block1a17_PORT_A_address, PG1_ram_block1a17_clock_0, , , PG1_ram_block1a17_clock_enable_0);
PG1_ram_block1a17_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a17_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a17_PORT_A_write_enable, PG1_ram_block1a17_clock_0, , , PG1_ram_block1a17_clock_enable_0);
PG1_ram_block1a17_PORT_A_read_enable = GC1L3;
PG1_ram_block1a17_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a17_PORT_A_read_enable, PG1_ram_block1a17_clock_0, , , PG1_ram_block1a17_clock_enable_0);
PG1_ram_block1a17_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a17_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a17_PORT_A_byte_mask, PG1_ram_block1a17_clock_0, , , PG1_ram_block1a17_clock_enable_0);
PG1_ram_block1a17_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a17_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a17_PORT_A_data_out = MEMORY(PG1_ram_block1a17_PORT_A_data_in_reg, , PG1_ram_block1a17_PORT_A_address_reg, , PG1_ram_block1a17_PORT_A_write_enable_reg, PG1_ram_block1a17_PORT_A_read_enable_reg, , , PG1_ram_block1a17_PORT_A_byte_mask_reg, , PG1_ram_block1a17_clock_0, , PG1_ram_block1a17_clock_enable_0, , , , , );
PG1_ram_block1a17 = PG1_ram_block1a17_PORT_A_data_out[0];


--PG1_ram_block1a51 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a51 at M10K_X58_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a51_PORT_A_data_in = GE2L49;
PG1_ram_block1a51_PORT_A_data_in_reg = DFFE(PG1_ram_block1a51_PORT_A_data_in, PG1_ram_block1a51_clock_0, , , PG1_ram_block1a51_clock_enable_0);
PG1_ram_block1a51_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a51_PORT_A_address_reg = DFFE(PG1_ram_block1a51_PORT_A_address, PG1_ram_block1a51_clock_0, , , PG1_ram_block1a51_clock_enable_0);
PG1_ram_block1a51_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a51_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a51_PORT_A_write_enable, PG1_ram_block1a51_clock_0, , , PG1_ram_block1a51_clock_enable_0);
PG1_ram_block1a51_PORT_A_read_enable = GC1L3;
PG1_ram_block1a51_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a51_PORT_A_read_enable, PG1_ram_block1a51_clock_0, , , PG1_ram_block1a51_clock_enable_0);
PG1_ram_block1a51_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a51_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a51_PORT_A_byte_mask, PG1_ram_block1a51_clock_0, , , PG1_ram_block1a51_clock_enable_0);
PG1_ram_block1a51_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a51_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a51_PORT_A_data_out = MEMORY(PG1_ram_block1a51_PORT_A_data_in_reg, , PG1_ram_block1a51_PORT_A_address_reg, , PG1_ram_block1a51_PORT_A_write_enable_reg, PG1_ram_block1a51_PORT_A_read_enable_reg, , , PG1_ram_block1a51_PORT_A_byte_mask_reg, , PG1_ram_block1a51_clock_0, , PG1_ram_block1a51_clock_enable_0, , , , , );
PG1_ram_block1a51 = PG1_ram_block1a51_PORT_A_data_out[0];


--PG1_ram_block1a19 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a19 at M10K_X58_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a19_PORT_A_data_in = GE2L49;
PG1_ram_block1a19_PORT_A_data_in_reg = DFFE(PG1_ram_block1a19_PORT_A_data_in, PG1_ram_block1a19_clock_0, , , PG1_ram_block1a19_clock_enable_0);
PG1_ram_block1a19_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a19_PORT_A_address_reg = DFFE(PG1_ram_block1a19_PORT_A_address, PG1_ram_block1a19_clock_0, , , PG1_ram_block1a19_clock_enable_0);
PG1_ram_block1a19_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a19_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a19_PORT_A_write_enable, PG1_ram_block1a19_clock_0, , , PG1_ram_block1a19_clock_enable_0);
PG1_ram_block1a19_PORT_A_read_enable = GC1L3;
PG1_ram_block1a19_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a19_PORT_A_read_enable, PG1_ram_block1a19_clock_0, , , PG1_ram_block1a19_clock_enable_0);
PG1_ram_block1a19_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a19_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a19_PORT_A_byte_mask, PG1_ram_block1a19_clock_0, , , PG1_ram_block1a19_clock_enable_0);
PG1_ram_block1a19_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a19_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a19_PORT_A_data_out = MEMORY(PG1_ram_block1a19_PORT_A_data_in_reg, , PG1_ram_block1a19_PORT_A_address_reg, , PG1_ram_block1a19_PORT_A_write_enable_reg, PG1_ram_block1a19_PORT_A_read_enable_reg, , , PG1_ram_block1a19_PORT_A_byte_mask_reg, , PG1_ram_block1a19_clock_0, , PG1_ram_block1a19_clock_enable_0, , , , , );
PG1_ram_block1a19 = PG1_ram_block1a19_PORT_A_data_out[0];


--PG1_ram_block1a50 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a50 at M10K_X38_Y17_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a50_PORT_A_data_in = GE2L50;
PG1_ram_block1a50_PORT_A_data_in_reg = DFFE(PG1_ram_block1a50_PORT_A_data_in, PG1_ram_block1a50_clock_0, , , PG1_ram_block1a50_clock_enable_0);
PG1_ram_block1a50_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a50_PORT_A_address_reg = DFFE(PG1_ram_block1a50_PORT_A_address, PG1_ram_block1a50_clock_0, , , PG1_ram_block1a50_clock_enable_0);
PG1_ram_block1a50_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a50_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a50_PORT_A_write_enable, PG1_ram_block1a50_clock_0, , , PG1_ram_block1a50_clock_enable_0);
PG1_ram_block1a50_PORT_A_read_enable = GC1L3;
PG1_ram_block1a50_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a50_PORT_A_read_enable, PG1_ram_block1a50_clock_0, , , PG1_ram_block1a50_clock_enable_0);
PG1_ram_block1a50_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a50_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a50_PORT_A_byte_mask, PG1_ram_block1a50_clock_0, , , PG1_ram_block1a50_clock_enable_0);
PG1_ram_block1a50_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a50_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a50_PORT_A_data_out = MEMORY(PG1_ram_block1a50_PORT_A_data_in_reg, , PG1_ram_block1a50_PORT_A_address_reg, , PG1_ram_block1a50_PORT_A_write_enable_reg, PG1_ram_block1a50_PORT_A_read_enable_reg, , , PG1_ram_block1a50_PORT_A_byte_mask_reg, , PG1_ram_block1a50_clock_0, , PG1_ram_block1a50_clock_enable_0, , , , , );
PG1_ram_block1a50 = PG1_ram_block1a50_PORT_A_data_out[0];


--PG1_ram_block1a18 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a18 at M10K_X41_Y18_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a18_PORT_A_data_in = GE2L50;
PG1_ram_block1a18_PORT_A_data_in_reg = DFFE(PG1_ram_block1a18_PORT_A_data_in, PG1_ram_block1a18_clock_0, , , PG1_ram_block1a18_clock_enable_0);
PG1_ram_block1a18_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a18_PORT_A_address_reg = DFFE(PG1_ram_block1a18_PORT_A_address, PG1_ram_block1a18_clock_0, , , PG1_ram_block1a18_clock_enable_0);
PG1_ram_block1a18_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a18_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a18_PORT_A_write_enable, PG1_ram_block1a18_clock_0, , , PG1_ram_block1a18_clock_enable_0);
PG1_ram_block1a18_PORT_A_read_enable = GC1L3;
PG1_ram_block1a18_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a18_PORT_A_read_enable, PG1_ram_block1a18_clock_0, , , PG1_ram_block1a18_clock_enable_0);
PG1_ram_block1a18_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a18_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a18_PORT_A_byte_mask, PG1_ram_block1a18_clock_0, , , PG1_ram_block1a18_clock_enable_0);
PG1_ram_block1a18_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a18_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a18_PORT_A_data_out = MEMORY(PG1_ram_block1a18_PORT_A_data_in_reg, , PG1_ram_block1a18_PORT_A_address_reg, , PG1_ram_block1a18_PORT_A_write_enable_reg, PG1_ram_block1a18_PORT_A_read_enable_reg, , , PG1_ram_block1a18_PORT_A_byte_mask_reg, , PG1_ram_block1a18_clock_0, , PG1_ram_block1a18_clock_enable_0, , , , , );
PG1_ram_block1a18 = PG1_ram_block1a18_PORT_A_data_out[0];


--PG1_ram_block1a52 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a52 at M10K_X41_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a52_PORT_A_data_in = GE2L51;
PG1_ram_block1a52_PORT_A_data_in_reg = DFFE(PG1_ram_block1a52_PORT_A_data_in, PG1_ram_block1a52_clock_0, , , PG1_ram_block1a52_clock_enable_0);
PG1_ram_block1a52_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a52_PORT_A_address_reg = DFFE(PG1_ram_block1a52_PORT_A_address, PG1_ram_block1a52_clock_0, , , PG1_ram_block1a52_clock_enable_0);
PG1_ram_block1a52_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a52_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a52_PORT_A_write_enable, PG1_ram_block1a52_clock_0, , , PG1_ram_block1a52_clock_enable_0);
PG1_ram_block1a52_PORT_A_read_enable = GC1L3;
PG1_ram_block1a52_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a52_PORT_A_read_enable, PG1_ram_block1a52_clock_0, , , PG1_ram_block1a52_clock_enable_0);
PG1_ram_block1a52_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a52_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a52_PORT_A_byte_mask, PG1_ram_block1a52_clock_0, , , PG1_ram_block1a52_clock_enable_0);
PG1_ram_block1a52_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a52_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a52_PORT_A_data_out = MEMORY(PG1_ram_block1a52_PORT_A_data_in_reg, , PG1_ram_block1a52_PORT_A_address_reg, , PG1_ram_block1a52_PORT_A_write_enable_reg, PG1_ram_block1a52_PORT_A_read_enable_reg, , , PG1_ram_block1a52_PORT_A_byte_mask_reg, , PG1_ram_block1a52_clock_0, , PG1_ram_block1a52_clock_enable_0, , , , , );
PG1_ram_block1a52 = PG1_ram_block1a52_PORT_A_data_out[0];


--PG1_ram_block1a20 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a20 at M10K_X38_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a20_PORT_A_data_in = GE2L51;
PG1_ram_block1a20_PORT_A_data_in_reg = DFFE(PG1_ram_block1a20_PORT_A_data_in, PG1_ram_block1a20_clock_0, , , PG1_ram_block1a20_clock_enable_0);
PG1_ram_block1a20_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a20_PORT_A_address_reg = DFFE(PG1_ram_block1a20_PORT_A_address, PG1_ram_block1a20_clock_0, , , PG1_ram_block1a20_clock_enable_0);
PG1_ram_block1a20_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a20_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a20_PORT_A_write_enable, PG1_ram_block1a20_clock_0, , , PG1_ram_block1a20_clock_enable_0);
PG1_ram_block1a20_PORT_A_read_enable = GC1L3;
PG1_ram_block1a20_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a20_PORT_A_read_enable, PG1_ram_block1a20_clock_0, , , PG1_ram_block1a20_clock_enable_0);
PG1_ram_block1a20_PORT_A_byte_mask = GE2_src_data[34];
PG1_ram_block1a20_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a20_PORT_A_byte_mask, PG1_ram_block1a20_clock_0, , , PG1_ram_block1a20_clock_enable_0);
PG1_ram_block1a20_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a20_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a20_PORT_A_data_out = MEMORY(PG1_ram_block1a20_PORT_A_data_in_reg, , PG1_ram_block1a20_PORT_A_address_reg, , PG1_ram_block1a20_PORT_A_write_enable_reg, PG1_ram_block1a20_PORT_A_read_enable_reg, , , PG1_ram_block1a20_PORT_A_byte_mask_reg, , PG1_ram_block1a20_clock_0, , PG1_ram_block1a20_clock_enable_0, , , , , );
PG1_ram_block1a20 = PG1_ram_block1a20_PORT_A_data_out[0];


--PG1_ram_block1a38 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a38 at M10K_X58_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a38_PORT_A_data_in = GE2L52;
PG1_ram_block1a38_PORT_A_data_in_reg = DFFE(PG1_ram_block1a38_PORT_A_data_in, PG1_ram_block1a38_clock_0, , , PG1_ram_block1a38_clock_enable_0);
PG1_ram_block1a38_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a38_PORT_A_address_reg = DFFE(PG1_ram_block1a38_PORT_A_address, PG1_ram_block1a38_clock_0, , , PG1_ram_block1a38_clock_enable_0);
PG1_ram_block1a38_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a38_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a38_PORT_A_write_enable, PG1_ram_block1a38_clock_0, , , PG1_ram_block1a38_clock_enable_0);
PG1_ram_block1a38_PORT_A_read_enable = GC1L3;
PG1_ram_block1a38_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a38_PORT_A_read_enable, PG1_ram_block1a38_clock_0, , , PG1_ram_block1a38_clock_enable_0);
PG1_ram_block1a38_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a38_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a38_PORT_A_byte_mask, PG1_ram_block1a38_clock_0, , , PG1_ram_block1a38_clock_enable_0);
PG1_ram_block1a38_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a38_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a38_PORT_A_data_out = MEMORY(PG1_ram_block1a38_PORT_A_data_in_reg, , PG1_ram_block1a38_PORT_A_address_reg, , PG1_ram_block1a38_PORT_A_write_enable_reg, PG1_ram_block1a38_PORT_A_read_enable_reg, , , PG1_ram_block1a38_PORT_A_byte_mask_reg, , PG1_ram_block1a38_clock_0, , PG1_ram_block1a38_clock_enable_0, , , , , );
PG1_ram_block1a38 = PG1_ram_block1a38_PORT_A_data_out[0];


--PG1_ram_block1a6 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a6 at M10K_X49_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a6_PORT_A_data_in = GE2L52;
PG1_ram_block1a6_PORT_A_data_in_reg = DFFE(PG1_ram_block1a6_PORT_A_data_in, PG1_ram_block1a6_clock_0, , , PG1_ram_block1a6_clock_enable_0);
PG1_ram_block1a6_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a6_PORT_A_address_reg = DFFE(PG1_ram_block1a6_PORT_A_address, PG1_ram_block1a6_clock_0, , , PG1_ram_block1a6_clock_enable_0);
PG1_ram_block1a6_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a6_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a6_PORT_A_write_enable, PG1_ram_block1a6_clock_0, , , PG1_ram_block1a6_clock_enable_0);
PG1_ram_block1a6_PORT_A_read_enable = GC1L3;
PG1_ram_block1a6_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a6_PORT_A_read_enable, PG1_ram_block1a6_clock_0, , , PG1_ram_block1a6_clock_enable_0);
PG1_ram_block1a6_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a6_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a6_PORT_A_byte_mask, PG1_ram_block1a6_clock_0, , , PG1_ram_block1a6_clock_enable_0);
PG1_ram_block1a6_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a6_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a6_PORT_A_data_out = MEMORY(PG1_ram_block1a6_PORT_A_data_in_reg, , PG1_ram_block1a6_PORT_A_address_reg, , PG1_ram_block1a6_PORT_A_write_enable_reg, PG1_ram_block1a6_PORT_A_read_enable_reg, , , PG1_ram_block1a6_PORT_A_byte_mask_reg, , PG1_ram_block1a6_clock_0, , PG1_ram_block1a6_clock_enable_0, , , , , );
PG1_ram_block1a6 = PG1_ram_block1a6_PORT_A_data_out[0];


--PG1_ram_block1a39 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a39 at M10K_X41_Y17_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a39_PORT_A_data_in = GE2L53;
PG1_ram_block1a39_PORT_A_data_in_reg = DFFE(PG1_ram_block1a39_PORT_A_data_in, PG1_ram_block1a39_clock_0, , , PG1_ram_block1a39_clock_enable_0);
PG1_ram_block1a39_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a39_PORT_A_address_reg = DFFE(PG1_ram_block1a39_PORT_A_address, PG1_ram_block1a39_clock_0, , , PG1_ram_block1a39_clock_enable_0);
PG1_ram_block1a39_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a39_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a39_PORT_A_write_enable, PG1_ram_block1a39_clock_0, , , PG1_ram_block1a39_clock_enable_0);
PG1_ram_block1a39_PORT_A_read_enable = GC1L3;
PG1_ram_block1a39_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a39_PORT_A_read_enable, PG1_ram_block1a39_clock_0, , , PG1_ram_block1a39_clock_enable_0);
PG1_ram_block1a39_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a39_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a39_PORT_A_byte_mask, PG1_ram_block1a39_clock_0, , , PG1_ram_block1a39_clock_enable_0);
PG1_ram_block1a39_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a39_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a39_PORT_A_data_out = MEMORY(PG1_ram_block1a39_PORT_A_data_in_reg, , PG1_ram_block1a39_PORT_A_address_reg, , PG1_ram_block1a39_PORT_A_write_enable_reg, PG1_ram_block1a39_PORT_A_read_enable_reg, , , PG1_ram_block1a39_PORT_A_byte_mask_reg, , PG1_ram_block1a39_clock_0, , PG1_ram_block1a39_clock_enable_0, , , , , );
PG1_ram_block1a39 = PG1_ram_block1a39_PORT_A_data_out[0];


--PG1_ram_block1a7 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a7 at M10K_X49_Y18_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a7_PORT_A_data_in = GE2L53;
PG1_ram_block1a7_PORT_A_data_in_reg = DFFE(PG1_ram_block1a7_PORT_A_data_in, PG1_ram_block1a7_clock_0, , , PG1_ram_block1a7_clock_enable_0);
PG1_ram_block1a7_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a7_PORT_A_address_reg = DFFE(PG1_ram_block1a7_PORT_A_address, PG1_ram_block1a7_clock_0, , , PG1_ram_block1a7_clock_enable_0);
PG1_ram_block1a7_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a7_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a7_PORT_A_write_enable, PG1_ram_block1a7_clock_0, , , PG1_ram_block1a7_clock_enable_0);
PG1_ram_block1a7_PORT_A_read_enable = GC1L3;
PG1_ram_block1a7_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a7_PORT_A_read_enable, PG1_ram_block1a7_clock_0, , , PG1_ram_block1a7_clock_enable_0);
PG1_ram_block1a7_PORT_A_byte_mask = GE2_src_data[32];
PG1_ram_block1a7_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a7_PORT_A_byte_mask, PG1_ram_block1a7_clock_0, , , PG1_ram_block1a7_clock_enable_0);
PG1_ram_block1a7_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a7_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a7_PORT_A_data_out = MEMORY(PG1_ram_block1a7_PORT_A_data_in_reg, , PG1_ram_block1a7_PORT_A_address_reg, , PG1_ram_block1a7_PORT_A_write_enable_reg, PG1_ram_block1a7_PORT_A_read_enable_reg, , , PG1_ram_block1a7_PORT_A_byte_mask_reg, , PG1_ram_block1a7_clock_0, , PG1_ram_block1a7_clock_enable_0, , , , , );
PG1_ram_block1a7 = PG1_ram_block1a7_PORT_A_data_out[0];


--JF1_E_shift_rot_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X40_Y3_N22
--register power-up is low

JF1_E_shift_rot_result[0] = DFFEAS(JF1L488, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[0],  ,  , JF1_E_new_inst);


--JE1_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[0] at FF_X29_Y10_N52
--register power-up is low

JE1_data_reg[0] = DFFEAS(JE1L20, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0] at FF_X30_Y8_N2
--register power-up is low

JE2_data_reg[0] = DFFEAS(JE2L19, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--AE3_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X30_Y10_N41
--register power-up is low

AE3_av_readdata_pre[0] = DFFEAS(AE3L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[0],  ,  , CC1_read_0);


--YB1_readdata[0] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[0] at FF_X29_Y11_N49
--register power-up is low

YB1_readdata[0] = DFFEAS(YB1L61, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , KC1_r_sync_rst,  );


--ZB1_readdata[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[0] at FF_X31_Y14_N49
--register power-up is low

ZB1_readdata[0] = DFFEAS(ZB1L89, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--JE1_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[2] at FF_X31_Y10_N37
--register power-up is low

JE1_data_reg[2] = DFFEAS(JE1L21, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2] at FF_X30_Y8_N11
--register power-up is low

JE2_data_reg[2] = DFFEAS(JE2L20, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--AE3_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X30_Y10_N58
--register power-up is low

AE3_av_readdata_pre[2] = DFFEAS(AE3L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[2],  ,  , CC1_read_0);


--YB1_readdata[2] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[2] at FF_X29_Y11_N19
--register power-up is low

YB1_readdata[2] = DFFEAS(YB1L62, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , KC1_r_sync_rst,  );


--ZB1_readdata[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[2] at FF_X33_Y12_N34
--register power-up is low

ZB1_readdata[2] = DFFEAS(ZB1L91, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--JE1_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[10] at FF_X30_Y7_N17
--register power-up is low

JE1_data_reg[10] = DFFEAS(JE1L22, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10] at FF_X30_Y8_N50
--register power-up is low

JE2_data_reg[10] = DFFEAS(JE2L21, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[10] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[10] at FF_X28_Y12_N17
--register power-up is low

YB1_readdata[10] = DFFEAS(YB1L63, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--JF1_av_ld_byte3_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X33_Y8_N13
--register power-up is low

JF1_av_ld_byte3_data[3] = DFFEAS(TE1L92, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--JF1_W_alu_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X39_Y4_N47
--register power-up is low

JF1_W_alu_result[27] = DFFEAS(JF1L382, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JE1_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[3] at FF_X31_Y10_N44
--register power-up is low

JE1_data_reg[3] = DFFEAS(JE1L23, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3] at FF_X30_Y8_N5
--register power-up is low

JE2_data_reg[3] = DFFEAS(JE2L22, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--AE3_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X30_Y10_N55
--register power-up is low

AE3_av_readdata_pre[3] = DFFEAS(AE3L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[3],  ,  , CC1_read_0);


--YB1_readdata[3] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[3] at FF_X29_Y11_N1
--register power-up is low

YB1_readdata[3] = DFFEAS(YB1L64, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , KC1_r_sync_rst,  );


--JE1_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[11] at FF_X29_Y10_N19
--register power-up is low

JE1_data_reg[11] = DFFEAS(JE1L24, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11] at FF_X31_Y9_N29
--register power-up is low

JE2_data_reg[11] = DFFEAS(JE2L23, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[11] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[11] at FF_X28_Y12_N7
--register power-up is low

YB1_readdata[11] = DFFEAS(YB1L65, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--JF1_av_ld_byte3_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X35_Y10_N4
--register power-up is low

JF1_av_ld_byte3_data[4] = DFFEAS(TE1L93, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--JF1_W_alu_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X39_Y4_N38
--register power-up is low

JF1_W_alu_result[28] = DFFEAS(JF1L383, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JE1_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[4] at FF_X29_Y10_N38
--register power-up is low

JE1_data_reg[4] = DFFEAS(JE1L25, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4] at FF_X34_Y9_N41
--register power-up is low

JE2_data_reg[4] = DFFEAS(JE2L24, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[4] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[4] at FF_X28_Y12_N40
--register power-up is low

YB1_readdata[4] = DFFEAS(YB1L66, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--AE3_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X30_Y10_N50
--register power-up is low

AE3_av_readdata_pre[4] = DFFEAS(AE3L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[4],  ,  , CC1_read_0);


--JE1_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[12] at FF_X30_Y7_N58
--register power-up is low

JE1_data_reg[12] = DFFEAS(JE1L26, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12] at FF_X34_Y9_N20
--register power-up is low

JE2_data_reg[12] = DFFEAS(JE2L25, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[12] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[12] at FF_X28_Y12_N31
--register power-up is low

YB1_readdata[12] = DFFEAS(YB1L67, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--JF1_av_ld_byte3_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X33_Y8_N55
--register power-up is low

JF1_av_ld_byte3_data[5] = DFFEAS(TE1L94, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--JF1_W_alu_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X39_Y4_N43
--register power-up is low

JF1_W_alu_result[29] = DFFEAS(JF1L384, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JE1_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[5] at FF_X29_Y10_N8
--register power-up is low

JE1_data_reg[5] = DFFEAS(JE1L27, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5] at FF_X30_Y8_N35
--register power-up is low

JE2_data_reg[5] = DFFEAS(JE2L26, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[5] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[5] at FF_X28_Y12_N25
--register power-up is low

YB1_readdata[5] = DFFEAS(YB1L68, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--AE3_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X30_Y10_N53
--register power-up is low

AE3_av_readdata_pre[5] = DFFEAS(AE3L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[5],  ,  , CC1_read_0);


--JE1_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[13] at FF_X29_Y10_N40
--register power-up is low

JE1_data_reg[13] = DFFEAS(JE1L28, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13] at FF_X31_Y9_N8
--register power-up is low

JE2_data_reg[13] = DFFEAS(JE2L27, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[13] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[13] at FF_X28_Y12_N46
--register power-up is low

YB1_readdata[13] = DFFEAS(YB1L69, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--JF1_av_ld_byte3_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X33_Y8_N25
--register power-up is low

JF1_av_ld_byte3_data[6] = DFFEAS(TE1L95, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--JF1_W_alu_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X39_Y4_N11
--register power-up is low

JF1_W_alu_result[30] = DFFEAS(JF1L385, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JE1_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[6] at FF_X29_Y10_N17
--register power-up is low

JE1_data_reg[6] = DFFEAS(JE1L29, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6] at FF_X34_Y9_N28
--register power-up is low

JE2_data_reg[6] = DFFEAS(JE2L28, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[6] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[6] at FF_X28_Y12_N49
--register power-up is low

YB1_readdata[6] = DFFEAS(YB1L70, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--AE3_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X30_Y10_N8
--register power-up is low

AE3_av_readdata_pre[6] = DFFEAS(AE3L15, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[6],  ,  , CC1_read_0);


--JE1_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[14] at FF_X31_Y10_N53
--register power-up is low

JE1_data_reg[14] = DFFEAS(JE1L30, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14] at FF_X34_Y9_N8
--register power-up is low

JE2_data_reg[14] = DFFEAS(JE2L29, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[14] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[14] at FF_X28_Y12_N52
--register power-up is low

YB1_readdata[14] = DFFEAS(YB1L71, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--JF1_av_ld_byte3_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X33_Y8_N32
--register power-up is low

JF1_av_ld_byte3_data[7] = DFFEAS(TE1L96, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--JF1_W_alu_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X39_Y4_N29
--register power-up is low

JF1_W_alu_result[31] = DFFEAS(JF1L386, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JE1_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[7] at FF_X28_Y8_N50
--register power-up is low

JE1_data_reg[7] = DFFEAS(JE1L31, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7] at FF_X30_Y8_N25
--register power-up is low

JE2_data_reg[7] = DFFEAS(JE2L30, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--AE3_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X30_Y10_N10
--register power-up is low

AE3_av_readdata_pre[7] = DFFEAS(AE3L17, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[7],  ,  , CC1_read_0);


--YB1_readdata[7] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7] at FF_X28_Y12_N56
--register power-up is low

YB1_readdata[7] = DFFEAS(YB1L72, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--JE1_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[15] at FF_X30_Y7_N5
--register power-up is low

JE1_data_reg[15] = DFFEAS(JE1L32, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15] at FF_X34_Y9_N53
--register power-up is low

JE2_data_reg[15] = DFFEAS(JE2L31, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[15] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15] at FF_X28_Y12_N58
--register power-up is low

YB1_readdata[15] = DFFEAS(YB1L73, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , YB1L35,  );


--JE1_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[1] at FF_X28_Y8_N35
--register power-up is low

JE1_data_reg[1] = DFFEAS(JE1L33, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1] at FF_X30_Y8_N20
--register power-up is low

JE2_data_reg[1] = DFFEAS(JE2L32, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[1] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1] at FF_X28_Y11_N25
--register power-up is low

YB1_readdata[1] = DFFEAS(YB1L74, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , KC1_r_sync_rst,  );


--ZB1_readdata[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[1] at FF_X33_Y12_N31
--register power-up is low

ZB1_readdata[1] = DFFEAS(ZB1L97, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--AE3_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X30_Y10_N25
--register power-up is low

AE3_av_readdata_pre[1] = DFFEAS(AE3L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , VD2_q_b[1],  ,  , CC1_read_0);


--JE1_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[8] at FF_X31_Y10_N7
--register power-up is low

JE1_data_reg[8] = DFFEAS(JE1L34, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8] at FF_X31_Y9_N40
--register power-up is low

JE2_data_reg[8] = DFFEAS(JE2L33, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[8] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[8] at FF_X29_Y11_N46
--register power-up is low

YB1_readdata[8] = DFFEAS(YB1L75, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , KC1_r_sync_rst,  );


--ZB1_readdata[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[8] at FF_X34_Y12_N26
--register power-up is low

ZB1_readdata[8] = DFFEAS(ZB1L100, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--JE1_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg[9] at FF_X30_Y7_N32
--register power-up is low

JE1_data_reg[9] = DFFEAS(JE1L35, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4_rp_valid,  ,  , JE1L2,  );


--JE2_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9] at FF_X30_Y8_N14
--register power-up is low

JE2_data_reg[9] = DFFEAS(JE2L34, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9_rp_valid,  ,  , JE2L1,  );


--YB1_readdata[9] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[9] at FF_X28_Y11_N43
--register power-up is low

YB1_readdata[9] = DFFEAS(YB1L76, GLOBAL(VG1L41),  ,  , YB1L28,  ,  , KC1_r_sync_rst,  );


--PD1_count[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X22_Y7_N19
--register power-up is low

PD1_count[0] = AMPP_FUNCTION(A1L6, PD1L19, !Q1_clr_reg, !S1_state[4], PD1L62);


--PD1_td_shift[10] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X22_Y7_N26
--register power-up is low

PD1_td_shift[10] = AMPP_FUNCTION(A1L6, A1L7, !Q1_clr_reg, !S1_state[4], GND, PD1L62);


--PD1_count[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X21_Y7_N4
--register power-up is low

PD1_count[8] = AMPP_FUNCTION(A1L6, PD1_count[7], !Q1_clr_reg, !S1_state[4], GND, PD1L62);


--EG1_sr[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X17_Y5_N59
--register power-up is low

EG1_sr[3] = DFFEAS(EG1L60, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--SF1_break_readreg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X16_Y5_N28
--register power-up is low

SF1_break_readreg[1] = DFFEAS(SF1L5, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--BG1_MonAReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X24_Y5_N8
--register power-up is low

BG1_MonAReg[4] = DFFEAS(BG1L11, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[28],  ,  , DG1_take_action_ocimem_a);


--BG1_MonAReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X24_Y5_N5
--register power-up is low

BG1_MonAReg[3] = DFFEAS(BG1L15, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[27],  ,  , DG1_take_action_ocimem_a);


--BG1_MonAReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X24_Y5_N1
--register power-up is low

BG1_MonAReg[2] = DFFEAS(BG1L19, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[26],  ,  , DG1_take_action_ocimem_a);


--NG1_q_a[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[0] = NG1_q_a[0]_PORT_A_data_out[0];

--NG1_q_a[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[15] = NG1_q_a[0]_PORT_A_data_out[17];

--NG1_q_a[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[14] = NG1_q_a[0]_PORT_A_data_out[16];

--NG1_q_a[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[13] = NG1_q_a[0]_PORT_A_data_out[15];

--NG1_q_a[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[12] = NG1_q_a[0]_PORT_A_data_out[14];

--NG1_q_a[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[11] = NG1_q_a[0]_PORT_A_data_out[13];

--NG1_q_a[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[10] = NG1_q_a[0]_PORT_A_data_out[12];

--NG1_q_a[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[9] = NG1_q_a[0]_PORT_A_data_out[11];

--NG1_q_a[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[8] = NG1_q_a[0]_PORT_A_data_out[10];

--NG1_q_a[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[7] = NG1_q_a[0]_PORT_A_data_out[7];

--NG1_q_a[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[6] = NG1_q_a[0]_PORT_A_data_out[6];

--NG1_q_a[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[5] = NG1_q_a[0]_PORT_A_data_out[5];

--NG1_q_a[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[4] = NG1_q_a[0]_PORT_A_data_out[4];

--NG1_q_a[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[3] = NG1_q_a[0]_PORT_A_data_out[3];

--NG1_q_a[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[2] = NG1_q_a[0]_PORT_A_data_out[2];

--NG1_q_a[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X26_Y6_N0
NG1_q_a[0]_PORT_A_data_in = BUS(BG1L156, BG1L157, BG1L158, BG1L159, BG1L160, BG1L161, BG1L162, BG1L163, , , BG1L164, BG1L165, BG1L166, BG1L167, BG1L168, BG1L169, BG1L170, BG1L171, , );
NG1_q_a[0]_PORT_A_data_in_reg = DFFE(NG1_q_a[0]_PORT_A_data_in, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[0]_PORT_A_address_reg = DFFE(NG1_q_a[0]_PORT_A_address, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_write_enable = BG1L189;
NG1_q_a[0]_PORT_A_write_enable_reg = DFFE(NG1_q_a[0]_PORT_A_write_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_read_enable = !BG1L189;
NG1_q_a[0]_PORT_A_read_enable_reg = DFFE(NG1_q_a[0]_PORT_A_read_enable, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_PORT_A_byte_mask = BUS(BG1L151, BG1L152);
NG1_q_a[0]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[0]_PORT_A_byte_mask, NG1_q_a[0]_clock_0, , , NG1_q_a[0]_clock_enable_0);
NG1_q_a[0]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[0]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[0]_PORT_A_data_out = MEMORY(NG1_q_a[0]_PORT_A_data_in_reg, , NG1_q_a[0]_PORT_A_address_reg, , NG1_q_a[0]_PORT_A_write_enable_reg, NG1_q_a[0]_PORT_A_read_enable_reg, , , NG1_q_a[0]_PORT_A_byte_mask_reg, , NG1_q_a[0]_clock_0, , NG1_q_a[0]_clock_enable_0, , , , , );
NG1_q_a[1] = NG1_q_a[0]_PORT_A_data_out[1];


--ED1_shiftreg_data[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25] at FF_X34_Y13_N19
--register power-up is low

ED1_shiftreg_data[25] = DFFEAS(ED1L73, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[25] at FF_X34_Y15_N53
--register power-up is low

ED1_shiftreg_mask[25] = DFFEAS(ED1L132, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--AD3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X34_Y11_N8
--register power-up is low

AD3_counter_reg_bit[2] = DFFEAS(AD3_counter_comb_bita2, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--AD3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X34_Y11_N5
--register power-up is low

AD3_counter_reg_bit[1] = DFFEAS(AD3_counter_comb_bita1, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--AD3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X34_Y11_N2
--register power-up is low

AD3_counter_reg_bit[0] = DFFEAS(AD3_counter_comb_bita0, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--AD3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X34_Y11_N20
--register power-up is low

AD3_counter_reg_bit[6] = DFFEAS(AD3_counter_comb_bita6, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--AD3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X34_Y11_N17
--register power-up is low

AD3_counter_reg_bit[5] = DFFEAS(AD3_counter_comb_bita5, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--AD3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X34_Y11_N14
--register power-up is low

AD3_counter_reg_bit[4] = DFFEAS(AD3_counter_comb_bita4, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--AD3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X34_Y11_N10
--register power-up is low

AD3_counter_reg_bit[3] = DFFEAS(AD3_counter_comb_bita3, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--BD3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X37_Y14_N30
BD3_counter_comb_bita0_adder_eqn = ( BD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD3_counter_comb_bita0 = SUM(BD3_counter_comb_bita0_adder_eqn);

--BD3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X37_Y14_N30
BD3L4_adder_eqn = ( BD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD3L4 = CARRY(BD3L4_adder_eqn);


--BD3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X37_Y14_N33
BD3_counter_comb_bita1_adder_eqn = ( BD3_counter_reg_bit[1] ) + ( GND ) + ( BD3L4 );
BD3_counter_comb_bita1 = SUM(BD3_counter_comb_bita1_adder_eqn);

--BD3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X37_Y14_N33
BD3L8_adder_eqn = ( BD3_counter_reg_bit[1] ) + ( GND ) + ( BD3L4 );
BD3L8 = CARRY(BD3L8_adder_eqn);


--BD3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X37_Y14_N36
BD3_counter_comb_bita2_adder_eqn = ( BD3_counter_reg_bit[2] ) + ( GND ) + ( BD3L8 );
BD3_counter_comb_bita2 = SUM(BD3_counter_comb_bita2_adder_eqn);

--BD3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X37_Y14_N36
BD3L12_adder_eqn = ( BD3_counter_reg_bit[2] ) + ( GND ) + ( BD3L8 );
BD3L12 = CARRY(BD3L12_adder_eqn);


--BD3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X37_Y14_N39
BD3_counter_comb_bita3_adder_eqn = ( BD3_counter_reg_bit[3] ) + ( GND ) + ( BD3L12 );
BD3_counter_comb_bita3 = SUM(BD3_counter_comb_bita3_adder_eqn);

--BD3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X37_Y14_N39
BD3L16_adder_eqn = ( BD3_counter_reg_bit[3] ) + ( GND ) + ( BD3L12 );
BD3L16 = CARRY(BD3L16_adder_eqn);


--BD3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X37_Y14_N42
BD3_counter_comb_bita4_adder_eqn = ( BD3_counter_reg_bit[4] ) + ( GND ) + ( BD3L16 );
BD3_counter_comb_bita4 = SUM(BD3_counter_comb_bita4_adder_eqn);

--BD3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X37_Y14_N42
BD3L20_adder_eqn = ( BD3_counter_reg_bit[4] ) + ( GND ) + ( BD3L16 );
BD3L20 = CARRY(BD3L20_adder_eqn);


--BD3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X37_Y14_N45
BD3_counter_comb_bita5_adder_eqn = ( BD3_counter_reg_bit[5] ) + ( GND ) + ( BD3L20 );
BD3_counter_comb_bita5 = SUM(BD3_counter_comb_bita5_adder_eqn);

--BD3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X37_Y14_N45
BD3L24_adder_eqn = ( BD3_counter_reg_bit[5] ) + ( GND ) + ( BD3L20 );
BD3L24 = CARRY(BD3L24_adder_eqn);


--BD3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X37_Y14_N48
BD3_counter_comb_bita6_adder_eqn = ( BD3_counter_reg_bit[6] ) + ( GND ) + ( BD3L24 );
BD3_counter_comb_bita6 = SUM(BD3_counter_comb_bita6_adder_eqn);


--ZC3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X36_Y14_N30
ZC3_counter_comb_bita0_adder_eqn = ( ZC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC3_counter_comb_bita0 = SUM(ZC3_counter_comb_bita0_adder_eqn);

--ZC3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X36_Y14_N30
ZC3L4_adder_eqn = ( ZC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC3L4 = CARRY(ZC3L4_adder_eqn);


--ZC3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X36_Y14_N33
ZC3_counter_comb_bita1_adder_eqn = ( ZC3_counter_reg_bit[1] ) + ( GND ) + ( ZC3L4 );
ZC3_counter_comb_bita1 = SUM(ZC3_counter_comb_bita1_adder_eqn);

--ZC3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X36_Y14_N33
ZC3L8_adder_eqn = ( ZC3_counter_reg_bit[1] ) + ( GND ) + ( ZC3L4 );
ZC3L8 = CARRY(ZC3L8_adder_eqn);


--ZC3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X36_Y14_N36
ZC3_counter_comb_bita2_adder_eqn = ( ZC3_counter_reg_bit[2] ) + ( GND ) + ( ZC3L8 );
ZC3_counter_comb_bita2 = SUM(ZC3_counter_comb_bita2_adder_eqn);

--ZC3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X36_Y14_N36
ZC3L12_adder_eqn = ( ZC3_counter_reg_bit[2] ) + ( GND ) + ( ZC3L8 );
ZC3L12 = CARRY(ZC3L12_adder_eqn);


--ZC3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X36_Y14_N39
ZC3_counter_comb_bita3_adder_eqn = ( ZC3_counter_reg_bit[3] ) + ( GND ) + ( ZC3L12 );
ZC3_counter_comb_bita3 = SUM(ZC3_counter_comb_bita3_adder_eqn);

--ZC3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X36_Y14_N39
ZC3L16_adder_eqn = ( ZC3_counter_reg_bit[3] ) + ( GND ) + ( ZC3L12 );
ZC3L16 = CARRY(ZC3L16_adder_eqn);


--ZC3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X36_Y14_N42
ZC3_counter_comb_bita4_adder_eqn = ( ZC3_counter_reg_bit[4] ) + ( GND ) + ( ZC3L16 );
ZC3_counter_comb_bita4 = SUM(ZC3_counter_comb_bita4_adder_eqn);

--ZC3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X36_Y14_N42
ZC3L20_adder_eqn = ( ZC3_counter_reg_bit[4] ) + ( GND ) + ( ZC3L16 );
ZC3L20 = CARRY(ZC3L20_adder_eqn);


--ZC3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X36_Y14_N45
ZC3_counter_comb_bita5_adder_eqn = ( ZC3_counter_reg_bit[5] ) + ( GND ) + ( ZC3L20 );
ZC3_counter_comb_bita5 = SUM(ZC3_counter_comb_bita5_adder_eqn);


--AD4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X35_Y11_N38
--register power-up is low

AD4_counter_reg_bit[2] = DFFEAS(AD4_counter_comb_bita2, GLOBAL(VG1L41),  ,  , AD4L1,  ,  , !YB1L13,  );


--AD4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X35_Y11_N35
--register power-up is low

AD4_counter_reg_bit[1] = DFFEAS(AD4_counter_comb_bita1, GLOBAL(VG1L41),  ,  , AD4L1,  ,  , !YB1L13,  );


--AD4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X35_Y11_N32
--register power-up is low

AD4_counter_reg_bit[0] = DFFEAS(AD4_counter_comb_bita0, GLOBAL(VG1L41),  ,  , AD4L1,  ,  , !YB1L13,  );


--AD4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X35_Y11_N50
--register power-up is low

AD4_counter_reg_bit[6] = DFFEAS(AD4_counter_comb_bita6, GLOBAL(VG1L41),  ,  , AD4L1,  ,  , !YB1L13,  );


--AD4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X35_Y11_N47
--register power-up is low

AD4_counter_reg_bit[5] = DFFEAS(AD4_counter_comb_bita5, GLOBAL(VG1L41),  ,  , AD4L1,  ,  , !YB1L13,  );


--AD4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X35_Y11_N44
--register power-up is low

AD4_counter_reg_bit[4] = DFFEAS(AD4_counter_comb_bita4, GLOBAL(VG1L41),  ,  , AD4L1,  ,  , !YB1L13,  );


--AD4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X35_Y11_N41
--register power-up is low

AD4_counter_reg_bit[3] = DFFEAS(AD4_counter_comb_bita3, GLOBAL(VG1L41),  ,  , AD4L1,  ,  , !YB1L13,  );


--BD4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X40_Y14_N0
BD4_counter_comb_bita0_adder_eqn = ( BD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD4_counter_comb_bita0 = SUM(BD4_counter_comb_bita0_adder_eqn);

--BD4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X40_Y14_N0
BD4L4_adder_eqn = ( BD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD4L4 = CARRY(BD4L4_adder_eqn);


--BD4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X40_Y14_N3
BD4_counter_comb_bita1_adder_eqn = ( BD4_counter_reg_bit[1] ) + ( GND ) + ( BD4L4 );
BD4_counter_comb_bita1 = SUM(BD4_counter_comb_bita1_adder_eqn);

--BD4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X40_Y14_N3
BD4L8_adder_eqn = ( BD4_counter_reg_bit[1] ) + ( GND ) + ( BD4L4 );
BD4L8 = CARRY(BD4L8_adder_eqn);


--BD4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X40_Y14_N6
BD4_counter_comb_bita2_adder_eqn = ( BD4_counter_reg_bit[2] ) + ( GND ) + ( BD4L8 );
BD4_counter_comb_bita2 = SUM(BD4_counter_comb_bita2_adder_eqn);

--BD4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X40_Y14_N6
BD4L12_adder_eqn = ( BD4_counter_reg_bit[2] ) + ( GND ) + ( BD4L8 );
BD4L12 = CARRY(BD4L12_adder_eqn);


--BD4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X40_Y14_N9
BD4_counter_comb_bita3_adder_eqn = ( BD4_counter_reg_bit[3] ) + ( GND ) + ( BD4L12 );
BD4_counter_comb_bita3 = SUM(BD4_counter_comb_bita3_adder_eqn);

--BD4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X40_Y14_N9
BD4L16_adder_eqn = ( BD4_counter_reg_bit[3] ) + ( GND ) + ( BD4L12 );
BD4L16 = CARRY(BD4L16_adder_eqn);


--BD4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X40_Y14_N12
BD4_counter_comb_bita4_adder_eqn = ( BD4_counter_reg_bit[4] ) + ( GND ) + ( BD4L16 );
BD4_counter_comb_bita4 = SUM(BD4_counter_comb_bita4_adder_eqn);

--BD4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X40_Y14_N12
BD4L20_adder_eqn = ( BD4_counter_reg_bit[4] ) + ( GND ) + ( BD4L16 );
BD4L20 = CARRY(BD4L20_adder_eqn);


--BD4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X40_Y14_N15
BD4_counter_comb_bita5_adder_eqn = ( BD4_counter_reg_bit[5] ) + ( GND ) + ( BD4L20 );
BD4_counter_comb_bita5 = SUM(BD4_counter_comb_bita5_adder_eqn);

--BD4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X40_Y14_N15
BD4L24_adder_eqn = ( BD4_counter_reg_bit[5] ) + ( GND ) + ( BD4L20 );
BD4L24 = CARRY(BD4L24_adder_eqn);


--BD4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X40_Y14_N18
BD4_counter_comb_bita6_adder_eqn = ( BD4_counter_reg_bit[6] ) + ( GND ) + ( BD4L24 );
BD4_counter_comb_bita6 = SUM(BD4_counter_comb_bita6_adder_eqn);


--ZC4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X42_Y14_N30
ZC4_counter_comb_bita0_adder_eqn = ( ZC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC4_counter_comb_bita0 = SUM(ZC4_counter_comb_bita0_adder_eqn);

--ZC4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X42_Y14_N30
ZC4L4_adder_eqn = ( ZC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC4L4 = CARRY(ZC4L4_adder_eqn);


--ZC4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X42_Y14_N33
ZC4_counter_comb_bita1_adder_eqn = ( ZC4_counter_reg_bit[1] ) + ( GND ) + ( ZC4L4 );
ZC4_counter_comb_bita1 = SUM(ZC4_counter_comb_bita1_adder_eqn);

--ZC4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X42_Y14_N33
ZC4L8_adder_eqn = ( ZC4_counter_reg_bit[1] ) + ( GND ) + ( ZC4L4 );
ZC4L8 = CARRY(ZC4L8_adder_eqn);


--ZC4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X42_Y14_N36
ZC4_counter_comb_bita2_adder_eqn = ( ZC4_counter_reg_bit[2] ) + ( GND ) + ( ZC4L8 );
ZC4_counter_comb_bita2 = SUM(ZC4_counter_comb_bita2_adder_eqn);

--ZC4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X42_Y14_N36
ZC4L12_adder_eqn = ( ZC4_counter_reg_bit[2] ) + ( GND ) + ( ZC4L8 );
ZC4L12 = CARRY(ZC4L12_adder_eqn);


--ZC4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X42_Y14_N39
ZC4_counter_comb_bita3_adder_eqn = ( ZC4_counter_reg_bit[3] ) + ( GND ) + ( ZC4L12 );
ZC4_counter_comb_bita3 = SUM(ZC4_counter_comb_bita3_adder_eqn);

--ZC4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X42_Y14_N39
ZC4L16_adder_eqn = ( ZC4_counter_reg_bit[3] ) + ( GND ) + ( ZC4L12 );
ZC4L16 = CARRY(ZC4L16_adder_eqn);


--ZC4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X42_Y14_N42
ZC4_counter_comb_bita4_adder_eqn = ( ZC4_counter_reg_bit[4] ) + ( GND ) + ( ZC4L16 );
ZC4_counter_comb_bita4 = SUM(ZC4_counter_comb_bita4_adder_eqn);

--ZC4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X42_Y14_N42
ZC4L20_adder_eqn = ( ZC4_counter_reg_bit[4] ) + ( GND ) + ( ZC4L16 );
ZC4L20 = CARRY(ZC4L20_adder_eqn);


--ZC4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X42_Y14_N45
ZC4_counter_comb_bita5_adder_eqn = ( ZC4_counter_reg_bit[5] ) + ( GND ) + ( ZC4L20 );
ZC4_counter_comb_bita5 = SUM(ZC4_counter_comb_bita5_adder_eqn);


--RC1_data_out_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12] at FF_X39_Y14_N59
--register power-up is low

RC1_data_out_shift_reg[12] = DFFEAS(RC1L95, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--ZB1_s_serial_transfer.STATE_2_WRITE_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER at FF_X33_Y14_N47
--register power-up is low

ZB1_s_serial_transfer.STATE_2_WRITE_TRANSFER = DFFEAS(ZB1L4, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--JF1L218 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X42_Y4_N36
JF1L218_adder_eqn = ( !JF1_E_invert_arith_src_msb $ (!JF1_E_src1[31]) ) + ( !JF1_E_alu_sub $ (!JF1_E_invert_arith_src_msb $ (JF1_E_src2[31])) ) + ( JF1L235 );
JF1L218 = SUM(JF1L218_adder_eqn);

--JF1L219 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X42_Y4_N36
JF1L219_adder_eqn = ( !JF1_E_invert_arith_src_msb $ (!JF1_E_src1[31]) ) + ( !JF1_E_alu_sub $ (!JF1_E_invert_arith_src_msb $ (JF1_E_src2[31])) ) + ( JF1L235 );
JF1L219 = CARRY(JF1L219_adder_eqn);


--EG1_sr[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X13_Y5_N14
--register power-up is low

EG1_sr[17] = DFFEAS(EG1L62, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--BG1_MonAReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X24_Y5_N56
--register power-up is low

BG1_MonAReg[10] = DFFEAS(BG1L3, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[17],  ,  , DG1_take_action_ocimem_a);


--BG1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X24_Y5_N21
BG1L7_adder_eqn = ( BG1_MonAReg[9] ) + ( GND ) + ( BG1L24 );
BG1L7 = SUM(BG1L7_adder_eqn);

--BG1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X24_Y5_N21
BG1L8_adder_eqn = ( BG1_MonAReg[9] ) + ( GND ) + ( BG1L24 );
BG1L8 = CARRY(BG1L8_adder_eqn);


--VE4_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X27_Y10_N32
--register power-up is low

VE4_burst_uncompress_address_offset[0] = DFFEAS(VE4L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD4L2, A1L616,  ,  , !ZD4_mem[0][52]);


--ZD9_mem[3][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87] at FF_X31_Y3_N1
--register power-up is low

ZD9_mem[3][87] = DFFEAS(ZD9L41, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L4, ZD9_mem[4][87],  ,  , ZD9_mem_used[4]);


--ZD9_mem[3][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88] at FF_X31_Y3_N4
--register power-up is low

ZD9_mem[3][88] = DFFEAS(ZD9L43, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L4, ZD9_mem[4][88],  ,  , ZD9_mem_used[4]);


--ZD9_mem[3][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19] at FF_X31_Y3_N55
--register power-up is low

ZD9_mem[3][19] = DFFEAS(ZD9L37, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L4, ZD9_mem[4][19],  ,  , ZD9_mem_used[4]);


--VE9_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X30_Y5_N32
--register power-up is low

VE9_burst_uncompress_address_offset[0] = DFFEAS(VE9L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  , YD9L2, A1L616,  ,  , !ZD9_mem[0][52]);


--MF1_readdata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X24_Y8_N37
--register power-up is low

MF1_readdata[5] = DFFEAS(MF1L29, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[5],  ,  , !MF1_address[8]);


--CC1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X27_Y9_N39
CC1L2_adder_eqn = ( !XD2_counter_reg_bit[4] ) + ( GND ) + ( CC1L19 );
CC1L2 = SUM(CC1L2_adder_eqn);

--CC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X27_Y9_N39
CC1L3_adder_eqn = ( !XD2_counter_reg_bit[4] ) + ( GND ) + ( CC1L19 );
CC1L3 = CARRY(CC1L3_adder_eqn);


--CC1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X27_Y9_N42
CC1L6_adder_eqn = ( !XD2_counter_reg_bit[5] ) + ( GND ) + ( CC1L3 );
CC1L6 = SUM(CC1L6_adder_eqn);

--CC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X27_Y9_N42
CC1L7_adder_eqn = ( !XD2_counter_reg_bit[5] ) + ( GND ) + ( CC1L3 );
CC1L7 = CARRY(CC1L7_adder_eqn);


--CC1L10 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X27_Y9_N45
CC1L10_adder_eqn = ( !UD2_b_full ) + ( VCC ) + ( CC1L7 );
CC1L10 = SUM(CC1L10_adder_eqn);

--CC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X27_Y9_N45
CC1L11_adder_eqn = ( !UD2_b_full ) + ( VCC ) + ( CC1L7 );
CC1L11 = CARRY(CC1L11_adder_eqn);


--CC1L14 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X27_Y9_N48
CC1L14_adder_eqn = ( VCC ) + ( GND ) + ( CC1L11 );
CC1L14 = SUM(CC1L14_adder_eqn);


--CC1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X27_Y9_N36
CC1L18_adder_eqn = ( !XD2_counter_reg_bit[3] ) + ( GND ) + ( CC1L27 );
CC1L18 = SUM(CC1L18_adder_eqn);

--CC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X27_Y9_N36
CC1L19_adder_eqn = ( !XD2_counter_reg_bit[3] ) + ( GND ) + ( CC1L27 );
CC1L19 = CARRY(CC1L19_adder_eqn);


--CC1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X27_Y9_N30
CC1L22_adder_eqn = ( !XD2_counter_reg_bit[0] ) + ( !XD2_counter_reg_bit[1] ) + ( !VCC );
CC1L22 = SUM(CC1L22_adder_eqn);

--CC1L23 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X27_Y9_N30
CC1L23_adder_eqn = ( !XD2_counter_reg_bit[0] ) + ( !XD2_counter_reg_bit[1] ) + ( !VCC );
CC1L23 = CARRY(CC1L23_adder_eqn);


--CC1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X27_Y9_N33
CC1L26_adder_eqn = ( !XD2_counter_reg_bit[2] ) + ( GND ) + ( CC1L23 );
CC1L26 = SUM(CC1L26_adder_eqn);

--CC1L27 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X27_Y9_N33
CC1L27_adder_eqn = ( !XD2_counter_reg_bit[2] ) + ( GND ) + ( CC1L23 );
CC1L27 = CARRY(CC1L27_adder_eqn);


--EG1_sr[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X22_Y5_N38
--register power-up is low

EG1_sr[21] = DFFEAS(EG1L64, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--EG1_sr[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X13_Y5_N47
--register power-up is low

EG1_sr[20] = DFFEAS(EG1L65, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--MF1_readdata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X22_Y6_N13
--register power-up is low

MF1_readdata[11] = DFFEAS(MF1L41, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[11],  ,  , !MF1_address[8]);


--MF1_readdata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X22_Y6_N7
--register power-up is low

MF1_readdata[12] = DFFEAS(MF1L43, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[12],  ,  , !MF1_address[8]);


--MF1_readdata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X28_Y7_N40
--register power-up is low

MF1_readdata[13] = DFFEAS(MF1L45, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[13],  ,  , !MF1_address[8]);


--MF1_readdata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X28_Y7_N55
--register power-up is low

MF1_readdata[14] = DFFEAS(MF1L47, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[14],  ,  , !MF1_address[8]);


--MF1_readdata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X28_Y7_N52
--register power-up is low

MF1_readdata[15] = DFFEAS(MF1L49, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[15],  ,  , !MF1_address[8]);


--MF1_readdata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X24_Y8_N7
--register power-up is low

MF1_readdata[16] = DFFEAS(MF1L51, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[16],  ,  , !MF1_address[8]);


--MF1_readdata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X24_Y6_N40
--register power-up is low

MF1_readdata[9] = DFFEAS(MF1L37, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[9],  ,  , !MF1_address[8]);


--PG1_ram_block1a63 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a63 at M10K_X38_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a63_PORT_A_data_in = GE2L54;
PG1_ram_block1a63_PORT_A_data_in_reg = DFFE(PG1_ram_block1a63_PORT_A_data_in, PG1_ram_block1a63_clock_0, , , PG1_ram_block1a63_clock_enable_0);
PG1_ram_block1a63_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a63_PORT_A_address_reg = DFFE(PG1_ram_block1a63_PORT_A_address, PG1_ram_block1a63_clock_0, , , PG1_ram_block1a63_clock_enable_0);
PG1_ram_block1a63_PORT_A_write_enable = QG1_eq_node[1];
PG1_ram_block1a63_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a63_PORT_A_write_enable, PG1_ram_block1a63_clock_0, , , PG1_ram_block1a63_clock_enable_0);
PG1_ram_block1a63_PORT_A_read_enable = GC1L3;
PG1_ram_block1a63_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a63_PORT_A_read_enable, PG1_ram_block1a63_clock_0, , , PG1_ram_block1a63_clock_enable_0);
PG1_ram_block1a63_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a63_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a63_PORT_A_byte_mask, PG1_ram_block1a63_clock_0, , , PG1_ram_block1a63_clock_enable_0);
PG1_ram_block1a63_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a63_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a63_PORT_A_data_out = MEMORY(PG1_ram_block1a63_PORT_A_data_in_reg, , PG1_ram_block1a63_PORT_A_address_reg, , PG1_ram_block1a63_PORT_A_write_enable_reg, PG1_ram_block1a63_PORT_A_read_enable_reg, , , PG1_ram_block1a63_PORT_A_byte_mask_reg, , PG1_ram_block1a63_clock_0, , PG1_ram_block1a63_clock_enable_0, , , , , );
PG1_ram_block1a63 = PG1_ram_block1a63_PORT_A_data_out[0];


--PG1_ram_block1a31 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a31 at M10K_X38_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
PG1_ram_block1a31_PORT_A_data_in = GE2L54;
PG1_ram_block1a31_PORT_A_data_in_reg = DFFE(PG1_ram_block1a31_PORT_A_data_in, PG1_ram_block1a31_clock_0, , , PG1_ram_block1a31_clock_enable_0);
PG1_ram_block1a31_PORT_A_address = BUS(GE2_src_data[38], GE2_src_data[39], GE2_src_data[40], GE2_src_data[41], GE2_src_data[42], GE2_src_data[43], GE2_src_data[44], GE2_src_data[45], GE2_src_data[46], GE2_src_data[47], GE2_src_data[48], GE2_src_data[49], GE2_src_data[50]);
PG1_ram_block1a31_PORT_A_address_reg = DFFE(PG1_ram_block1a31_PORT_A_address, PG1_ram_block1a31_clock_0, , , PG1_ram_block1a31_clock_enable_0);
PG1_ram_block1a31_PORT_A_write_enable = QG1_eq_node[0];
PG1_ram_block1a31_PORT_A_write_enable_reg = DFFE(PG1_ram_block1a31_PORT_A_write_enable, PG1_ram_block1a31_clock_0, , , PG1_ram_block1a31_clock_enable_0);
PG1_ram_block1a31_PORT_A_read_enable = GC1L3;
PG1_ram_block1a31_PORT_A_read_enable_reg = DFFE(PG1_ram_block1a31_PORT_A_read_enable, PG1_ram_block1a31_clock_0, , , PG1_ram_block1a31_clock_enable_0);
PG1_ram_block1a31_PORT_A_byte_mask = GE2_src_data[35];
PG1_ram_block1a31_PORT_A_byte_mask_reg = DFFE(PG1_ram_block1a31_PORT_A_byte_mask, PG1_ram_block1a31_clock_0, , , PG1_ram_block1a31_clock_enable_0);
PG1_ram_block1a31_clock_0 = GLOBAL(VG1L41);
PG1_ram_block1a31_clock_enable_0 = !KC1_r_early_rst;
PG1_ram_block1a31_PORT_A_data_out = MEMORY(PG1_ram_block1a31_PORT_A_data_in_reg, , PG1_ram_block1a31_PORT_A_address_reg, , PG1_ram_block1a31_PORT_A_write_enable_reg, PG1_ram_block1a31_PORT_A_read_enable_reg, , , PG1_ram_block1a31_PORT_A_byte_mask_reg, , PG1_ram_block1a31_clock_0, , PG1_ram_block1a31_clock_enable_0, , , , , );
PG1_ram_block1a31 = PG1_ram_block1a31_PORT_A_data_out[0];


--MF1_readdata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X28_Y7_N22
--register power-up is low

MF1_readdata[26] = DFFEAS(MF1L71, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[26],  ,  , !MF1_address[8]);


--YB1_readdata[22] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[22] at FF_X33_Y9_N14
--register power-up is low

YB1_readdata[22] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[6],  , YB1L59, VCC);


--AE3_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X28_Y9_N19
--register power-up is low

AE3_av_readdata_pre[22] = DFFEAS(CC1L30, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , UD2_b_full,  ,  , CC1_read_0);


--MF1_readdata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X28_Y7_N1
--register power-up is low

MF1_readdata[21] = DFFEAS(MF1L61, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[21],  ,  , !MF1_address[8]);


--MF1_readdata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X28_Y7_N34
--register power-up is low

MF1_readdata[27] = DFFEAS(MF1L73, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[27],  ,  , !MF1_address[8]);


--YB1_readdata[23] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[23] at FF_X33_Y11_N2
--register power-up is low

YB1_readdata[23] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[7],  , YB1L59, VCC);


--MF1_readdata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X28_Y7_N4
--register power-up is low

MF1_readdata[28] = DFFEAS(MF1L75, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[28],  ,  , !MF1_address[8]);


--YB1_readdata[24] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[24] at FF_X33_Y11_N56
--register power-up is low

YB1_readdata[24] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[0],  , YB1L59, VCC);


--MF1_readdata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X28_Y7_N58
--register power-up is low

MF1_readdata[29] = DFFEAS(MF1L77, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[29],  ,  , !MF1_address[8]);


--YB1_readdata[25] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[25] at FF_X33_Y11_N38
--register power-up is low

YB1_readdata[25] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[1],  , YB1L59, VCC);


--JF1_E_shift_rot_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X40_Y4_N14
--register power-up is low

JF1_E_shift_rot_result[29] = DFFEAS(JF1L517, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[29],  ,  , JF1_E_new_inst);


--MF1_readdata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X28_Y7_N25
--register power-up is low

MF1_readdata[30] = DFFEAS(MF1L79, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[30],  ,  , !MF1_address[8]);


--YB1_readdata[26] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[26] at FF_X33_Y11_N44
--register power-up is low

YB1_readdata[26] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[2],  , YB1L59, VCC);


--MF1_readdata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X22_Y6_N58
--register power-up is low

MF1_readdata[8] = DFFEAS(MF1L35, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[8],  ,  , !MF1_address[8]);


--YB1_readdata[18] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[18] at FF_X33_Y9_N35
--register power-up is low

YB1_readdata[18] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[2],  , YB1L59, VCC);


--AE3_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X28_Y9_N8
--register power-up is low

AE3_av_readdata_pre[18] = DFFEAS(CC1L34, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , XD2_counter_reg_bit[2],  ,  , CC1_read_0);


--MF1_readdata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X28_Y7_N43
--register power-up is low

MF1_readdata[22] = DFFEAS(MF1L63, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[22],  ,  , !MF1_address[8]);


--YB1_readdata[19] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[19] at FF_X33_Y9_N38
--register power-up is low

YB1_readdata[19] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[3],  , YB1L59, VCC);


--AE3_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X28_Y9_N10
--register power-up is low

AE3_av_readdata_pre[19] = DFFEAS(CC1L38, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , XD2_counter_reg_bit[3],  ,  , CC1_read_0);


--MF1_readdata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X28_Y7_N46
--register power-up is low

MF1_readdata[23] = DFFEAS(MF1L65, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[23],  ,  , !MF1_address[8]);


--MF1_readdata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X28_Y7_N13
--register power-up is low

MF1_readdata[10] = DFFEAS(MF1L39, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[10],  ,  , !MF1_address[8]);


--YB1_readdata[20] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[20] at FF_X33_Y9_N8
--register power-up is low

YB1_readdata[20] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[4],  , YB1L59, VCC);


--AE3_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X28_Y9_N13
--register power-up is low

AE3_av_readdata_pre[20] = DFFEAS(CC1L42, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , XD2_counter_reg_bit[4],  ,  , CC1_read_0);


--MF1_readdata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X28_Y7_N16
--register power-up is low

MF1_readdata[24] = DFFEAS(MF1L67, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[24],  ,  , !MF1_address[8]);


--YB1_readdata[21] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[21] at FF_X33_Y11_N17
--register power-up is low

YB1_readdata[21] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[5],  , YB1L59, VCC);


--AE3_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X28_Y9_N16
--register power-up is low

AE3_av_readdata_pre[21] = DFFEAS(CC1L46, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , XD2_counter_reg_bit[5],  ,  , CC1_read_0);


--MF1_readdata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X28_Y7_N49
--register power-up is low

MF1_readdata[25] = DFFEAS(MF1L69, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[25],  ,  , !MF1_address[8]);


--MF1_readdata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X28_Y7_N28
--register power-up is low

MF1_readdata[17] = DFFEAS(MF1L53, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[17],  ,  , !MF1_address[8]);


--MF1_readdata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X28_Y7_N7
--register power-up is low

MF1_readdata[19] = DFFEAS(MF1L57, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[19],  ,  , !MF1_address[8]);


--MF1_readdata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X28_Y7_N10
--register power-up is low

MF1_readdata[18] = DFFEAS(MF1L55, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[18],  ,  , !MF1_address[8]);


--MF1_readdata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X22_Y6_N37
--register power-up is low

MF1_readdata[20] = DFFEAS(MF1L59, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[20],  ,  , !MF1_address[8]);


--YB1_readdata[16] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[16] at FF_X33_Y11_N20
--register power-up is low

YB1_readdata[16] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[0],  , YB1L59, VCC);


--ZB1_readdata[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[16] at FF_X30_Y14_N52
--register power-up is low

ZB1_readdata[16] = DFFEAS(ZB1L101, GLOBAL(VG1L41),  ,  , ZB1L81,  ,  , ZB1_internal_reset,  );


--AE3_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X28_Y9_N1
--register power-up is low

AE3_av_readdata_pre[16] = DFFEAS(CC1L50, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , XD2_counter_reg_bit[0],  ,  , CC1_read_0);


--MF1_readdata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X28_Y7_N19
--register power-up is low

MF1_readdata[6] = DFFEAS(MF1L31, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[6],  ,  , !MF1_address[8]);


--AE3_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X28_Y9_N4
--register power-up is low

AE3_av_readdata_pre[17] = DFFEAS(CC1L54, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , XD2_counter_reg_bit[1],  ,  , CC1_read_0);


--YB1_readdata[17] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[17] at FF_X33_Y11_N26
--register power-up is low

YB1_readdata[17] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_right_channel_fifo_write_space[1],  , YB1L59, VCC);


--ZB1_readdata[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17] at FF_X30_Y14_N58
--register power-up is low

ZB1_readdata[17] = DFFEAS(ZB1L102, GLOBAL(VG1L41),  ,  , ZB1L81,  ,  , ZB1_internal_reset,  );


--MF1_readdata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X24_Y6_N19
--register power-up is low

MF1_readdata[7] = DFFEAS(MF1L33, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[7],  ,  , !MF1_address[8]);


--JF1_E_shift_rot_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X40_Y3_N50
--register power-up is low

JF1_E_shift_rot_result[31] = DFFEAS(JF1L519, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[31],  ,  , JF1_E_new_inst);


--ZD10_out_payload[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 40, Port B Depth: 8, Port B Width: 40
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[0] = ZD10_out_payload[0]_PORT_B_data_out_reg[0];

--ZD10_out_payload[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[15] = ZD10_out_payload[0]_PORT_B_data_out_reg[15];

--ZD10_out_payload[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[14] = ZD10_out_payload[0]_PORT_B_data_out_reg[14];

--ZD10_out_payload[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[13] = ZD10_out_payload[0]_PORT_B_data_out_reg[13];

--ZD10_out_payload[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[12] = ZD10_out_payload[0]_PORT_B_data_out_reg[12];

--ZD10_out_payload[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[11] = ZD10_out_payload[0]_PORT_B_data_out_reg[11];

--ZD10_out_payload[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[10] = ZD10_out_payload[0]_PORT_B_data_out_reg[10];

--ZD10_out_payload[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[9] = ZD10_out_payload[0]_PORT_B_data_out_reg[9];

--ZD10_out_payload[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[8] = ZD10_out_payload[0]_PORT_B_data_out_reg[8];

--ZD10_out_payload[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[7] = ZD10_out_payload[0]_PORT_B_data_out_reg[7];

--ZD10_out_payload[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[6] = ZD10_out_payload[0]_PORT_B_data_out_reg[6];

--ZD10_out_payload[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[5] = ZD10_out_payload[0]_PORT_B_data_out_reg[5];

--ZD10_out_payload[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[4] = ZD10_out_payload[0]_PORT_B_data_out_reg[4];

--ZD10_out_payload[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[3] = ZD10_out_payload[0]_PORT_B_data_out_reg[3];

--ZD10_out_payload[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[2] = ZD10_out_payload[0]_PORT_B_data_out_reg[2];

--ZD10_out_payload[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1] at M10K_X26_Y4_N0
ZD10_out_payload[0]_PORT_A_data_in = BUS(EC1_za_data[0], EC1_za_data[1], EC1_za_data[2], EC1_za_data[3], EC1_za_data[4], EC1_za_data[5], EC1_za_data[6], EC1_za_data[7], EC1_za_data[8], EC1_za_data[9], EC1_za_data[10], EC1_za_data[11], EC1_za_data[12], EC1_za_data[13], EC1_za_data[14], EC1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
ZD10_out_payload[0]_PORT_A_data_in_reg = DFFE(ZD10_out_payload[0]_PORT_A_data_in, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_address = BUS(ZD10L43Q, ZD10_wr_ptr[1], ZD10L46Q);
ZD10_out_payload[0]_PORT_A_address_reg = DFFE(ZD10_out_payload[0]_PORT_A_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_address = BUS(ZD10L10, ZD10L11, ZD10L12);
ZD10_out_payload[0]_PORT_B_address_reg = DFFE(ZD10_out_payload[0]_PORT_B_address, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_A_write_enable = ZD10_write;
ZD10_out_payload[0]_PORT_A_write_enable_reg = DFFE(ZD10_out_payload[0]_PORT_A_write_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_PORT_B_read_enable = VCC;
ZD10_out_payload[0]_PORT_B_read_enable_reg = DFFE(ZD10_out_payload[0]_PORT_B_read_enable, ZD10_out_payload[0]_clock_0, , , );
ZD10_out_payload[0]_clock_0 = GLOBAL(VG1L41);
ZD10_out_payload[0]_clock_enable_0 = ZD10_internal_out_ready;
ZD10_out_payload[0]_clear_0 = KC1_r_sync_rst;
ZD10_out_payload[0]_PORT_B_data_out = MEMORY(ZD10_out_payload[0]_PORT_A_data_in_reg, , ZD10_out_payload[0]_PORT_A_address_reg, ZD10_out_payload[0]_PORT_B_address_reg, ZD10_out_payload[0]_PORT_A_write_enable_reg, , , ZD10_out_payload[0]_PORT_B_read_enable_reg, , , ZD10_out_payload[0]_clock_0, , ZD10_out_payload[0]_clock_enable_0, , , , ZD10_out_payload[0]_clear_0, );
ZD10_out_payload[0]_PORT_B_data_out_reg = DFFE(ZD10_out_payload[0]_PORT_B_data_out, ZD10_out_payload[0]_clock_0, ZD10_out_payload[0]_clear_0, , ZD10_out_payload[0]_clock_enable_0);
ZD10_out_payload[1] = ZD10_out_payload[0]_PORT_B_data_out_reg[1];


--VD2_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[0] = VD2_q_b[0]_PORT_B_data_out[0];

--VD2_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X26_Y8_N0
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[7] = VD2_q_b[0]_PORT_B_data_out[7];

--VD2_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X26_Y8_N0
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[6] = VD2_q_b[0]_PORT_B_data_out[6];

--VD2_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X26_Y8_N0
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[5] = VD2_q_b[0]_PORT_B_data_out[5];

--VD2_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X26_Y8_N0
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[4] = VD2_q_b[0]_PORT_B_data_out[4];

--VD2_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X26_Y8_N0
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[3] = VD2_q_b[0]_PORT_B_data_out[3];

--VD2_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X26_Y8_N0
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[2] = VD2_q_b[0]_PORT_B_data_out[2];

--VD2_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X26_Y8_N0
VD2_q_b[0]_PORT_A_data_in = BUS(PD1_wdata[0], PD1_wdata[1], PD1_wdata[2], PD1_wdata[3], PD1_wdata[4], PD1_wdata[5], PD1_wdata[6], PD1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
VD2_q_b[0]_PORT_A_data_in_reg = DFFE(VD2_q_b[0]_PORT_A_data_in, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_A_address = BUS(WD4_counter_reg_bit[0], WD4_counter_reg_bit[1], WD4_counter_reg_bit[2], WD4_counter_reg_bit[3], WD4_counter_reg_bit[4], WD4_counter_reg_bit[5]);
VD2_q_b[0]_PORT_A_address_reg = DFFE(VD2_q_b[0]_PORT_A_address, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_address = BUS(WD3_counter_reg_bit[0], WD3_counter_reg_bit[1], WD3_counter_reg_bit[2], WD3_counter_reg_bit[3], WD3_counter_reg_bit[4], WD3_counter_reg_bit[5]);
VD2_q_b[0]_PORT_B_address_reg = DFFE(VD2_q_b[0]_PORT_B_address, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_PORT_A_write_enable = CC1_wr_rfifo;
VD2_q_b[0]_PORT_A_write_enable_reg = DFFE(VD2_q_b[0]_PORT_A_write_enable, VD2_q_b[0]_clock_0, , , );
VD2_q_b[0]_PORT_B_read_enable = VCC;
VD2_q_b[0]_PORT_B_read_enable_reg = DFFE(VD2_q_b[0]_PORT_B_read_enable, VD2_q_b[0]_clock_1, , , VD2_q_b[0]_clock_enable_1);
VD2_q_b[0]_clock_0 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_1 = GLOBAL(VG1L41);
VD2_q_b[0]_clock_enable_0 = CC1_wr_rfifo;
VD2_q_b[0]_clock_enable_1 = CC1L73;
VD2_q_b[0]_PORT_B_data_out = MEMORY(VD2_q_b[0]_PORT_A_data_in_reg, , VD2_q_b[0]_PORT_A_address_reg, VD2_q_b[0]_PORT_B_address_reg, VD2_q_b[0]_PORT_A_write_enable_reg, , , VD2_q_b[0]_PORT_B_read_enable_reg, , , VD2_q_b[0]_clock_0, VD2_q_b[0]_clock_1, VD2_q_b[0]_clock_enable_0, VD2_q_b[0]_clock_enable_1, , , , );
VD2_q_b[1] = VD2_q_b[0]_PORT_B_data_out[1];


--YC2_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[0] = YC2_q_b[0]_PORT_B_data_out[0];

--YC2_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[15] = YC2_q_b[0]_PORT_B_data_out[15];

--YC2_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[14] = YC2_q_b[0]_PORT_B_data_out[14];

--YC2_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[13] = YC2_q_b[0]_PORT_B_data_out[13];

--YC2_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[12] = YC2_q_b[0]_PORT_B_data_out[12];

--YC2_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[11] = YC2_q_b[0]_PORT_B_data_out[11];

--YC2_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[10] = YC2_q_b[0]_PORT_B_data_out[10];

--YC2_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[9] = YC2_q_b[0]_PORT_B_data_out[9];

--YC2_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[8] = YC2_q_b[0]_PORT_B_data_out[8];

--YC2_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[7] = YC2_q_b[0]_PORT_B_data_out[7];

--YC2_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[6] = YC2_q_b[0]_PORT_B_data_out[6];

--YC2_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[5] = YC2_q_b[0]_PORT_B_data_out[5];

--YC2_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[4] = YC2_q_b[0]_PORT_B_data_out[4];

--YC2_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[3] = YC2_q_b[0]_PORT_B_data_out[3];

--YC2_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[2] = YC2_q_b[0]_PORT_B_data_out[2];

--YC2_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X26_Y11_N0
YC2_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(BD2_counter_reg_bit[0], BD2_counter_reg_bit[1], BD2_counter_reg_bit[2], BD2_counter_reg_bit[3], BD2_counter_reg_bit[4], BD2_counter_reg_bit[5], BD2_counter_reg_bit[6]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(WC2L27, WC2L28, WC2L29, WC2L30, WC2L31, WC2L32, WC2L33);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = QC1L4;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC2_q_b[0]_clock_enable_0 = QC1L4;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[1] = YC2_q_b[0]_PORT_B_data_out[1];


--YC1_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[0] = YC1_q_b[0]_PORT_B_data_out[0];

--YC1_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[15] = YC1_q_b[0]_PORT_B_data_out[15];

--YC1_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[14] = YC1_q_b[0]_PORT_B_data_out[14];

--YC1_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[13] = YC1_q_b[0]_PORT_B_data_out[13];

--YC1_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[12] = YC1_q_b[0]_PORT_B_data_out[12];

--YC1_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[11] = YC1_q_b[0]_PORT_B_data_out[11];

--YC1_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[10] = YC1_q_b[0]_PORT_B_data_out[10];

--YC1_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[9] = YC1_q_b[0]_PORT_B_data_out[9];

--YC1_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[8] = YC1_q_b[0]_PORT_B_data_out[8];

--YC1_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[7] = YC1_q_b[0]_PORT_B_data_out[7];

--YC1_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[6] = YC1_q_b[0]_PORT_B_data_out[6];

--YC1_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[5] = YC1_q_b[0]_PORT_B_data_out[5];

--YC1_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[4] = YC1_q_b[0]_PORT_B_data_out[4];

--YC1_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[3] = YC1_q_b[0]_PORT_B_data_out[3];

--YC1_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[2] = YC1_q_b[0]_PORT_B_data_out[2];

--YC1_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X26_Y12_N0
YC1_q_b[0]_PORT_A_data_in = BUS(QC1_data_in_shift_reg[0], QC1_data_in_shift_reg[1], QC1_data_in_shift_reg[2], QC1_data_in_shift_reg[3], QC1_data_in_shift_reg[4], QC1_data_in_shift_reg[5], QC1_data_in_shift_reg[6], QC1_data_in_shift_reg[7], QC1_data_in_shift_reg[8], QC1_data_in_shift_reg[9], QC1_data_in_shift_reg[10], QC1_data_in_shift_reg[11], QC1_data_in_shift_reg[12], QC1_data_in_shift_reg[13], QC1_data_in_shift_reg[14], QC1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(BD1_counter_reg_bit[0], BD1_counter_reg_bit[1], BD1_counter_reg_bit[2], BD1_counter_reg_bit[3], BD1_counter_reg_bit[4], BD1_counter_reg_bit[5], BD1_counter_reg_bit[6]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(WC1L26, WC1L27, WC1L28, WC1L29, WC1L30, WC1L31, WC1L32);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = QC1L6;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC1_q_b[0]_clock_enable_0 = QC1L6;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[1] = YC1_q_b[0]_PORT_B_data_out[1];


--QC1_right_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0] at FF_X29_Y12_N4
--register power-up is low

QC1_right_audio_fifo_read_space[0] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD2_counter_reg_bit[0],  , YB1L14, VCC);


--ED1_shiftreg_data[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18] at FF_X34_Y13_N26
--register power-up is low

ED1_shiftreg_data[18] = DFFEAS(ED1L74, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_data[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0] at FF_X34_Y14_N1
--register power-up is low

ED1_shiftreg_data[0] = DFFEAS(ED1L76, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1_s_serial_protocol.STATE_1_INITIALIZE,  );


--ED1_shiftreg_data[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9] at FF_X34_Y13_N32
--register power-up is low

ED1_shiftreg_data[9] = DFFEAS(ED1L77, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ZB1_address_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0] at FF_X31_Y14_N34
--register power-up is low

ZB1_address_reg[0] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L34, JF1_d_writedata[0],  , ZB1_internal_reset, VCC);


--ED1_shiftreg_data[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1] at FF_X29_Y14_N1
--register power-up is low

ED1_shiftreg_data[1] = DFFEAS(ED1L78, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_right_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2] at FF_X29_Y12_N10
--register power-up is low

QC1_right_audio_fifo_read_space[2] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD2_counter_reg_bit[2],  , YB1L14, VCC);


--ZB1_address_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2] at FF_X31_Y14_N31
--register power-up is low

ZB1_address_reg[2] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L34, JF1_d_writedata[2],  , ZB1_internal_reset, VCC);


--ED1_shiftreg_data[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3] at FF_X29_Y14_N19
--register power-up is low

ED1_shiftreg_data[3] = DFFEAS(ED1L79, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_left_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2] at FF_X29_Y12_N8
--register power-up is low

QC1_left_audio_fifo_read_space[2] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD1_counter_reg_bit[2],  , YB1L14, VCC);


--YB1_readdata[27] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[27] at FF_X33_Y11_N32
--register power-up is low

YB1_readdata[27] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[3],  , YB1L59, VCC);


--JF1L222 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X42_Y4_N24
JF1L222_adder_eqn = ( JF1_E_src1[27] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[27]) ) + ( JF1L131 );
JF1L222 = SUM(JF1L222_adder_eqn);

--JF1L223 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X42_Y4_N24
JF1L223_adder_eqn = ( JF1_E_src1[27] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[27]) ) + ( JF1L131 );
JF1L223 = CARRY(JF1L223_adder_eqn);


--QC1_right_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3] at FF_X29_Y12_N16
--register power-up is low

QC1_right_audio_fifo_read_space[3] = DFFEAS(QC1L52, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--ZB1_address_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3] at FF_X31_Y14_N16
--register power-up is low

ZB1_address_reg[3] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L34, JF1_d_writedata[3],  , ZB1_internal_reset, VCC);


--ED1_shiftreg_data[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4] at FF_X29_Y14_N13
--register power-up is low

ED1_shiftreg_data[4] = DFFEAS(ED1L80, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_left_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3] at FF_X29_Y12_N11
--register power-up is low

QC1_left_audio_fifo_read_space[3] = DFFEAS(QC1L41, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--YB1_readdata[28] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[28] at FF_X33_Y11_N50
--register power-up is low

YB1_readdata[28] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[4],  , YB1L59, VCC);


--JF1L226 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X42_Y4_N27
JF1L226_adder_eqn = ( JF1L556Q ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[28]) ) + ( JF1L223 );
JF1L226 = SUM(JF1L226_adder_eqn);

--JF1L227 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X42_Y4_N27
JF1L227_adder_eqn = ( JF1L556Q ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[28]) ) + ( JF1L223 );
JF1L227 = CARRY(JF1L227_adder_eqn);


--QC1_right_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4] at FF_X27_Y12_N28
--register power-up is low

QC1_right_audio_fifo_read_space[4] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD2_counter_reg_bit[4],  , YB1L14, VCC);


--ZB1_address_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4] at FF_X31_Y14_N7
--register power-up is low

ZB1_address_reg[4] = DFFEAS(ZB1L30, GLOBAL(VG1L41),  ,  , ZB1L34,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_data[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5] at FF_X29_Y14_N44
--register power-up is low

ED1_shiftreg_data[5] = DFFEAS(ED1L81, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_left_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] at FF_X30_Y12_N13
--register power-up is low

QC1_left_audio_fifo_read_space[4] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD1_counter_reg_bit[4],  , YB1L14, VCC);


--YB1_readdata[29] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29] at FF_X33_Y9_N2
--register power-up is low

YB1_readdata[29] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[5],  , YB1L59, VCC);


--JF1L230 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X42_Y4_N30
JF1L230_adder_eqn = ( JF1_E_src1[29] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[29]) ) + ( JF1L227 );
JF1L230 = SUM(JF1L230_adder_eqn);

--JF1L231 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X42_Y4_N30
JF1L231_adder_eqn = ( JF1_E_src1[29] ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[29]) ) + ( JF1L227 );
JF1L231 = CARRY(JF1L231_adder_eqn);


--QC1_right_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5] at FF_X30_Y12_N22
--register power-up is low

QC1_right_audio_fifo_read_space[5] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD2_counter_reg_bit[5],  , YB1L14, VCC);


--ZB1_address_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5] at FF_X31_Y14_N10
--register power-up is low

ZB1_address_reg[5] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L34, JF1_d_writedata[5],  , ZB1_internal_reset, VCC);


--ED1_shiftreg_data[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6] at FF_X29_Y14_N37
--register power-up is low

ED1_shiftreg_data[6] = DFFEAS(ED1L82, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_left_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] at FF_X29_Y12_N59
--register power-up is low

QC1_left_audio_fifo_read_space[5] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD1_counter_reg_bit[5],  , YB1L14, VCC);


--YB1_readdata[30] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30] at FF_X33_Y9_N5
--register power-up is low

YB1_readdata[30] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[6],  , YB1L59, VCC);


--JF1_E_shift_rot_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X40_Y4_N56
--register power-up is low

JF1_E_shift_rot_result[30] = DFFEAS(JF1L518, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[30],  ,  , JF1_E_new_inst);


--JF1L234 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X42_Y4_N33
JF1L234_adder_eqn = ( JF1L559Q ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[30]) ) + ( JF1L231 );
JF1L234 = SUM(JF1L234_adder_eqn);

--JF1L235 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X42_Y4_N33
JF1L235_adder_eqn = ( JF1L559Q ) + ( !JF1_E_alu_sub $ (!JF1_E_src2[30]) ) + ( JF1L231 );
JF1L235 = CARRY(JF1L235_adder_eqn);


--QC1_right_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6] at FF_X30_Y12_N16
--register power-up is low

QC1_right_audio_fifo_read_space[6] = DFFEAS(QC1L56, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--ZB1_address_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6] at FF_X31_Y14_N37
--register power-up is low

ZB1_address_reg[6] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L34, JF1_d_writedata[6],  , ZB1_internal_reset, VCC);


--ED1_shiftreg_data[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7] at FF_X30_Y14_N25
--register power-up is low

ED1_shiftreg_data[7] = DFFEAS(ED1L83, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_left_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] at FF_X29_Y12_N17
--register power-up is low

QC1_left_audio_fifo_read_space[6] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD1_counter_reg_bit[6],  , YB1L14, VCC);


--YB1_readdata[31] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[31] at FF_X33_Y11_N8
--register power-up is low

YB1_readdata[31] = DFFEAS( , GLOBAL(VG1L41),  ,  , YB1L28, RC1_left_channel_fifo_write_space[7],  , YB1L59, VCC);


--QC1_right_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7] at FF_X29_Y12_N58
--register power-up is low

QC1_right_audio_fifo_read_space[7] = DFFEAS(QC1L58, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--ZB1_address_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7] at FF_X31_Y14_N40
--register power-up is low

ZB1_address_reg[7] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L34, JF1_d_writedata[7],  , ZB1_internal_reset, VCC);


--ED1_shiftreg_data[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8] at FF_X30_Y14_N31
--register power-up is low

ED1_shiftreg_data[8] = DFFEAS(ED1L84, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_left_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] at FF_X29_Y12_N1
--register power-up is low

QC1_left_audio_fifo_read_space[7] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , WC1_full_dff,  , YB1L14, VCC);


--QC1_right_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1] at FF_X29_Y12_N7
--register power-up is low

QC1_right_audio_fifo_read_space[1] = DFFEAS(QC1L49, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--ZB1_address_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1] at FF_X31_Y14_N44
--register power-up is low

ZB1_address_reg[1] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L34, JF1_d_writedata[1],  , ZB1_internal_reset, VCC);


--ED1_shiftreg_data[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2] at FF_X29_Y14_N55
--register power-up is low

ED1_shiftreg_data[2] = DFFEAS(ED1L85, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--QC1_left_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] at FF_X29_Y12_N14
--register power-up is low

QC1_left_audio_fifo_read_space[0] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD1_counter_reg_bit[0],  , YB1L14, VCC);


--YB1_read_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt at FF_X29_Y11_N17
--register power-up is low

YB1_read_interrupt = DFFEAS(YB1L24, GLOBAL(VG1L41),  ,  ,  ,  ,  , KC1_r_sync_rst,  );


--CD1_auto_init_error is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error at FF_X33_Y15_N7
--register power-up is low

CD1_auto_init_error = DFFEAS(CD1L11, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_data[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10] at FF_X35_Y13_N37
--register power-up is low

ED1_shiftreg_data[10] = DFFEAS(ED1L86, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--QC1_left_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] at FF_X29_Y12_N28
--register power-up is low

QC1_left_audio_fifo_read_space[1] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , AD1_counter_reg_bit[1],  , YB1L14, VCC);


--YB1_write_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt at FF_X28_Y11_N41
--register power-up is low

YB1_write_interrupt = DFFEAS(YB1L82, GLOBAL(VG1L41),  ,  ,  ,  ,  , KC1_r_sync_rst,  );


--PD1_count[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X21_Y7_N43
--register power-up is low

PD1_count[7] = AMPP_FUNCTION(A1L6, PD1L15, !Q1_clr_reg, !S1_state[4], PD1L62);


--EG1_sr[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X17_Y5_N56
--register power-up is low

EG1_sr[4] = DFFEAS(EG1L66, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--SF1_break_readreg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X16_Y5_N19
--register power-up is low

SF1_break_readreg[2] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[2],  , SF1L25, VCC);


--BG1_MonDReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X25_Y5_N40
--register power-up is low

BG1_MonDReg[2] = DFFEAS(BG1L54, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[2],  , BG1L84, !DG1_take_action_ocimem_b);


--BG1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X24_Y5_N6
BG1L11_adder_eqn = ( BG1_MonAReg[4] ) + ( GND ) + ( BG1L16 );
BG1L11 = SUM(BG1L11_adder_eqn);

--BG1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X24_Y5_N6
BG1L12_adder_eqn = ( BG1_MonAReg[4] ) + ( GND ) + ( BG1L16 );
BG1L12 = CARRY(BG1L12_adder_eqn);


--BG1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X24_Y5_N3
BG1L15_adder_eqn = ( BG1_MonAReg[3] ) + ( GND ) + ( BG1L20 );
BG1L15 = SUM(BG1L15_adder_eqn);

--BG1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X24_Y5_N3
BG1L16_adder_eqn = ( BG1_MonAReg[3] ) + ( GND ) + ( BG1L20 );
BG1L16 = CARRY(BG1L16_adder_eqn);


--BG1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X24_Y5_N0
BG1L19_adder_eqn = ( BG1_MonAReg[2] ) + ( VCC ) + ( !VCC );
BG1L19 = SUM(BG1L19_adder_eqn);

--BG1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X24_Y5_N0
BG1L20_adder_eqn = ( BG1_MonAReg[2] ) + ( VCC ) + ( !VCC );
BG1L20 = CARRY(BG1L20_adder_eqn);


--BG1_MonAReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X24_Y5_N11
--register power-up is low

BG1_MonAReg[5] = DFFEAS(BG1L27, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[29],  ,  , DG1_take_action_ocimem_a);


--BG1_MonAReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X24_Y5_N13
--register power-up is low

BG1_MonAReg[6] = DFFEAS(BG1L31, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[30],  ,  , DG1_take_action_ocimem_a);


--BG1_MonAReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X24_Y5_N16
--register power-up is low

BG1_MonAReg[7] = DFFEAS(BG1L35, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[31],  ,  , DG1_take_action_ocimem_a);


--BG1_MonAReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X24_Y5_N19
--register power-up is low

BG1_MonAReg[8] = DFFEAS(BG1L23, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[32],  ,  , DG1_take_action_ocimem_a);


--BG1_MonAReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X24_Y5_N22
--register power-up is low

BG1_MonAReg[9] = DFFEAS(BG1L7, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[33],  ,  , DG1_take_action_ocimem_a);


--JE4_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0] at FF_X35_Y6_N13
--register power-up is low

JE4_data_reg[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_d_writedata[16],  , JE4_use_reg, VCC);


--JE4_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1] at FF_X33_Y5_N5
--register power-up is low

JE4_data_reg[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1L1117Q,  , JE4_use_reg, VCC);


--JE4_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2] at FF_X28_Y5_N28
--register power-up is low

JE4_data_reg[2] = DFFEAS(JE4L46, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--JE4_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3] at FF_X28_Y5_N46
--register power-up is low

JE4_data_reg[3] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_d_writedata[19],  , JE4_use_reg, VCC);


--JE4_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4] at FF_X31_Y4_N2
--register power-up is low

JE4_data_reg[4] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1L1124Q,  , JE4_use_reg, VCC);


--JE4_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5] at FF_X28_Y5_N1
--register power-up is low

JE4_data_reg[5] = DFFEAS(JE4L50, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--JE4_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6] at FF_X33_Y6_N52
--register power-up is low

JE4_data_reg[6] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1L1129Q,  , JE4_use_reg, VCC);


--JE4_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7] at FF_X33_Y5_N35
--register power-up is low

JE4_data_reg[7] = DFFEAS(JE4L53, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--JE4_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8] at FF_X33_Y6_N34
--register power-up is low

JE4_data_reg[8] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_d_writedata[24],  , JE4_use_reg, VCC);


--JE4_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9] at FF_X33_Y7_N14
--register power-up is low

JE4_data_reg[9] = DFFEAS(JE4L56, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--JE4_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10] at FF_X31_Y4_N10
--register power-up is low

JE4_data_reg[10] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_d_writedata[26],  , JE4_use_reg, VCC);


--JE4_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11] at FF_X31_Y4_N8
--register power-up is low

JE4_data_reg[11] = DFFEAS(JE4L59, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--JE4_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12] at FF_X31_Y4_N50
--register power-up is low

JE4_data_reg[12] = DFFEAS(JE4L61, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--JE4_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13] at FF_X28_Y5_N59
--register power-up is low

JE4_data_reg[13] = DFFEAS(JE4L63, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--JE4_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14] at FF_X28_Y5_N16
--register power-up is low

JE4_data_reg[14] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_d_writedata[30],  , JE4_use_reg, VCC);


--JE4_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15] at FF_X28_Y5_N19
--register power-up is low

JE4_data_reg[15] = DFFEAS(JE4L66, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  , JE4_use_reg,  );


--ED1_shiftreg_data[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[24] at FF_X34_Y13_N17
--register power-up is low

ED1_shiftreg_data[24] = DFFEAS(ED1L88, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--CD1_data_out[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[25] at FF_X31_Y13_N37
--register power-up is low

CD1_data_out[25] = DFFEAS(GD1L5, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[24] at FF_X34_Y15_N50
--register power-up is low

ED1_shiftreg_mask[24] = DFFEAS(ED1L133, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--AD3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at MLABCELL_X34_Y11_N6
AD3_counter_comb_bita2_adder_eqn = ( AD3_counter_reg_bit[2] ) + ( !RC1L69 ) + ( AD3L8 );
AD3_counter_comb_bita2 = SUM(AD3_counter_comb_bita2_adder_eqn);

--AD3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at MLABCELL_X34_Y11_N6
AD3L12_adder_eqn = ( AD3_counter_reg_bit[2] ) + ( !RC1L69 ) + ( AD3L8 );
AD3L12 = CARRY(AD3L12_adder_eqn);


--AD3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at MLABCELL_X34_Y11_N3
AD3_counter_comb_bita1_adder_eqn = ( AD3_counter_reg_bit[1] ) + ( !RC1L69 ) + ( AD3L4 );
AD3_counter_comb_bita1 = SUM(AD3_counter_comb_bita1_adder_eqn);

--AD3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at MLABCELL_X34_Y11_N3
AD3L8_adder_eqn = ( AD3_counter_reg_bit[1] ) + ( !RC1L69 ) + ( AD3L4 );
AD3L8 = CARRY(AD3L8_adder_eqn);


--AD3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at MLABCELL_X34_Y11_N0
AD3_counter_comb_bita0_adder_eqn = ( AD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD3_counter_comb_bita0 = SUM(AD3_counter_comb_bita0_adder_eqn);

--AD3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at MLABCELL_X34_Y11_N0
AD3L4_adder_eqn = ( AD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD3L4 = CARRY(AD3L4_adder_eqn);


--AD3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at MLABCELL_X34_Y11_N18
AD3_counter_comb_bita6_adder_eqn = ( AD3_counter_reg_bit[6] ) + ( !RC1L69 ) + ( AD3L24 );
AD3_counter_comb_bita6 = SUM(AD3_counter_comb_bita6_adder_eqn);


--AD3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at MLABCELL_X34_Y11_N15
AD3_counter_comb_bita5_adder_eqn = ( AD3_counter_reg_bit[5] ) + ( !RC1L69 ) + ( AD3L20 );
AD3_counter_comb_bita5 = SUM(AD3_counter_comb_bita5_adder_eqn);

--AD3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at MLABCELL_X34_Y11_N15
AD3L24_adder_eqn = ( AD3_counter_reg_bit[5] ) + ( !RC1L69 ) + ( AD3L20 );
AD3L24 = CARRY(AD3L24_adder_eqn);


--AD3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at MLABCELL_X34_Y11_N12
AD3_counter_comb_bita4_adder_eqn = ( AD3_counter_reg_bit[4] ) + ( !RC1L69 ) + ( AD3L16 );
AD3_counter_comb_bita4 = SUM(AD3_counter_comb_bita4_adder_eqn);

--AD3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at MLABCELL_X34_Y11_N12
AD3L20_adder_eqn = ( AD3_counter_reg_bit[4] ) + ( !RC1L69 ) + ( AD3L16 );
AD3L20 = CARRY(AD3L20_adder_eqn);


--AD3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at MLABCELL_X34_Y11_N9
AD3_counter_comb_bita3_adder_eqn = ( AD3_counter_reg_bit[3] ) + ( !RC1L69 ) + ( AD3L12 );
AD3_counter_comb_bita3 = SUM(AD3_counter_comb_bita3_adder_eqn);

--AD3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at MLABCELL_X34_Y11_N9
AD3L16_adder_eqn = ( AD3_counter_reg_bit[3] ) + ( !RC1L69 ) + ( AD3L12 );
AD3L16 = CARRY(AD3L16_adder_eqn);


--AD4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X35_Y11_N36
AD4_counter_comb_bita2_adder_eqn = ( AD4_counter_reg_bit[2] ) + ( !RC1L71 ) + ( AD4L8 );
AD4_counter_comb_bita2 = SUM(AD4_counter_comb_bita2_adder_eqn);

--AD4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X35_Y11_N36
AD4L12_adder_eqn = ( AD4_counter_reg_bit[2] ) + ( !RC1L71 ) + ( AD4L8 );
AD4L12 = CARRY(AD4L12_adder_eqn);


--AD4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X35_Y11_N33
AD4_counter_comb_bita1_adder_eqn = ( AD4_counter_reg_bit[1] ) + ( !RC1L71 ) + ( AD4L4 );
AD4_counter_comb_bita1 = SUM(AD4_counter_comb_bita1_adder_eqn);

--AD4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X35_Y11_N33
AD4L8_adder_eqn = ( AD4_counter_reg_bit[1] ) + ( !RC1L71 ) + ( AD4L4 );
AD4L8 = CARRY(AD4L8_adder_eqn);


--AD4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X35_Y11_N30
AD4_counter_comb_bita0_adder_eqn = ( AD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD4_counter_comb_bita0 = SUM(AD4_counter_comb_bita0_adder_eqn);

--AD4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X35_Y11_N30
AD4L4_adder_eqn = ( AD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD4L4 = CARRY(AD4L4_adder_eqn);


--AD4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X35_Y11_N48
AD4_counter_comb_bita6_adder_eqn = ( AD4_counter_reg_bit[6] ) + ( !RC1L71 ) + ( AD4L24 );
AD4_counter_comb_bita6 = SUM(AD4_counter_comb_bita6_adder_eqn);


--AD4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X35_Y11_N45
AD4_counter_comb_bita5_adder_eqn = ( AD4_counter_reg_bit[5] ) + ( !RC1L71 ) + ( AD4L20 );
AD4_counter_comb_bita5 = SUM(AD4_counter_comb_bita5_adder_eqn);

--AD4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X35_Y11_N45
AD4L24_adder_eqn = ( AD4_counter_reg_bit[5] ) + ( !RC1L71 ) + ( AD4L20 );
AD4L24 = CARRY(AD4L24_adder_eqn);


--AD4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X35_Y11_N42
AD4_counter_comb_bita4_adder_eqn = ( AD4_counter_reg_bit[4] ) + ( !RC1L71 ) + ( AD4L16 );
AD4_counter_comb_bita4 = SUM(AD4_counter_comb_bita4_adder_eqn);

--AD4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X35_Y11_N42
AD4L20_adder_eqn = ( AD4_counter_reg_bit[4] ) + ( !RC1L71 ) + ( AD4L16 );
AD4L20 = CARRY(AD4L20_adder_eqn);


--AD4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X35_Y11_N39
AD4_counter_comb_bita3_adder_eqn = ( AD4_counter_reg_bit[3] ) + ( !RC1L71 ) + ( AD4L12 );
AD4_counter_comb_bita3 = SUM(AD4_counter_comb_bita3_adder_eqn);

--AD4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X35_Y11_N39
AD4L16_adder_eqn = ( AD4_counter_reg_bit[3] ) + ( !RC1L71 ) + ( AD4L12 );
AD4L16 = CARRY(AD4L16_adder_eqn);


--RC1_data_out_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[11] at FF_X39_Y14_N50
--register power-up is low

RC1_data_out_shift_reg[11] = DFFEAS(RC1L96, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--EG1_sr[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X13_Y5_N17
--register power-up is low

EG1_sr[18] = DFFEAS(EG1L69, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--SF1_break_readreg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X21_Y5_N28
--register power-up is low

SF1_break_readreg[16] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[16],  , SF1L25, VCC);


--BG1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X24_Y5_N18
BG1L23_adder_eqn = ( BG1_MonAReg[8] ) + ( GND ) + ( BG1L36 );
BG1L23 = SUM(BG1L23_adder_eqn);

--BG1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X24_Y5_N18
BG1L24_adder_eqn = ( BG1_MonAReg[8] ) + ( GND ) + ( BG1L36 );
BG1L24 = CARRY(BG1L24_adder_eqn);


--ZD9_mem[4][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87] at FF_X30_Y3_N49
--register power-up is low

ZD9_mem[4][87] = DFFEAS(ZD9L50, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L5, ZD9_mem[5][87],  ,  , ZD9_mem_used[5]);


--ZD9_mem[4][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88] at FF_X30_Y3_N58
--register power-up is low

ZD9_mem[4][88] = DFFEAS(ZD9L52, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L5, ZD9_mem[5][88],  ,  , ZD9_mem_used[5]);


--ZD9_mem[4][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19] at FF_X30_Y3_N13
--register power-up is low

ZD9_mem[4][19] = DFFEAS(ZD9L46, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L5, ZD9_mem[5][19],  ,  , ZD9_mem_used[5]);


--XD1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at MLABCELL_X25_Y9_N39
XD1_counter_comb_bita3_adder_eqn = ( XD1_counter_reg_bit[3] ) + ( !CC1_fifo_wr ) + ( XD1L11 );
XD1_counter_comb_bita3 = SUM(XD1_counter_comb_bita3_adder_eqn);

--XD1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at MLABCELL_X25_Y9_N39
XD1L15_adder_eqn = ( XD1_counter_reg_bit[3] ) + ( !CC1_fifo_wr ) + ( XD1L11 );
XD1L15 = CARRY(XD1L15_adder_eqn);


--XD1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at MLABCELL_X25_Y9_N30
XD1_counter_comb_bita0_adder_eqn = ( XD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
XD1_counter_comb_bita0 = SUM(XD1_counter_comb_bita0_adder_eqn);

--XD1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at MLABCELL_X25_Y9_N30
XD1L3_adder_eqn = ( XD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
XD1L3 = CARRY(XD1L3_adder_eqn);


--XD1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at MLABCELL_X25_Y9_N36
XD1_counter_comb_bita2_adder_eqn = ( XD1_counter_reg_bit[2] ) + ( !CC1_fifo_wr ) + ( XD1L7 );
XD1_counter_comb_bita2 = SUM(XD1_counter_comb_bita2_adder_eqn);

--XD1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at MLABCELL_X25_Y9_N36
XD1L11_adder_eqn = ( XD1_counter_reg_bit[2] ) + ( !CC1_fifo_wr ) + ( XD1L7 );
XD1L11 = CARRY(XD1L11_adder_eqn);


--XD1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at MLABCELL_X25_Y9_N33
XD1_counter_comb_bita1_adder_eqn = ( XD1_counter_reg_bit[1] ) + ( !CC1_fifo_wr ) + ( XD1L3 );
XD1_counter_comb_bita1 = SUM(XD1_counter_comb_bita1_adder_eqn);

--XD1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at MLABCELL_X25_Y9_N33
XD1L7_adder_eqn = ( XD1_counter_reg_bit[1] ) + ( !CC1_fifo_wr ) + ( XD1L3 );
XD1L7 = CARRY(XD1L7_adder_eqn);


--XD1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at MLABCELL_X25_Y9_N45
XD1_counter_comb_bita5_adder_eqn = ( XD1_counter_reg_bit[5] ) + ( !CC1_fifo_wr ) + ( XD1L19 );
XD1_counter_comb_bita5 = SUM(XD1_counter_comb_bita5_adder_eqn);


--XD1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at MLABCELL_X25_Y9_N42
XD1_counter_comb_bita4_adder_eqn = ( XD1_counter_reg_bit[4] ) + ( !CC1_fifo_wr ) + ( XD1L15 );
XD1_counter_comb_bita4 = SUM(XD1_counter_comb_bita4_adder_eqn);

--XD1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at MLABCELL_X25_Y9_N42
XD1L19_adder_eqn = ( XD1_counter_reg_bit[4] ) + ( !CC1_fifo_wr ) + ( XD1L15 );
XD1L19 = CARRY(XD1L19_adder_eqn);


--XD2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at MLABCELL_X28_Y9_N30
XD2_counter_comb_bita0_adder_eqn = ( XD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
XD2_counter_comb_bita0 = SUM(XD2_counter_comb_bita0_adder_eqn);

--XD2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at MLABCELL_X28_Y9_N30
XD2L3_adder_eqn = ( XD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
XD2L3 = CARRY(XD2L3_adder_eqn);


--NC1L2 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~1 at LABCELL_X37_Y11_N45
NC1L2_adder_eqn = ( !NC1_internal_counter[5] ) + ( VCC ) + ( NC1L7 );
NC1L2 = SUM(NC1L2_adder_eqn);

--NC1L3 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~2 at LABCELL_X37_Y11_N45
NC1L3_adder_eqn = ( !NC1_internal_counter[5] ) + ( VCC ) + ( NC1L7 );
NC1L3 = CARRY(NC1L3_adder_eqn);


--NC1L6 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~5 at LABCELL_X37_Y11_N42
NC1L6_adder_eqn = ( !NC1_internal_counter[4] ) + ( VCC ) + ( NC1L27 );
NC1L6 = SUM(NC1L6_adder_eqn);

--NC1L7 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~6 at LABCELL_X37_Y11_N42
NC1L7_adder_eqn = ( !NC1_internal_counter[4] ) + ( VCC ) + ( NC1L27 );
NC1L7 = CARRY(NC1L7_adder_eqn);


--NC1L10 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~9 at LABCELL_X37_Y11_N57
NC1L10_adder_eqn = ( !NC1_internal_counter[9] ) + ( VCC ) + ( NC1L15 );
NC1L10 = SUM(NC1L10_adder_eqn);


--NC1L14 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~13 at LABCELL_X37_Y11_N54
NC1L14_adder_eqn = ( !NC1_internal_counter[8] ) + ( VCC ) + ( NC1L19 );
NC1L14 = SUM(NC1L14_adder_eqn);

--NC1L15 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~14 at LABCELL_X37_Y11_N54
NC1L15_adder_eqn = ( !NC1_internal_counter[8] ) + ( VCC ) + ( NC1L19 );
NC1L15 = CARRY(NC1L15_adder_eqn);


--NC1L18 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~17 at LABCELL_X37_Y11_N51
NC1L18_adder_eqn = ( !NC1_internal_counter[7] ) + ( VCC ) + ( NC1L23 );
NC1L18 = SUM(NC1L18_adder_eqn);

--NC1L19 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~18 at LABCELL_X37_Y11_N51
NC1L19_adder_eqn = ( !NC1_internal_counter[7] ) + ( VCC ) + ( NC1L23 );
NC1L19 = CARRY(NC1L19_adder_eqn);


--NC1L22 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~21 at LABCELL_X37_Y11_N48
NC1L22_adder_eqn = ( !NC1_internal_counter[6] ) + ( VCC ) + ( NC1L3 );
NC1L22 = SUM(NC1L22_adder_eqn);

--NC1L23 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~22 at LABCELL_X37_Y11_N48
NC1L23_adder_eqn = ( !NC1_internal_counter[6] ) + ( VCC ) + ( NC1L3 );
NC1L23 = CARRY(NC1L23_adder_eqn);


--NC1L26 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~25 at LABCELL_X37_Y11_N39
NC1L26_adder_eqn = ( !NC1_internal_counter[3] ) + ( VCC ) + ( NC1L31 );
NC1L26 = SUM(NC1L26_adder_eqn);

--NC1L27 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~26 at LABCELL_X37_Y11_N39
NC1L27_adder_eqn = ( !NC1_internal_counter[3] ) + ( VCC ) + ( NC1L31 );
NC1L27 = CARRY(NC1L27_adder_eqn);


--NC1L30 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~29 at LABCELL_X37_Y11_N36
NC1L30_adder_eqn = ( !NC1_internal_counter[2] ) + ( VCC ) + ( NC1L35 );
NC1L30 = SUM(NC1L30_adder_eqn);

--NC1L31 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~30 at LABCELL_X37_Y11_N36
NC1L31_adder_eqn = ( !NC1_internal_counter[2] ) + ( VCC ) + ( NC1L35 );
NC1L31 = CARRY(NC1L31_adder_eqn);


--NC1L34 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~33 at LABCELL_X37_Y11_N33
NC1L34_adder_eqn = ( !NC1_internal_counter[1] ) + ( VCC ) + ( NC1L39 );
NC1L34 = SUM(NC1L34_adder_eqn);

--NC1L35 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~34 at LABCELL_X37_Y11_N33
NC1L35_adder_eqn = ( !NC1_internal_counter[1] ) + ( VCC ) + ( NC1L39 );
NC1L35 = CARRY(NC1L35_adder_eqn);


--NC1L38 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~37 at LABCELL_X37_Y11_N30
NC1L38_adder_eqn = ( !NC1_internal_counter[0] ) + ( VCC ) + ( !VCC );
NC1L38 = SUM(NC1L38_adder_eqn);

--NC1L39 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~38 at LABCELL_X37_Y11_N30
NC1L39_adder_eqn = ( !NC1_internal_counter[0] ) + ( VCC ) + ( !VCC );
NC1L39 = CARRY(NC1L39_adder_eqn);


--EG1_sr[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X22_Y5_N41
--register power-up is low

EG1_sr[22] = DFFEAS(EG1L70, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--SF1_break_readreg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X21_Y5_N58
--register power-up is low

SF1_break_readreg[20] = DFFEAS(SF1L35, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--BG1_MonDReg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X25_Y5_N34
--register power-up is low

BG1_MonDReg[20] = DFFEAS(BG1L82, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[20],  , BG1L84, !DG1_take_action_ocimem_b);


--SF1_break_readreg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X21_Y5_N49
--register power-up is low

SF1_break_readreg[19] = DFFEAS(SF1L33, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--BG1_MonDReg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X25_Y5_N25
--register power-up is low

BG1_MonDReg[19] = DFFEAS(BG1L80, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[19],  , BG1L84, !DG1_take_action_ocimem_b);


--EG1_sr[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X13_Y5_N44
--register power-up is low

EG1_sr[19] = DFFEAS(EG1L71, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--NG1_q_a[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[16] = NG1_q_a[16]_PORT_A_data_out[0];

--NG1_q_a[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[31] = NG1_q_a[16]_PORT_A_data_out[17];

--NG1_q_a[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[30] = NG1_q_a[16]_PORT_A_data_out[16];

--NG1_q_a[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[29] = NG1_q_a[16]_PORT_A_data_out[15];

--NG1_q_a[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[28] = NG1_q_a[16]_PORT_A_data_out[14];

--NG1_q_a[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[27] = NG1_q_a[16]_PORT_A_data_out[13];

--NG1_q_a[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[26] = NG1_q_a[16]_PORT_A_data_out[12];

--NG1_q_a[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[25] = NG1_q_a[16]_PORT_A_data_out[11];

--NG1_q_a[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[24] = NG1_q_a[16]_PORT_A_data_out[10];

--NG1_q_a[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[23] = NG1_q_a[16]_PORT_A_data_out[7];

--NG1_q_a[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[22] = NG1_q_a[16]_PORT_A_data_out[6];

--NG1_q_a[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[21] = NG1_q_a[16]_PORT_A_data_out[5];

--NG1_q_a[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[20] = NG1_q_a[16]_PORT_A_data_out[4];

--NG1_q_a[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[19] = NG1_q_a[16]_PORT_A_data_out[3];

--NG1_q_a[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[18] = NG1_q_a[16]_PORT_A_data_out[2];

--NG1_q_a[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X26_Y6_N0
NG1_q_a[16]_PORT_A_data_in = BUS(BG1L172, BG1L173, BG1L174, BG1L175, BG1L176, BG1L177, BG1L178, BG1L179, , , BG1L180, BG1L181, BG1L182, BG1L183, BG1L184, BG1L185, BG1L186, BG1L187, , );
NG1_q_a[16]_PORT_A_data_in_reg = DFFE(NG1_q_a[16]_PORT_A_data_in, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_address = BUS(BG1L143, BG1L144, BG1L145, BG1L146, BG1L147, BG1L148, BG1L149, BG1L150);
NG1_q_a[16]_PORT_A_address_reg = DFFE(NG1_q_a[16]_PORT_A_address, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_write_enable = BG1L189;
NG1_q_a[16]_PORT_A_write_enable_reg = DFFE(NG1_q_a[16]_PORT_A_write_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_read_enable = !BG1L189;
NG1_q_a[16]_PORT_A_read_enable_reg = DFFE(NG1_q_a[16]_PORT_A_read_enable, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_PORT_A_byte_mask = BUS(BG1L153, BG1L154);
NG1_q_a[16]_PORT_A_byte_mask_reg = DFFE(NG1_q_a[16]_PORT_A_byte_mask, NG1_q_a[16]_clock_0, , , NG1_q_a[16]_clock_enable_0);
NG1_q_a[16]_clock_0 = GLOBAL(VG1L41);
NG1_q_a[16]_clock_enable_0 = BG1_ociram_reset_req;
NG1_q_a[16]_PORT_A_data_out = MEMORY(NG1_q_a[16]_PORT_A_data_in_reg, , NG1_q_a[16]_PORT_A_address_reg, , NG1_q_a[16]_PORT_A_write_enable_reg, NG1_q_a[16]_PORT_A_read_enable_reg, , , NG1_q_a[16]_PORT_A_byte_mask_reg, , NG1_q_a[16]_clock_0, , NG1_q_a[16]_clock_enable_0, , , , , );
NG1_q_a[17] = NG1_q_a[16]_PORT_A_data_out[1];


--MF1_readdata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X28_Y7_N31
--register power-up is low

MF1_readdata[31] = DFFEAS(MF1L81, GLOBAL(VG1L41),  ,  ,  , NG1_q_a[31],  ,  , !MF1_address[8]);


--RC1_right_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6] at FF_X35_Y11_N20
--register power-up is low

RC1_right_channel_fifo_write_space[6] = DFFEAS(RC1L34, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--CC1L30 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at MLABCELL_X28_Y9_N18
CC1L30_adder_eqn = ( !UD1L5Q ) + ( VCC ) + ( CC1L47 );
CC1L30 = SUM(CC1L30_adder_eqn);


--RC1_right_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7] at FF_X35_Y11_N22
--register power-up is low

RC1_right_channel_fifo_write_space[7] = DFFEAS(RC1L38, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--RC1_left_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0] at FF_X34_Y11_N31
--register power-up is low

RC1_left_channel_fifo_write_space[0] = DFFEAS(RC1L2, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--RC1_left_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1] at FF_X34_Y11_N35
--register power-up is low

RC1_left_channel_fifo_write_space[1] = DFFEAS(RC1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--RC1_left_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2] at FF_X34_Y11_N37
--register power-up is low

RC1_left_channel_fifo_write_space[2] = DFFEAS(RC1L10, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--RC1_right_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2] at FF_X35_Y11_N7
--register power-up is low

RC1_right_channel_fifo_write_space[2] = DFFEAS(RC1L42, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--CC1L34 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at MLABCELL_X28_Y9_N6
CC1L34_adder_eqn = ( !XD1_counter_reg_bit[2] ) + ( GND ) + ( CC1L55 );
CC1L34 = SUM(CC1L34_adder_eqn);

--CC1L35 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at MLABCELL_X28_Y9_N6
CC1L35_adder_eqn = ( !XD1_counter_reg_bit[2] ) + ( GND ) + ( CC1L55 );
CC1L35 = CARRY(CC1L35_adder_eqn);


--RC1_right_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3] at FF_X35_Y11_N10
--register power-up is low

RC1_right_channel_fifo_write_space[3] = DFFEAS(RC1L46, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--CC1L38 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at MLABCELL_X28_Y9_N9
CC1L38_adder_eqn = ( !XD1L31Q ) + ( GND ) + ( CC1L35 );
CC1L38 = SUM(CC1L38_adder_eqn);

--CC1L39 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at MLABCELL_X28_Y9_N9
CC1L39_adder_eqn = ( !XD1L31Q ) + ( GND ) + ( CC1L35 );
CC1L39 = CARRY(CC1L39_adder_eqn);


--RC1_right_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4] at FF_X35_Y11_N13
--register power-up is low

RC1_right_channel_fifo_write_space[4] = DFFEAS(RC1L50, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--CC1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at MLABCELL_X28_Y9_N12
CC1L42_adder_eqn = ( !XD1_counter_reg_bit[4] ) + ( GND ) + ( CC1L39 );
CC1L42 = SUM(CC1L42_adder_eqn);

--CC1L43 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at MLABCELL_X28_Y9_N12
CC1L43_adder_eqn = ( !XD1_counter_reg_bit[4] ) + ( GND ) + ( CC1L39 );
CC1L43 = CARRY(CC1L43_adder_eqn);


--RC1_right_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5] at FF_X35_Y11_N16
--register power-up is low

RC1_right_channel_fifo_write_space[5] = DFFEAS(RC1L54, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--CC1L46 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at MLABCELL_X28_Y9_N15
CC1L46_adder_eqn = ( !XD1L34Q ) + ( GND ) + ( CC1L43 );
CC1L46 = SUM(CC1L46_adder_eqn);

--CC1L47 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at MLABCELL_X28_Y9_N15
CC1L47_adder_eqn = ( !XD1L34Q ) + ( GND ) + ( CC1L43 );
CC1L47 = CARRY(CC1L47_adder_eqn);


--RC1_right_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0] at FF_X35_Y11_N1
--register power-up is low

RC1_right_channel_fifo_write_space[0] = DFFEAS(RC1L58, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--CC1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at MLABCELL_X28_Y9_N0
CC1L50_adder_eqn = ( !XD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
CC1L50 = SUM(CC1L50_adder_eqn);

--CC1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at MLABCELL_X28_Y9_N0
CC1L51_adder_eqn = ( !XD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
CC1L51 = CARRY(CC1L51_adder_eqn);


--CC1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at MLABCELL_X28_Y9_N3
CC1L54_adder_eqn = ( !XD1L28Q ) + ( GND ) + ( CC1L51 );
CC1L54 = SUM(CC1L54_adder_eqn);

--CC1L55 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at MLABCELL_X28_Y9_N3
CC1L55_adder_eqn = ( !XD1L28Q ) + ( GND ) + ( CC1L51 );
CC1L55 = CARRY(CC1L55_adder_eqn);


--RC1_right_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1] at FF_X35_Y11_N4
--register power-up is low

RC1_right_channel_fifo_write_space[1] = DFFEAS(RC1L62, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--WC2_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X31_Y12_N14
--register power-up is low

WC2_full_dff = DFFEAS(WC2L3, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--YB1_done_adc_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync at FF_X35_Y12_N29
--register power-up is low

YB1_done_adc_channel_sync = DFFEAS(YB1L16, GLOBAL(VG1L41),  ,  ,  ,  ,  , KC1_r_sync_rst,  );


--QC1_data_in_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0] at FF_X25_Y11_N29
--register power-up is low

QC1_data_in_shift_reg[0] = DFFEAS(QC1L12, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--BD2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X25_Y11_N1
--register power-up is low

BD2_counter_reg_bit[0] = DFFEAS(BD2_counter_comb_bita0, GLOBAL(VG1L41),  ,  , BD2L1,  ,  , YB1L14,  );


--BD2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X25_Y11_N4
--register power-up is low

BD2_counter_reg_bit[1] = DFFEAS(BD2_counter_comb_bita1, GLOBAL(VG1L41),  ,  , BD2L1,  ,  , YB1L14,  );


--BD2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X25_Y11_N7
--register power-up is low

BD2_counter_reg_bit[2] = DFFEAS(BD2_counter_comb_bita2, GLOBAL(VG1L41),  ,  , BD2L1,  ,  , YB1L14,  );


--BD2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X25_Y11_N10
--register power-up is low

BD2_counter_reg_bit[3] = DFFEAS(BD2_counter_comb_bita3, GLOBAL(VG1L41),  ,  , BD2L1,  ,  , YB1L14,  );


--BD2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X25_Y11_N13
--register power-up is low

BD2_counter_reg_bit[4] = DFFEAS(BD2_counter_comb_bita4, GLOBAL(VG1L41),  ,  , BD2L1,  ,  , YB1L14,  );


--BD2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X25_Y11_N16
--register power-up is low

BD2_counter_reg_bit[5] = DFFEAS(BD2_counter_comb_bita5, GLOBAL(VG1L41),  ,  , BD2L1,  ,  , YB1L14,  );


--BD2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X25_Y11_N19
--register power-up is low

BD2_counter_reg_bit[6] = DFFEAS(BD2_counter_comb_bita6, GLOBAL(VG1L41),  ,  , BD2L1,  ,  , YB1L14,  );


--ZC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X27_Y11_N2
--register power-up is low

ZC2_counter_reg_bit[0] = DFFEAS(ZC2_counter_comb_bita0, GLOBAL(VG1L41),  ,  , ZC2L1,  ,  , YB1L14,  );


--ZC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X27_Y11_N5
--register power-up is low

ZC2_counter_reg_bit[1] = DFFEAS(ZC2_counter_comb_bita1, GLOBAL(VG1L41),  ,  , ZC2L1,  ,  , YB1L14,  );


--ZC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X27_Y11_N8
--register power-up is low

ZC2_counter_reg_bit[2] = DFFEAS(ZC2_counter_comb_bita2, GLOBAL(VG1L41),  ,  , ZC2L1,  ,  , YB1L14,  );


--ZC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X27_Y11_N10
--register power-up is low

ZC2_counter_reg_bit[3] = DFFEAS(ZC2_counter_comb_bita3, GLOBAL(VG1L41),  ,  , ZC2L1,  ,  , YB1L14,  );


--ZC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X27_Y11_N14
--register power-up is low

ZC2_counter_reg_bit[4] = DFFEAS(ZC2_counter_comb_bita4, GLOBAL(VG1L41),  ,  , ZC2L1,  ,  , YB1L14,  );


--ZC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X27_Y11_N17
--register power-up is low

ZC2_counter_reg_bit[5] = DFFEAS(ZC2_counter_comb_bita5, GLOBAL(VG1L41),  ,  , ZC2L1,  ,  , YB1L14,  );


--WC1_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X31_Y12_N16
--register power-up is low

WC1_full_dff = DFFEAS(WC1L3, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--BD1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X27_Y12_N1
--register power-up is low

BD1_counter_reg_bit[0] = DFFEAS(BD1_counter_comb_bita0, GLOBAL(VG1L41),  ,  , BD1L1,  ,  , YB1L14,  );


--BD1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X27_Y12_N4
--register power-up is low

BD1_counter_reg_bit[1] = DFFEAS(BD1_counter_comb_bita1, GLOBAL(VG1L41),  ,  , BD1L1,  ,  , YB1L14,  );


--BD1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X27_Y12_N7
--register power-up is low

BD1_counter_reg_bit[2] = DFFEAS(BD1_counter_comb_bita2, GLOBAL(VG1L41),  ,  , BD1L1,  ,  , YB1L14,  );


--BD1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X27_Y12_N10
--register power-up is low

BD1_counter_reg_bit[3] = DFFEAS(BD1_counter_comb_bita3, GLOBAL(VG1L41),  ,  , BD1L1,  ,  , YB1L14,  );


--BD1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X27_Y12_N13
--register power-up is low

BD1_counter_reg_bit[4] = DFFEAS(BD1_counter_comb_bita4, GLOBAL(VG1L41),  ,  , BD1L1,  ,  , YB1L14,  );


--BD1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X27_Y12_N16
--register power-up is low

BD1_counter_reg_bit[5] = DFFEAS(BD1_counter_comb_bita5, GLOBAL(VG1L41),  ,  , BD1L1,  ,  , YB1L14,  );


--BD1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X27_Y12_N20
--register power-up is low

BD1_counter_reg_bit[6] = DFFEAS(BD1_counter_comb_bita6, GLOBAL(VG1L41),  ,  , BD1L1,  ,  , YB1L14,  );


--ZC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X25_Y12_N32
--register power-up is low

ZC1_counter_reg_bit[0] = DFFEAS(ZC1_counter_comb_bita0, GLOBAL(VG1L41),  ,  , ZC1L1,  ,  , YB1L14,  );


--ZC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X25_Y12_N35
--register power-up is low

ZC1_counter_reg_bit[1] = DFFEAS(ZC1_counter_comb_bita1, GLOBAL(VG1L41),  ,  , ZC1L1,  ,  , YB1L14,  );


--ZC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X25_Y12_N38
--register power-up is low

ZC1_counter_reg_bit[2] = DFFEAS(ZC1_counter_comb_bita2, GLOBAL(VG1L41),  ,  , ZC1L1,  ,  , YB1L14,  );


--ZC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X25_Y12_N41
--register power-up is low

ZC1_counter_reg_bit[3] = DFFEAS(ZC1_counter_comb_bita3, GLOBAL(VG1L41),  ,  , ZC1L1,  ,  , YB1L14,  );


--ZC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X25_Y12_N44
--register power-up is low

ZC1_counter_reg_bit[4] = DFFEAS(ZC1_counter_comb_bita4, GLOBAL(VG1L41),  ,  , ZC1L1,  ,  , YB1L14,  );


--ZC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X25_Y12_N47
--register power-up is low

ZC1_counter_reg_bit[5] = DFFEAS(ZC1_counter_comb_bita5, GLOBAL(VG1L41),  ,  , ZC1L1,  ,  , YB1L14,  );


--AD2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X30_Y12_N31
--register power-up is low

AD2_counter_reg_bit[0] = DFFEAS(AD2_counter_comb_bita0, GLOBAL(VG1L41),  ,  , AD2L1,  ,  , YB1L14,  );


--ED1_shiftreg_data[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17] at FF_X35_Y13_N43
--register power-up is low

ED1_shiftreg_data[17] = DFFEAS(ED1L89, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--ED1_new_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data at FF_X33_Y15_N50
--register power-up is low

ED1_new_data = DFFEAS(ED1L23, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_external_read_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer at FF_X34_Y13_N7
--register power-up is low

ZB1_external_read_transfer = DFFEAS(ZB1L72, GLOBAL(VG1L41),  ,  , ZB1L123,  ,  , ZB1_internal_reset,  );


--ZB1_data_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0] at FF_X29_Y14_N28
--register power-up is low

ZB1_data_reg[0] = DFFEAS(ZB1L50, GLOBAL(VG1L41),  ,  , ZB1L57,  ,  , ZB1_internal_reset,  );


--CD1_data_out[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[1] at FF_X29_Y13_N52
--register power-up is low

CD1_data_out[1] = DFFEAS(DD1L3, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--QC1_data_in_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2] at FF_X25_Y11_N44
--register power-up is low

QC1_data_in_shift_reg[2] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[1],  , YB1L14, VCC);


--AD2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X30_Y12_N37
--register power-up is low

AD2_counter_reg_bit[2] = DFFEAS(AD2_counter_comb_bita2, GLOBAL(VG1L41),  ,  , AD2L1,  ,  , YB1L14,  );


--ZB1_data_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2] at FF_X29_Y14_N35
--register power-up is low

ZB1_data_reg[2] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L57, JF1_d_writedata[2],  , ZB1_internal_reset, VCC);


--CD1_data_out[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[3] at FF_X29_Y13_N19
--register power-up is low

CD1_data_out[3] = DFFEAS(DD1L5, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--AD1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X29_Y12_N38
--register power-up is low

AD1_counter_reg_bit[2] = DFFEAS(AD1_counter_comb_bita2, GLOBAL(VG1L41),  ,  , AD1L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10] at FF_X25_Y11_N26
--register power-up is low

QC1_data_in_shift_reg[10] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[9],  , YB1L14, VCC);


--RC1_left_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3] at FF_X34_Y11_N41
--register power-up is low

RC1_left_channel_fifo_write_space[3] = DFFEAS(RC1L14, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--QC1_data_in_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3] at FF_X25_Y11_N46
--register power-up is low

QC1_data_in_shift_reg[3] = DFFEAS(QC1L16, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--AD2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X30_Y12_N40
--register power-up is low

AD2_counter_reg_bit[3] = DFFEAS(AD2_counter_comb_bita3, GLOBAL(VG1L41),  ,  , AD2L1,  ,  , YB1L14,  );


--ZB1_data_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[3] at FF_X29_Y14_N49
--register power-up is low

ZB1_data_reg[3] = DFFEAS(ZB1L55, GLOBAL(VG1L41),  ,  , ZB1L57,  ,  , ZB1_internal_reset,  );


--CD1_data_out[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[4] at FF_X29_Y13_N37
--register power-up is low

CD1_data_out[4] = DFFEAS(DD1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--AD1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X29_Y12_N41
--register power-up is low

AD1_counter_reg_bit[3] = DFFEAS(AD1_counter_comb_bita3, GLOBAL(VG1L41),  ,  , AD1L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11] at FF_X25_Y11_N52
--register power-up is low

QC1_data_in_shift_reg[11] = DFFEAS(QC1L29, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--RC1_left_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4] at FF_X34_Y11_N43
--register power-up is low

RC1_left_channel_fifo_write_space[4] = DFFEAS(RC1L18, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--AD2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X30_Y12_N43
--register power-up is low

AD2_counter_reg_bit[4] = DFFEAS(AD2_counter_comb_bita4, GLOBAL(VG1L41),  ,  , AD2L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4] at FF_X25_Y11_N43
--register power-up is low

QC1_data_in_shift_reg[4] = DFFEAS(QC1L18, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--ZB1_data_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4] at FF_X29_Y14_N52
--register power-up is low

ZB1_data_reg[4] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L57, JF1_d_writedata[4],  , ZB1_internal_reset, VCC);


--CD1_data_out[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[5] at FF_X29_Y13_N7
--register power-up is low

CD1_data_out[5] = DFFEAS(DD1L7, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--AD1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X29_Y12_N43
--register power-up is low

AD1_counter_reg_bit[4] = DFFEAS(AD1_counter_comb_bita4, GLOBAL(VG1L41),  ,  , AD1L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12] at FF_X25_Y11_N49
--register power-up is low

QC1_data_in_shift_reg[12] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[11],  , YB1L14, VCC);


--RC1_left_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5] at FF_X34_Y11_N46
--register power-up is low

RC1_left_channel_fifo_write_space[5] = DFFEAS(RC1L22, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--AD2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X30_Y12_N47
--register power-up is low

AD2_counter_reg_bit[5] = DFFEAS(AD2_counter_comb_bita5, GLOBAL(VG1L41),  ,  , AD2L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5] at FF_X25_Y11_N31
--register power-up is low

QC1_data_in_shift_reg[5] = DFFEAS(QC1L20, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--ZB1_data_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5] at FF_X29_Y14_N25
--register power-up is low

ZB1_data_reg[5] = DFFEAS(ZB1L59, GLOBAL(VG1L41),  ,  , ZB1L57,  ,  , ZB1_internal_reset,  );


--CD1_data_out[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[6] at FF_X29_Y13_N13
--register power-up is low

CD1_data_out[6] = DFFEAS(DD1L8, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--AD1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X29_Y12_N47
--register power-up is low

AD1_counter_reg_bit[5] = DFFEAS(AD1_counter_comb_bita5, GLOBAL(VG1L41),  ,  , AD1L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13] at FF_X25_Y11_N35
--register power-up is low

QC1_data_in_shift_reg[13] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[12],  , YB1L14, VCC);


--RC1_left_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6] at FF_X34_Y11_N49
--register power-up is low

RC1_left_channel_fifo_write_space[6] = DFFEAS(RC1L26, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--AD2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X30_Y12_N50
--register power-up is low

AD2_counter_reg_bit[6] = DFFEAS(AD2_counter_comb_bita6, GLOBAL(VG1L41),  ,  , AD2L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6] at FF_X25_Y11_N34
--register power-up is low

QC1_data_in_shift_reg[6] = DFFEAS(QC1L22, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--ZB1_data_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6] at FF_X30_Y14_N14
--register power-up is low

ZB1_data_reg[6] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L57, JF1_d_writedata[6],  , ZB1_internal_reset, VCC);


--CD1_data_out[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[7] at FF_X29_Y13_N55
--register power-up is low

CD1_data_out[7] = DFFEAS(DD1L9, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--AD1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X29_Y12_N50
--register power-up is low

AD1_counter_reg_bit[6] = DFFEAS(AD1_counter_comb_bita6, GLOBAL(VG1L41),  ,  , AD1L1,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14] at FF_X25_Y11_N32
--register power-up is low

QC1_data_in_shift_reg[14] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[13],  , YB1L14, VCC);


--RC1_left_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7] at FF_X34_Y11_N52
--register power-up is low

RC1_left_channel_fifo_write_space[7] = DFFEAS(RC1L30, GLOBAL(VG1L41),  ,  ,  ,  ,  , !YB1L13,  );


--QC1_data_in_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7] at FF_X25_Y11_N47
--register power-up is low

QC1_data_in_shift_reg[7] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[6],  , YB1L14, VCC);


--ZB1_data_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7] at FF_X30_Y14_N7
--register power-up is low

ZB1_data_reg[7] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L57, JF1_d_writedata[7],  , ZB1_internal_reset, VCC);


--CD1_data_out[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[8] at FF_X29_Y13_N1
--register power-up is low

CD1_data_out[8] = DFFEAS(DD1L10, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--QC1_data_in_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15] at FF_X25_Y11_N41
--register power-up is low

QC1_data_in_shift_reg[15] = DFFEAS(QC1L35, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--QC1_data_in_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1] at FF_X25_Y11_N55
--register power-up is low

QC1_data_in_shift_reg[1] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[0],  , YB1L14, VCC);


--AD2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X30_Y12_N35
--register power-up is low

AD2_counter_reg_bit[1] = DFFEAS(AD2_counter_comb_bita1, GLOBAL(VG1L41),  ,  , AD2L1,  ,  , YB1L14,  );


--ZB1_data_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1] at FF_X29_Y14_N32
--register power-up is low

ZB1_data_reg[1] = DFFEAS(ZB1L52, GLOBAL(VG1L41),  ,  , ZB1L57,  ,  , ZB1_internal_reset,  );


--CD1_data_out[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[2] at FF_X29_Y13_N34
--register power-up is low

CD1_data_out[2] = DFFEAS(DD1L4, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--QC1_data_in_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8] at FF_X25_Y11_N40
--register power-up is low

QC1_data_in_shift_reg[8] = DFFEAS( , GLOBAL(VG1L41),  ,  , QC1L34, QC1_data_in_shift_reg[7],  , YB1L14, VCC);


--AD1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X29_Y12_N32
--register power-up is low

AD1_counter_reg_bit[0] = DFFEAS(AD1_counter_comb_bita0, GLOBAL(VG1L41),  ,  , AD1L1,  ,  , YB1L14,  );


--CD1_data_out[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[10] at FF_X31_Y13_N31
--register power-up is low

CD1_data_out[10] = DFFEAS(GD1L1, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_address_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0] at FF_X35_Y14_N40
--register power-up is low

ZB1_address_for_transfer[0] = DFFEAS(ZB1L12, GLOBAL(VG1L41),  ,  , ZB1L123,  ,  , ZB1L120,  );


--ZB1_data_reg[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[8] at FF_X31_Y14_N1
--register power-up is low

ZB1_data_reg[8] = DFFEAS(ZB1L63, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--QC1_data_in_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9] at FF_X25_Y11_N59
--register power-up is low

QC1_data_in_shift_reg[9] = DFFEAS(QC1L26, GLOBAL(VG1L41),  ,  , QC1L34,  ,  , YB1L14,  );


--AD1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X29_Y12_N35
--register power-up is low

AD1_counter_reg_bit[1] = DFFEAS(AD1_counter_comb_bita1, GLOBAL(VG1L41),  ,  , AD1L1,  ,  , YB1L14,  );


--PD1_rdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
PD1_rdata[0] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);

--PD1_rdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X26_Y7_N0
PD1_rdata[7] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);

--PD1_rdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X26_Y7_N0
PD1_rdata[6] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);

--PD1_rdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X26_Y7_N0
PD1_rdata[5] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);

--PD1_rdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X26_Y7_N0
PD1_rdata[4] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);

--PD1_rdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X26_Y7_N0
PD1_rdata[3] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);

--PD1_rdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X26_Y7_N0
PD1_rdata[2] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);

--PD1_rdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X26_Y7_N0
PD1_rdata[1] = AMPP_FUNCTION(CC1_fifo_wr, GND, VG1L41, VG1L41, PD1L26, CC1_rd_wfifo, CC1_fifo_wr, KC1_r_sync_rst, JF1_d_writedata[0], WD2_counter_reg_bit[0], WD2_counter_reg_bit[1], WD2_counter_reg_bit[2], WD2_counter_reg_bit[3], WD2_counter_reg_bit[4], WD2_counter_reg_bit[5], WD1_counter_reg_bit[0], WD1_counter_reg_bit[1], WD1_counter_reg_bit[2], WD1_counter_reg_bit[3], WD1_counter_reg_bit[4], WD1_counter_reg_bit[5], GND, GND, GND, GND, JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7]);


--PD1_count[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X21_Y7_N46
--register power-up is low

PD1_count[6] = AMPP_FUNCTION(A1L6, PD1L13, !Q1_clr_reg, !S1_state[4], PD1L62);


--EG1_sr[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X22_Y5_N47
--register power-up is low

EG1_sr[25] = DFFEAS(EG1L72, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--EG1_sr[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X17_Y5_N14
--register power-up is low

EG1_sr[5] = DFFEAS(EG1L73, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--SF1_break_readreg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X18_Y5_N28
--register power-up is low

SF1_break_readreg[3] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[3],  , SF1L25, VCC);


--EG1_sr[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X22_Y5_N50
--register power-up is low

EG1_sr[28] = DFFEAS(EG1L74, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--EG1_sr[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X22_Y5_N59
--register power-up is low

EG1_sr[27] = DFFEAS(EG1L75, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--EG1_sr[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X22_Y5_N44
--register power-up is low

EG1_sr[26] = DFFEAS(EG1L76, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--BG1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X24_Y5_N9
BG1L27_adder_eqn = ( BG1_MonAReg[5] ) + ( GND ) + ( BG1L12 );
BG1L27 = SUM(BG1L27_adder_eqn);

--BG1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X24_Y5_N9
BG1L28_adder_eqn = ( BG1_MonAReg[5] ) + ( GND ) + ( BG1L12 );
BG1L28 = CARRY(BG1L28_adder_eqn);


--BG1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X24_Y5_N12
BG1L31_adder_eqn = ( BG1_MonAReg[6] ) + ( GND ) + ( BG1L28 );
BG1L31 = SUM(BG1L31_adder_eqn);

--BG1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X24_Y5_N12
BG1L32_adder_eqn = ( BG1_MonAReg[6] ) + ( GND ) + ( BG1L28 );
BG1L32 = CARRY(BG1L32_adder_eqn);


--BG1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X24_Y5_N15
BG1L35_adder_eqn = ( BG1_MonAReg[7] ) + ( GND ) + ( BG1L32 );
BG1L35 = SUM(BG1L35_adder_eqn);

--BG1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X24_Y5_N15
BG1L36_adder_eqn = ( BG1_MonAReg[7] ) + ( GND ) + ( BG1L32 );
BG1L36 = CARRY(BG1L36_adder_eqn);


--ED1_shiftreg_data[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23] at FF_X34_Y13_N28
--register power-up is low

ED1_shiftreg_data[23] = DFFEAS(ED1L90, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23] at FF_X34_Y15_N23
--register power-up is low

ED1_shiftreg_mask[23] = DFFEAS(ED1L134, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10] at FF_X39_Y14_N32
--register power-up is low

RC1_data_out_shift_reg[10] = DFFEAS(RC1L97, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--SF1_break_readreg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X21_Y5_N23
--register power-up is low

SF1_break_readreg[17] = DFFEAS(SF1L30, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--BG1_MonDReg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X25_Y5_N29
--register power-up is low

BG1_MonDReg[17] = DFFEAS(BG1L77, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[17],  , BG1L84, !DG1_take_action_ocimem_b);


--ZD9_mem[5][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87] at FF_X29_Y3_N49
--register power-up is low

ZD9_mem[5][87] = DFFEAS(ZD9L59, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L6, ZD9_mem[6][87],  ,  , ZD9_mem_used[6]);


--ZD9_mem[5][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88] at FF_X29_Y3_N7
--register power-up is low

ZD9_mem[5][88] = DFFEAS(ZD9L61, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L6, ZD9_mem[6][88],  ,  , ZD9_mem_used[6]);


--ZD9_mem[5][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19] at FF_X29_Y3_N10
--register power-up is low

ZD9_mem[5][19] = DFFEAS(ZD9L55, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L6, ZD9_mem[6][19],  ,  , ZD9_mem_used[6]);


--XD2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at MLABCELL_X28_Y9_N36
XD2_counter_comb_bita2_adder_eqn = ( XD2_counter_reg_bit[2] ) + ( !CC1_wr_rfifo ) + ( XD2L7 );
XD2_counter_comb_bita2 = SUM(XD2_counter_comb_bita2_adder_eqn);

--XD2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at MLABCELL_X28_Y9_N36
XD2L11_adder_eqn = ( XD2_counter_reg_bit[2] ) + ( !CC1_wr_rfifo ) + ( XD2L7 );
XD2L11 = CARRY(XD2L11_adder_eqn);


--XD2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at MLABCELL_X28_Y9_N33
XD2_counter_comb_bita1_adder_eqn = ( XD2_counter_reg_bit[1] ) + ( !CC1_wr_rfifo ) + ( XD2L3 );
XD2_counter_comb_bita1 = SUM(XD2_counter_comb_bita1_adder_eqn);

--XD2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at MLABCELL_X28_Y9_N33
XD2L7_adder_eqn = ( XD2_counter_reg_bit[1] ) + ( !CC1_wr_rfifo ) + ( XD2L3 );
XD2L7 = CARRY(XD2L7_adder_eqn);


--XD2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at MLABCELL_X28_Y9_N42
XD2_counter_comb_bita4_adder_eqn = ( XD2_counter_reg_bit[4] ) + ( !CC1_wr_rfifo ) + ( XD2L15 );
XD2_counter_comb_bita4 = SUM(XD2_counter_comb_bita4_adder_eqn);

--XD2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at MLABCELL_X28_Y9_N42
XD2L19_adder_eqn = ( XD2_counter_reg_bit[4] ) + ( !CC1_wr_rfifo ) + ( XD2L15 );
XD2L19 = CARRY(XD2L19_adder_eqn);


--XD2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at MLABCELL_X28_Y9_N39
XD2_counter_comb_bita3_adder_eqn = ( XD2_counter_reg_bit[3] ) + ( !CC1_wr_rfifo ) + ( XD2L11 );
XD2_counter_comb_bita3 = SUM(XD2_counter_comb_bita3_adder_eqn);

--XD2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at MLABCELL_X28_Y9_N39
XD2L15_adder_eqn = ( XD2_counter_reg_bit[3] ) + ( !CC1_wr_rfifo ) + ( XD2L11 );
XD2L15 = CARRY(XD2L15_adder_eqn);


--XD2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at MLABCELL_X28_Y9_N45
XD2_counter_comb_bita5_adder_eqn = ( XD2_counter_reg_bit[5] ) + ( !CC1_wr_rfifo ) + ( XD2L19 );
XD2_counter_comb_bita5 = SUM(XD2_counter_comb_bita5_adder_eqn);


--EG1_sr[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X22_Y5_N14
--register power-up is low

EG1_sr[23] = DFFEAS(EG1L77, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--SF1_break_readreg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X21_Y5_N1
--register power-up is low

SF1_break_readreg[21] = DFFEAS(SF1L37, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--BG1_MonDReg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X25_Y5_N11
--register power-up is low

BG1_MonDReg[21] = DFFEAS(BG1L86, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[21],  , BG1L84, !DG1_take_action_ocimem_b);


--SF1_break_readreg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X18_Y5_N22
--register power-up is low

SF1_break_readreg[18] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[18],  , SF1L25, VCC);


--BG1_MonDReg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X25_Y5_N7
--register power-up is low

BG1_MonDReg[13] = DFFEAS(BG1L69, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[13],  , BG1L84, !DG1_take_action_ocimem_b);


--BG1_MonDReg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X24_Y7_N13
--register power-up is low

BG1_MonDReg[14] = DFFEAS(BG1L71, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[14],  , BG1L84, !DG1_take_action_ocimem_b);


--BG1_MonDReg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X25_Y5_N1
--register power-up is low

BG1_MonDReg[15] = DFFEAS(BG1L73, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[15],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~1 at LABCELL_X35_Y11_N18
RC1L34_adder_eqn = ( !AD4_counter_reg_bit[6] ) + ( GND ) + ( RC1L55 );
RC1L34 = SUM(RC1L34_adder_eqn);

--RC1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~2 at LABCELL_X35_Y11_N18
RC1L35_adder_eqn = ( !AD4_counter_reg_bit[6] ) + ( GND ) + ( RC1L55 );
RC1L35 = CARRY(RC1L35_adder_eqn);


--BG1_MonDReg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X25_Y5_N4
--register power-up is low

BG1_MonDReg[27] = DFFEAS(BG1L98, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[27],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~5 at LABCELL_X35_Y11_N21
RC1L38_adder_eqn = ( !WC4_full_dff ) + ( VCC ) + ( RC1L35 );
RC1L38 = SUM(RC1L38_adder_eqn);


--BG1_MonDReg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X25_Y5_N43
--register power-up is low

BG1_MonDReg[28] = DFFEAS(BG1L100, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[28],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~1 at MLABCELL_X34_Y11_N30
RC1L2_adder_eqn = ( !AD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RC1L2 = SUM(RC1L2_adder_eqn);

--RC1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~2 at MLABCELL_X34_Y11_N30
RC1L3_adder_eqn = ( !AD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RC1L3 = CARRY(RC1L3_adder_eqn);


--RC1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~5 at MLABCELL_X34_Y11_N33
RC1L6_adder_eqn = ( !AD3_counter_reg_bit[1] ) + ( GND ) + ( RC1L3 );
RC1L6 = SUM(RC1L6_adder_eqn);

--RC1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~6 at MLABCELL_X34_Y11_N33
RC1L7_adder_eqn = ( !AD3_counter_reg_bit[1] ) + ( GND ) + ( RC1L3 );
RC1L7 = CARRY(RC1L7_adder_eqn);


--BG1_MonDReg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X25_Y5_N46
--register power-up is low

BG1_MonDReg[30] = DFFEAS(BG1L103, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[30],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~9 at MLABCELL_X34_Y11_N36
RC1L10_adder_eqn = ( !AD3_counter_reg_bit[2] ) + ( GND ) + ( RC1L7 );
RC1L10 = SUM(RC1L10_adder_eqn);

--RC1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~10 at MLABCELL_X34_Y11_N36
RC1L11_adder_eqn = ( !AD3_counter_reg_bit[2] ) + ( GND ) + ( RC1L7 );
RC1L11 = CARRY(RC1L11_adder_eqn);


--RC1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~9 at LABCELL_X35_Y11_N6
RC1L42_adder_eqn = ( !AD4_counter_reg_bit[2] ) + ( GND ) + ( RC1L63 );
RC1L42 = SUM(RC1L42_adder_eqn);

--RC1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~10 at LABCELL_X35_Y11_N6
RC1L43_adder_eqn = ( !AD4_counter_reg_bit[2] ) + ( GND ) + ( RC1L63 );
RC1L43 = CARRY(RC1L43_adder_eqn);


--BG1_MonDReg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X25_Y5_N13
--register power-up is low

BG1_MonDReg[22] = DFFEAS(BG1L88, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[22],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L46 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~13 at LABCELL_X35_Y11_N9
RC1L46_adder_eqn = ( !AD4_counter_reg_bit[3] ) + ( GND ) + ( RC1L43 );
RC1L46 = SUM(RC1L46_adder_eqn);

--RC1L47 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~14 at LABCELL_X35_Y11_N9
RC1L47_adder_eqn = ( !AD4_counter_reg_bit[3] ) + ( GND ) + ( RC1L43 );
RC1L47 = CARRY(RC1L47_adder_eqn);


--BG1_MonDReg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X25_Y5_N16
--register power-up is low

BG1_MonDReg[23] = DFFEAS(BG1L90, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[23],  , BG1L84, !DG1_take_action_ocimem_b);


--BG1_MonDReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X25_Y5_N19
--register power-up is low

BG1_MonDReg[10] = DFFEAS(BG1L65, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[10],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L50 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~17 at LABCELL_X35_Y11_N12
RC1L50_adder_eqn = ( !AD4_counter_reg_bit[4] ) + ( GND ) + ( RC1L47 );
RC1L50 = SUM(RC1L50_adder_eqn);

--RC1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~18 at LABCELL_X35_Y11_N12
RC1L51_adder_eqn = ( !AD4_counter_reg_bit[4] ) + ( GND ) + ( RC1L47 );
RC1L51 = CARRY(RC1L51_adder_eqn);


--BG1_MonDReg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X25_Y5_N23
--register power-up is low

BG1_MonDReg[24] = DFFEAS(BG1L93, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[24],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~21 at LABCELL_X35_Y11_N15
RC1L54_adder_eqn = ( !AD4_counter_reg_bit[5] ) + ( GND ) + ( RC1L51 );
RC1L54 = SUM(RC1L54_adder_eqn);

--RC1L55 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~22 at LABCELL_X35_Y11_N15
RC1L55_adder_eqn = ( !AD4_counter_reg_bit[5] ) + ( GND ) + ( RC1L51 );
RC1L55 = CARRY(RC1L55_adder_eqn);


--BG1_MonDReg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X25_Y5_N49
--register power-up is low

BG1_MonDReg[25] = DFFEAS(BG1L95, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[25],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~25 at LABCELL_X35_Y11_N0
RC1L58_adder_eqn = ( !AD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RC1L58 = SUM(RC1L58_adder_eqn);

--RC1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~26 at LABCELL_X35_Y11_N0
RC1L59_adder_eqn = ( !AD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RC1L59 = CARRY(RC1L59_adder_eqn);


--BG1_MonDReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X25_Y5_N31
--register power-up is low

BG1_MonDReg[6] = DFFEAS(BG1L59, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[6],  , BG1L84, !DG1_take_action_ocimem_b);


--RC1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~29 at LABCELL_X35_Y11_N3
RC1L62_adder_eqn = ( !AD4_counter_reg_bit[1] ) + ( GND ) + ( RC1L59 );
RC1L62 = SUM(RC1L62_adder_eqn);

--RC1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~30 at LABCELL_X35_Y11_N3
RC1L63_adder_eqn = ( !AD4_counter_reg_bit[1] ) + ( GND ) + ( RC1L59 );
RC1L63 = CARRY(RC1L63_adder_eqn);


--BG1_MonDReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X23_Y6_N49
--register power-up is low

BG1_MonDReg[7] = DFFEAS(BG1L61, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[7],  , BG1L84, !DG1_take_action_ocimem_b);


--WD4_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X25_Y8_N30
WD4_counter_comb_bita0_adder_eqn = ( WD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD4_counter_comb_bita0 = SUM(WD4_counter_comb_bita0_adder_eqn);

--WD4L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X25_Y8_N30
WD4L3_adder_eqn = ( WD4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD4L3 = CARRY(WD4L3_adder_eqn);


--WD4_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X25_Y8_N33
WD4_counter_comb_bita1_adder_eqn = ( WD4_counter_reg_bit[1] ) + ( GND ) + ( WD4L3 );
WD4_counter_comb_bita1 = SUM(WD4_counter_comb_bita1_adder_eqn);

--WD4L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X25_Y8_N33
WD4L7_adder_eqn = ( WD4_counter_reg_bit[1] ) + ( GND ) + ( WD4L3 );
WD4L7 = CARRY(WD4L7_adder_eqn);


--WD4_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X25_Y8_N36
WD4_counter_comb_bita2_adder_eqn = ( WD4_counter_reg_bit[2] ) + ( GND ) + ( WD4L7 );
WD4_counter_comb_bita2 = SUM(WD4_counter_comb_bita2_adder_eqn);

--WD4L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X25_Y8_N36
WD4L11_adder_eqn = ( WD4_counter_reg_bit[2] ) + ( GND ) + ( WD4L7 );
WD4L11 = CARRY(WD4L11_adder_eqn);


--WD4_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X25_Y8_N39
WD4_counter_comb_bita3_adder_eqn = ( WD4_counter_reg_bit[3] ) + ( GND ) + ( WD4L11 );
WD4_counter_comb_bita3 = SUM(WD4_counter_comb_bita3_adder_eqn);

--WD4L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X25_Y8_N39
WD4L15_adder_eqn = ( WD4_counter_reg_bit[3] ) + ( GND ) + ( WD4L11 );
WD4L15 = CARRY(WD4L15_adder_eqn);


--WD4_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X25_Y8_N42
WD4_counter_comb_bita4_adder_eqn = ( WD4_counter_reg_bit[4] ) + ( GND ) + ( WD4L15 );
WD4_counter_comb_bita4 = SUM(WD4_counter_comb_bita4_adder_eqn);

--WD4L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X25_Y8_N42
WD4L19_adder_eqn = ( WD4_counter_reg_bit[4] ) + ( GND ) + ( WD4L15 );
WD4L19 = CARRY(WD4L19_adder_eqn);


--WD4_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X25_Y8_N45
WD4_counter_comb_bita5_adder_eqn = ( WD4_counter_reg_bit[5] ) + ( GND ) + ( WD4L19 );
WD4_counter_comb_bita5 = SUM(WD4_counter_comb_bita5_adder_eqn);


--WD3_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X25_Y8_N0
WD3_counter_comb_bita0_adder_eqn = ( WD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD3_counter_comb_bita0 = SUM(WD3_counter_comb_bita0_adder_eqn);

--WD3L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X25_Y8_N0
WD3L3_adder_eqn = ( WD3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD3L3 = CARRY(WD3L3_adder_eqn);


--WD3_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X25_Y8_N3
WD3_counter_comb_bita1_adder_eqn = ( WD3_counter_reg_bit[1] ) + ( GND ) + ( WD3L3 );
WD3_counter_comb_bita1 = SUM(WD3_counter_comb_bita1_adder_eqn);

--WD3L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X25_Y8_N3
WD3L7_adder_eqn = ( WD3_counter_reg_bit[1] ) + ( GND ) + ( WD3L3 );
WD3L7 = CARRY(WD3L7_adder_eqn);


--WD3_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X25_Y8_N6
WD3_counter_comb_bita2_adder_eqn = ( WD3_counter_reg_bit[2] ) + ( GND ) + ( WD3L7 );
WD3_counter_comb_bita2 = SUM(WD3_counter_comb_bita2_adder_eqn);

--WD3L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X25_Y8_N6
WD3L11_adder_eqn = ( WD3_counter_reg_bit[2] ) + ( GND ) + ( WD3L7 );
WD3L11 = CARRY(WD3L11_adder_eqn);


--WD3_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X25_Y8_N9
WD3_counter_comb_bita3_adder_eqn = ( WD3_counter_reg_bit[3] ) + ( GND ) + ( WD3L11 );
WD3_counter_comb_bita3 = SUM(WD3_counter_comb_bita3_adder_eqn);

--WD3L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X25_Y8_N9
WD3L15_adder_eqn = ( WD3_counter_reg_bit[3] ) + ( GND ) + ( WD3L11 );
WD3L15 = CARRY(WD3L15_adder_eqn);


--WD3_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X25_Y8_N12
WD3_counter_comb_bita4_adder_eqn = ( WD3_counter_reg_bit[4] ) + ( GND ) + ( WD3L15 );
WD3_counter_comb_bita4 = SUM(WD3_counter_comb_bita4_adder_eqn);

--WD3L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X25_Y8_N12
WD3L19_adder_eqn = ( WD3_counter_reg_bit[4] ) + ( GND ) + ( WD3L15 );
WD3L19 = CARRY(WD3L19_adder_eqn);


--WD3_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X25_Y8_N15
WD3_counter_comb_bita5_adder_eqn = ( WD3_counter_reg_bit[5] ) + ( GND ) + ( WD3L19 );
WD3_counter_comb_bita5 = SUM(WD3_counter_comb_bita5_adder_eqn);


--TC1_counting is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting at FF_X31_Y12_N43
--register power-up is low

TC1_counting = DFFEAS(TC1L17, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--BD2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at MLABCELL_X25_Y11_N0
BD2_counter_comb_bita0_adder_eqn = ( BD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD2_counter_comb_bita0 = SUM(BD2_counter_comb_bita0_adder_eqn);

--BD2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X25_Y11_N0
BD2L4_adder_eqn = ( BD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD2L4 = CARRY(BD2L4_adder_eqn);


--BD2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at MLABCELL_X25_Y11_N3
BD2_counter_comb_bita1_adder_eqn = ( BD2_counter_reg_bit[1] ) + ( GND ) + ( BD2L4 );
BD2_counter_comb_bita1 = SUM(BD2_counter_comb_bita1_adder_eqn);

--BD2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X25_Y11_N3
BD2L8_adder_eqn = ( BD2_counter_reg_bit[1] ) + ( GND ) + ( BD2L4 );
BD2L8 = CARRY(BD2L8_adder_eqn);


--BD2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at MLABCELL_X25_Y11_N6
BD2_counter_comb_bita2_adder_eqn = ( BD2_counter_reg_bit[2] ) + ( GND ) + ( BD2L8 );
BD2_counter_comb_bita2 = SUM(BD2_counter_comb_bita2_adder_eqn);

--BD2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X25_Y11_N6
BD2L12_adder_eqn = ( BD2_counter_reg_bit[2] ) + ( GND ) + ( BD2L8 );
BD2L12 = CARRY(BD2L12_adder_eqn);


--BD2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at MLABCELL_X25_Y11_N9
BD2_counter_comb_bita3_adder_eqn = ( BD2_counter_reg_bit[3] ) + ( GND ) + ( BD2L12 );
BD2_counter_comb_bita3 = SUM(BD2_counter_comb_bita3_adder_eqn);

--BD2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X25_Y11_N9
BD2L16_adder_eqn = ( BD2_counter_reg_bit[3] ) + ( GND ) + ( BD2L12 );
BD2L16 = CARRY(BD2L16_adder_eqn);


--BD2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at MLABCELL_X25_Y11_N12
BD2_counter_comb_bita4_adder_eqn = ( BD2_counter_reg_bit[4] ) + ( GND ) + ( BD2L16 );
BD2_counter_comb_bita4 = SUM(BD2_counter_comb_bita4_adder_eqn);

--BD2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X25_Y11_N12
BD2L20_adder_eqn = ( BD2_counter_reg_bit[4] ) + ( GND ) + ( BD2L16 );
BD2L20 = CARRY(BD2L20_adder_eqn);


--BD2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at MLABCELL_X25_Y11_N15
BD2_counter_comb_bita5_adder_eqn = ( BD2_counter_reg_bit[5] ) + ( GND ) + ( BD2L20 );
BD2_counter_comb_bita5 = SUM(BD2_counter_comb_bita5_adder_eqn);

--BD2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at MLABCELL_X25_Y11_N15
BD2L24_adder_eqn = ( BD2_counter_reg_bit[5] ) + ( GND ) + ( BD2L20 );
BD2L24 = CARRY(BD2L24_adder_eqn);


--BD2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at MLABCELL_X25_Y11_N18
BD2_counter_comb_bita6_adder_eqn = ( BD2_counter_reg_bit[6] ) + ( GND ) + ( BD2L24 );
BD2_counter_comb_bita6 = SUM(BD2_counter_comb_bita6_adder_eqn);


--WC2_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X30_Y12_N1
--register power-up is low

WC2_usedw_is_2_dff = DFFEAS(WC2L45, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--ZC2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X27_Y11_N0
ZC2_counter_comb_bita0_adder_eqn = ( ZC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC2_counter_comb_bita0 = SUM(ZC2_counter_comb_bita0_adder_eqn);

--ZC2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X27_Y11_N0
ZC2L4_adder_eqn = ( ZC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC2L4 = CARRY(ZC2L4_adder_eqn);


--ZC2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X27_Y11_N3
ZC2_counter_comb_bita1_adder_eqn = ( ZC2_counter_reg_bit[1] ) + ( GND ) + ( ZC2L4 );
ZC2_counter_comb_bita1 = SUM(ZC2_counter_comb_bita1_adder_eqn);

--ZC2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X27_Y11_N3
ZC2L8_adder_eqn = ( ZC2_counter_reg_bit[1] ) + ( GND ) + ( ZC2L4 );
ZC2L8 = CARRY(ZC2L8_adder_eqn);


--ZC2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X27_Y11_N6
ZC2_counter_comb_bita2_adder_eqn = ( ZC2_counter_reg_bit[2] ) + ( GND ) + ( ZC2L8 );
ZC2_counter_comb_bita2 = SUM(ZC2_counter_comb_bita2_adder_eqn);

--ZC2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X27_Y11_N6
ZC2L12_adder_eqn = ( ZC2_counter_reg_bit[2] ) + ( GND ) + ( ZC2L8 );
ZC2L12 = CARRY(ZC2L12_adder_eqn);


--ZC2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X27_Y11_N9
ZC2_counter_comb_bita3_adder_eqn = ( ZC2_counter_reg_bit[3] ) + ( GND ) + ( ZC2L12 );
ZC2_counter_comb_bita3 = SUM(ZC2_counter_comb_bita3_adder_eqn);

--ZC2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X27_Y11_N9
ZC2L16_adder_eqn = ( ZC2_counter_reg_bit[3] ) + ( GND ) + ( ZC2L12 );
ZC2L16 = CARRY(ZC2L16_adder_eqn);


--ZC2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X27_Y11_N12
ZC2_counter_comb_bita4_adder_eqn = ( ZC2_counter_reg_bit[4] ) + ( GND ) + ( ZC2L16 );
ZC2_counter_comb_bita4 = SUM(ZC2_counter_comb_bita4_adder_eqn);

--ZC2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X27_Y11_N12
ZC2L20_adder_eqn = ( ZC2_counter_reg_bit[4] ) + ( GND ) + ( ZC2L16 );
ZC2L20 = CARRY(ZC2L20_adder_eqn);


--ZC2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X27_Y11_N15
ZC2_counter_comb_bita5_adder_eqn = ( ZC2_counter_reg_bit[5] ) + ( GND ) + ( ZC2L20 );
ZC2_counter_comb_bita5 = SUM(ZC2_counter_comb_bita5_adder_eqn);


--BD1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X27_Y12_N0
BD1_counter_comb_bita0_adder_eqn = ( BD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD1_counter_comb_bita0 = SUM(BD1_counter_comb_bita0_adder_eqn);

--BD1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X27_Y12_N0
BD1L4_adder_eqn = ( BD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
BD1L4 = CARRY(BD1L4_adder_eqn);


--BD1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X27_Y12_N3
BD1_counter_comb_bita1_adder_eqn = ( BD1_counter_reg_bit[1] ) + ( GND ) + ( BD1L4 );
BD1_counter_comb_bita1 = SUM(BD1_counter_comb_bita1_adder_eqn);

--BD1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X27_Y12_N3
BD1L8_adder_eqn = ( BD1_counter_reg_bit[1] ) + ( GND ) + ( BD1L4 );
BD1L8 = CARRY(BD1L8_adder_eqn);


--BD1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X27_Y12_N6
BD1_counter_comb_bita2_adder_eqn = ( BD1_counter_reg_bit[2] ) + ( GND ) + ( BD1L8 );
BD1_counter_comb_bita2 = SUM(BD1_counter_comb_bita2_adder_eqn);

--BD1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X27_Y12_N6
BD1L12_adder_eqn = ( BD1_counter_reg_bit[2] ) + ( GND ) + ( BD1L8 );
BD1L12 = CARRY(BD1L12_adder_eqn);


--BD1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X27_Y12_N9
BD1_counter_comb_bita3_adder_eqn = ( BD1_counter_reg_bit[3] ) + ( GND ) + ( BD1L12 );
BD1_counter_comb_bita3 = SUM(BD1_counter_comb_bita3_adder_eqn);

--BD1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X27_Y12_N9
BD1L16_adder_eqn = ( BD1_counter_reg_bit[3] ) + ( GND ) + ( BD1L12 );
BD1L16 = CARRY(BD1L16_adder_eqn);


--BD1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X27_Y12_N12
BD1_counter_comb_bita4_adder_eqn = ( BD1_counter_reg_bit[4] ) + ( GND ) + ( BD1L16 );
BD1_counter_comb_bita4 = SUM(BD1_counter_comb_bita4_adder_eqn);

--BD1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X27_Y12_N12
BD1L20_adder_eqn = ( BD1_counter_reg_bit[4] ) + ( GND ) + ( BD1L16 );
BD1L20 = CARRY(BD1L20_adder_eqn);


--BD1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X27_Y12_N15
BD1_counter_comb_bita5_adder_eqn = ( BD1_counter_reg_bit[5] ) + ( GND ) + ( BD1L20 );
BD1_counter_comb_bita5 = SUM(BD1_counter_comb_bita5_adder_eqn);

--BD1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X27_Y12_N15
BD1L24_adder_eqn = ( BD1_counter_reg_bit[5] ) + ( GND ) + ( BD1L20 );
BD1L24 = CARRY(BD1L24_adder_eqn);


--BD1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X27_Y12_N18
BD1_counter_comb_bita6_adder_eqn = ( BD1_counter_reg_bit[6] ) + ( GND ) + ( BD1L24 );
BD1_counter_comb_bita6 = SUM(BD1_counter_comb_bita6_adder_eqn);


--WC1_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X27_Y12_N35
--register power-up is low

WC1_usedw_is_2_dff = DFFEAS(WC1L44, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--ZC1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at MLABCELL_X25_Y12_N30
ZC1_counter_comb_bita0_adder_eqn = ( ZC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC1_counter_comb_bita0 = SUM(ZC1_counter_comb_bita0_adder_eqn);

--ZC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at MLABCELL_X25_Y12_N30
ZC1L4_adder_eqn = ( ZC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
ZC1L4 = CARRY(ZC1L4_adder_eqn);


--ZC1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at MLABCELL_X25_Y12_N33
ZC1_counter_comb_bita1_adder_eqn = ( ZC1_counter_reg_bit[1] ) + ( GND ) + ( ZC1L4 );
ZC1_counter_comb_bita1 = SUM(ZC1_counter_comb_bita1_adder_eqn);

--ZC1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at MLABCELL_X25_Y12_N33
ZC1L8_adder_eqn = ( ZC1_counter_reg_bit[1] ) + ( GND ) + ( ZC1L4 );
ZC1L8 = CARRY(ZC1L8_adder_eqn);


--ZC1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at MLABCELL_X25_Y12_N36
ZC1_counter_comb_bita2_adder_eqn = ( ZC1_counter_reg_bit[2] ) + ( GND ) + ( ZC1L8 );
ZC1_counter_comb_bita2 = SUM(ZC1_counter_comb_bita2_adder_eqn);

--ZC1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at MLABCELL_X25_Y12_N36
ZC1L12_adder_eqn = ( ZC1_counter_reg_bit[2] ) + ( GND ) + ( ZC1L8 );
ZC1L12 = CARRY(ZC1L12_adder_eqn);


--ZC1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at MLABCELL_X25_Y12_N39
ZC1_counter_comb_bita3_adder_eqn = ( ZC1_counter_reg_bit[3] ) + ( GND ) + ( ZC1L12 );
ZC1_counter_comb_bita3 = SUM(ZC1_counter_comb_bita3_adder_eqn);

--ZC1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at MLABCELL_X25_Y12_N39
ZC1L16_adder_eqn = ( ZC1_counter_reg_bit[3] ) + ( GND ) + ( ZC1L12 );
ZC1L16 = CARRY(ZC1L16_adder_eqn);


--ZC1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at MLABCELL_X25_Y12_N42
ZC1_counter_comb_bita4_adder_eqn = ( ZC1_counter_reg_bit[4] ) + ( GND ) + ( ZC1L16 );
ZC1_counter_comb_bita4 = SUM(ZC1_counter_comb_bita4_adder_eqn);

--ZC1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at MLABCELL_X25_Y12_N42
ZC1L20_adder_eqn = ( ZC1_counter_reg_bit[4] ) + ( GND ) + ( ZC1L16 );
ZC1L20 = CARRY(ZC1L20_adder_eqn);


--ZC1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at MLABCELL_X25_Y12_N45
ZC1_counter_comb_bita5_adder_eqn = ( ZC1_counter_reg_bit[5] ) + ( GND ) + ( ZC1L20 );
ZC1_counter_comb_bita5 = SUM(ZC1_counter_comb_bita5_adder_eqn);


--AD2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X30_Y12_N30
AD2_counter_comb_bita0_adder_eqn = ( AD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD2_counter_comb_bita0 = SUM(AD2_counter_comb_bita0_adder_eqn);

--AD2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X30_Y12_N30
AD2L4_adder_eqn = ( AD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD2L4 = CARRY(AD2L4_adder_eqn);


--ED1_shiftreg_data[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16] at FF_X35_Y13_N26
--register power-up is low

ED1_shiftreg_data[16] = DFFEAS(ED1L91, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--CD1_data_out[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[17] at FF_X31_Y13_N25
--register power-up is low

CD1_data_out[17] = DFFEAS(GD1L2, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_address_for_transfer[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7] at FF_X35_Y14_N22
--register power-up is low

ZB1_address_for_transfer[7] = DFFEAS(ZB1L23, GLOBAL(VG1L41),  ,  , ZB1L123,  ,  , ZB1L120,  );


--ZB1_address_for_transfer[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6] at FF_X35_Y14_N13
--register power-up is low

ZB1_address_for_transfer[6] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L123, ZB1_address_reg[6],  , ZB1L120, VCC);


--AD2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X30_Y12_N36
AD2_counter_comb_bita2_adder_eqn = ( AD2_counter_reg_bit[2] ) + ( !QC1L4 ) + ( AD2L8 );
AD2_counter_comb_bita2 = SUM(AD2_counter_comb_bita2_adder_eqn);

--AD2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X30_Y12_N36
AD2L12_adder_eqn = ( AD2_counter_reg_bit[2] ) + ( !QC1L4 ) + ( AD2L8 );
AD2L12 = CARRY(AD2L12_adder_eqn);


--AD1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X29_Y12_N36
AD1_counter_comb_bita2_adder_eqn = ( AD1_counter_reg_bit[2] ) + ( !QC1L6 ) + ( AD1L8 );
AD1_counter_comb_bita2 = SUM(AD1_counter_comb_bita2_adder_eqn);

--AD1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X29_Y12_N36
AD1L12_adder_eqn = ( AD1_counter_reg_bit[2] ) + ( !QC1L6 ) + ( AD1L8 );
AD1L12 = CARRY(AD1L12_adder_eqn);


--RC1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~13 at MLABCELL_X34_Y11_N39
RC1L14_adder_eqn = ( !AD3L35Q ) + ( GND ) + ( RC1L11 );
RC1L14 = SUM(RC1L14_adder_eqn);

--RC1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~14 at MLABCELL_X34_Y11_N39
RC1L15_adder_eqn = ( !AD3L35Q ) + ( GND ) + ( RC1L11 );
RC1L15 = CARRY(RC1L15_adder_eqn);


--AD2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X30_Y12_N39
AD2_counter_comb_bita3_adder_eqn = ( AD2_counter_reg_bit[3] ) + ( !QC1L4 ) + ( AD2L12 );
AD2_counter_comb_bita3 = SUM(AD2_counter_comb_bita3_adder_eqn);

--AD2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X30_Y12_N39
AD2L16_adder_eqn = ( AD2_counter_reg_bit[3] ) + ( !QC1L4 ) + ( AD2L12 );
AD2L16 = CARRY(AD2L16_adder_eqn);


--AD1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X29_Y12_N39
AD1_counter_comb_bita3_adder_eqn = ( AD1_counter_reg_bit[3] ) + ( !QC1L6 ) + ( AD1L12 );
AD1_counter_comb_bita3 = SUM(AD1_counter_comb_bita3_adder_eqn);

--AD1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X29_Y12_N39
AD1L16_adder_eqn = ( AD1_counter_reg_bit[3] ) + ( !QC1L6 ) + ( AD1L12 );
AD1L16 = CARRY(AD1L16_adder_eqn);


--RC1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~17 at MLABCELL_X34_Y11_N42
RC1L18_adder_eqn = ( !AD3_counter_reg_bit[4] ) + ( GND ) + ( RC1L15 );
RC1L18 = SUM(RC1L18_adder_eqn);

--RC1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~18 at MLABCELL_X34_Y11_N42
RC1L19_adder_eqn = ( !AD3_counter_reg_bit[4] ) + ( GND ) + ( RC1L15 );
RC1L19 = CARRY(RC1L19_adder_eqn);


--AD2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X30_Y12_N42
AD2_counter_comb_bita4_adder_eqn = ( AD2_counter_reg_bit[4] ) + ( !QC1L4 ) + ( AD2L16 );
AD2_counter_comb_bita4 = SUM(AD2_counter_comb_bita4_adder_eqn);

--AD2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X30_Y12_N42
AD2L20_adder_eqn = ( AD2_counter_reg_bit[4] ) + ( !QC1L4 ) + ( AD2L16 );
AD2L20 = CARRY(AD2L20_adder_eqn);


--PD1_td_shift[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X22_Y7_N14
--register power-up is low

PD1_td_shift[8] = AMPP_FUNCTION(A1L6, PD1L83, !Q1_clr_reg, !S1_state[4], PD1L62);


--AD1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X29_Y12_N42
AD1_counter_comb_bita4_adder_eqn = ( AD1_counter_reg_bit[4] ) + ( !QC1L6 ) + ( AD1L16 );
AD1_counter_comb_bita4 = SUM(AD1_counter_comb_bita4_adder_eqn);

--AD1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X29_Y12_N42
AD1L20_adder_eqn = ( AD1_counter_reg_bit[4] ) + ( !QC1L6 ) + ( AD1L16 );
AD1L20 = CARRY(AD1L20_adder_eqn);


--RC1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~21 at MLABCELL_X34_Y11_N45
RC1L22_adder_eqn = ( !AD3_counter_reg_bit[5] ) + ( GND ) + ( RC1L19 );
RC1L22 = SUM(RC1L22_adder_eqn);

--RC1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~22 at MLABCELL_X34_Y11_N45
RC1L23_adder_eqn = ( !AD3_counter_reg_bit[5] ) + ( GND ) + ( RC1L19 );
RC1L23 = CARRY(RC1L23_adder_eqn);


--AD2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X30_Y12_N45
AD2_counter_comb_bita5_adder_eqn = ( AD2_counter_reg_bit[5] ) + ( !QC1L4 ) + ( AD2L20 );
AD2_counter_comb_bita5 = SUM(AD2_counter_comb_bita5_adder_eqn);

--AD2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X30_Y12_N45
AD2L24_adder_eqn = ( AD2_counter_reg_bit[5] ) + ( !QC1L4 ) + ( AD2L20 );
AD2L24 = CARRY(AD2L24_adder_eqn);


--AD1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X29_Y12_N45
AD1_counter_comb_bita5_adder_eqn = ( AD1_counter_reg_bit[5] ) + ( !QC1L6 ) + ( AD1L20 );
AD1_counter_comb_bita5 = SUM(AD1_counter_comb_bita5_adder_eqn);

--AD1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X29_Y12_N45
AD1L24_adder_eqn = ( AD1_counter_reg_bit[5] ) + ( !QC1L6 ) + ( AD1L20 );
AD1L24 = CARRY(AD1L24_adder_eqn);


--RC1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~25 at MLABCELL_X34_Y11_N48
RC1L26_adder_eqn = ( !AD3_counter_reg_bit[6] ) + ( GND ) + ( RC1L23 );
RC1L26 = SUM(RC1L26_adder_eqn);

--RC1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~26 at MLABCELL_X34_Y11_N48
RC1L27_adder_eqn = ( !AD3_counter_reg_bit[6] ) + ( GND ) + ( RC1L23 );
RC1L27 = CARRY(RC1L27_adder_eqn);


--AD2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X30_Y12_N48
AD2_counter_comb_bita6_adder_eqn = ( AD2_counter_reg_bit[6] ) + ( !QC1L4 ) + ( AD2L24 );
AD2_counter_comb_bita6 = SUM(AD2_counter_comb_bita6_adder_eqn);


--AD1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X29_Y12_N48
AD1_counter_comb_bita6_adder_eqn = ( AD1_counter_reg_bit[6] ) + ( !QC1L6 ) + ( AD1L24 );
AD1_counter_comb_bita6 = SUM(AD1_counter_comb_bita6_adder_eqn);


--RC1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~29 at MLABCELL_X34_Y11_N51
RC1L30_adder_eqn = ( !WC3_full_dff ) + ( VCC ) + ( RC1L27 );
RC1L30 = SUM(RC1L30_adder_eqn);


--AD2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X30_Y12_N33
AD2_counter_comb_bita1_adder_eqn = ( AD2_counter_reg_bit[1] ) + ( !QC1L4 ) + ( AD2L4 );
AD2_counter_comb_bita1 = SUM(AD2_counter_comb_bita1_adder_eqn);

--AD2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X30_Y12_N33
AD2L8_adder_eqn = ( AD2_counter_reg_bit[1] ) + ( !QC1L4 ) + ( AD2L4 );
AD2L8 = CARRY(AD2L8_adder_eqn);


--AD1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X29_Y12_N30
AD1_counter_comb_bita0_adder_eqn = ( AD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD1_counter_comb_bita0 = SUM(AD1_counter_comb_bita0_adder_eqn);

--AD1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X29_Y12_N30
AD1L4_adder_eqn = ( AD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AD1L4 = CARRY(AD1L4_adder_eqn);


--AD1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X29_Y12_N33
AD1_counter_comb_bita1_adder_eqn = ( AD1_counter_reg_bit[1] ) + ( !QC1L6 ) + ( AD1L4 );
AD1_counter_comb_bita1 = SUM(AD1_counter_comb_bita1_adder_eqn);

--AD1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X29_Y12_N33
AD1L8_adder_eqn = ( AD1_counter_reg_bit[1] ) + ( !QC1L6 ) + ( AD1L4 );
AD1L8 = CARRY(AD1L8_adder_eqn);


--WD2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X27_Y7_N0
WD2_counter_comb_bita0_adder_eqn = ( WD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD2_counter_comb_bita0 = SUM(WD2_counter_comb_bita0_adder_eqn);

--WD2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X27_Y7_N0
WD2L3_adder_eqn = ( WD2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD2L3 = CARRY(WD2L3_adder_eqn);


--WD2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X27_Y7_N3
WD2_counter_comb_bita1_adder_eqn = ( WD2_counter_reg_bit[1] ) + ( GND ) + ( WD2L3 );
WD2_counter_comb_bita1 = SUM(WD2_counter_comb_bita1_adder_eqn);

--WD2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X27_Y7_N3
WD2L7_adder_eqn = ( WD2_counter_reg_bit[1] ) + ( GND ) + ( WD2L3 );
WD2L7 = CARRY(WD2L7_adder_eqn);


--WD2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X27_Y7_N6
WD2_counter_comb_bita2_adder_eqn = ( WD2_counter_reg_bit[2] ) + ( GND ) + ( WD2L7 );
WD2_counter_comb_bita2 = SUM(WD2_counter_comb_bita2_adder_eqn);

--WD2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X27_Y7_N6
WD2L11_adder_eqn = ( WD2_counter_reg_bit[2] ) + ( GND ) + ( WD2L7 );
WD2L11 = CARRY(WD2L11_adder_eqn);


--WD2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X27_Y7_N9
WD2_counter_comb_bita3_adder_eqn = ( WD2_counter_reg_bit[3] ) + ( GND ) + ( WD2L11 );
WD2_counter_comb_bita3 = SUM(WD2_counter_comb_bita3_adder_eqn);

--WD2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X27_Y7_N9
WD2L15_adder_eqn = ( WD2_counter_reg_bit[3] ) + ( GND ) + ( WD2L11 );
WD2L15 = CARRY(WD2L15_adder_eqn);


--WD2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X27_Y7_N12
WD2_counter_comb_bita4_adder_eqn = ( WD2_counter_reg_bit[4] ) + ( GND ) + ( WD2L15 );
WD2_counter_comb_bita4 = SUM(WD2_counter_comb_bita4_adder_eqn);

--WD2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X27_Y7_N12
WD2L19_adder_eqn = ( WD2_counter_reg_bit[4] ) + ( GND ) + ( WD2L15 );
WD2L19 = CARRY(WD2L19_adder_eqn);


--WD2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X27_Y7_N15
WD2_counter_comb_bita5_adder_eqn = ( WD2_counter_reg_bit[5] ) + ( GND ) + ( WD2L19 );
WD2_counter_comb_bita5 = SUM(WD2_counter_comb_bita5_adder_eqn);


--WD1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X25_Y7_N30
WD1_counter_comb_bita0_adder_eqn = ( WD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD1_counter_comb_bita0 = SUM(WD1_counter_comb_bita0_adder_eqn);

--WD1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X25_Y7_N30
WD1L3_adder_eqn = ( WD1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
WD1L3 = CARRY(WD1L3_adder_eqn);


--WD1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X25_Y7_N33
WD1_counter_comb_bita1_adder_eqn = ( WD1_counter_reg_bit[1] ) + ( GND ) + ( WD1L3 );
WD1_counter_comb_bita1 = SUM(WD1_counter_comb_bita1_adder_eqn);

--WD1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X25_Y7_N33
WD1L7_adder_eqn = ( WD1_counter_reg_bit[1] ) + ( GND ) + ( WD1L3 );
WD1L7 = CARRY(WD1L7_adder_eqn);


--WD1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X25_Y7_N36
WD1_counter_comb_bita2_adder_eqn = ( WD1_counter_reg_bit[2] ) + ( GND ) + ( WD1L7 );
WD1_counter_comb_bita2 = SUM(WD1_counter_comb_bita2_adder_eqn);

--WD1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X25_Y7_N36
WD1L11_adder_eqn = ( WD1_counter_reg_bit[2] ) + ( GND ) + ( WD1L7 );
WD1L11 = CARRY(WD1L11_adder_eqn);


--WD1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X25_Y7_N39
WD1_counter_comb_bita3_adder_eqn = ( WD1_counter_reg_bit[3] ) + ( GND ) + ( WD1L11 );
WD1_counter_comb_bita3 = SUM(WD1_counter_comb_bita3_adder_eqn);

--WD1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X25_Y7_N39
WD1L15_adder_eqn = ( WD1_counter_reg_bit[3] ) + ( GND ) + ( WD1L11 );
WD1L15 = CARRY(WD1L15_adder_eqn);


--WD1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X25_Y7_N42
WD1_counter_comb_bita4_adder_eqn = ( WD1_counter_reg_bit[4] ) + ( GND ) + ( WD1L15 );
WD1_counter_comb_bita4 = SUM(WD1_counter_comb_bita4_adder_eqn);

--WD1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X25_Y7_N42
WD1L19_adder_eqn = ( WD1_counter_reg_bit[4] ) + ( GND ) + ( WD1L15 );
WD1L19 = CARRY(WD1L19_adder_eqn);


--WD1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X25_Y7_N45
WD1_counter_comb_bita5_adder_eqn = ( WD1_counter_reg_bit[5] ) + ( GND ) + ( WD1L19 );
WD1_counter_comb_bita5 = SUM(WD1_counter_comb_bita5_adder_eqn);


--PD1_count[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X21_Y7_N37
--register power-up is low

PD1_count[5] = AMPP_FUNCTION(A1L6, PD1L11, !Q1_clr_reg, !S1_state[4], PD1L62);


--SF1_break_readreg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X23_Y5_N16
--register power-up is low

SF1_break_readreg[24] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[24],  , SF1L25, VCC);


--EG1_sr[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X17_Y5_N17
--register power-up is low

EG1_sr[6] = DFFEAS(EG1L78, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--SF1_break_readreg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X16_Y5_N49
--register power-up is low

SF1_break_readreg[4] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[4],  , SF1L25, VCC);


--EG1_sr[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X22_Y5_N53
--register power-up is low

EG1_sr[29] = DFFEAS(EG1L79, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--SF1_break_readreg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X21_Y5_N34
--register power-up is low

SF1_break_readreg[27] = DFFEAS(SF1L45, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--SF1_break_readreg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X23_Y5_N31
--register power-up is low

SF1_break_readreg[26] = DFFEAS(SF1L43, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--SF1_break_readreg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X21_Y5_N4
--register power-up is low

SF1_break_readreg[25] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[25],  , SF1L25, VCC);


--EG1_sr[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X22_Y5_N56
--register power-up is low

EG1_sr[30] = DFFEAS(EG1L80, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--EG1_sr[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X13_Y5_N29
--register power-up is low

EG1_sr[32] = DFFEAS(EG1L84, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--ED1_shiftreg_data[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22] at FF_X34_Y13_N22
--register power-up is low

ED1_shiftreg_data[22] = DFFEAS(ED1L92, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22] at FF_X34_Y15_N20
--register power-up is low

ED1_shiftreg_mask[22] = DFFEAS(ED1L135, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9] at FF_X39_Y14_N35
--register power-up is low

RC1_data_out_shift_reg[9] = DFFEAS(RC1L98, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--EG1_sr[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X13_Y5_N26
--register power-up is low

EG1_sr[16] = DFFEAS(EG1L86, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--EG1_sr[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X22_Y5_N17
--register power-up is low

EG1_sr[24] = DFFEAS(EG1L89, GLOBAL(A1L6),  ,  , EG1L46,  ,  , EG1L45,  );


--SF1_break_readreg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X21_Y5_N52
--register power-up is low

SF1_break_readreg[22] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[22],  , SF1L25, VCC);


--BG1_MonDReg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X25_Y5_N56
--register power-up is low

BG1_MonDReg[31] = DFFEAS(BG1L105, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[31],  , BG1L84, !DG1_take_action_ocimem_b);


--ED1_shiftreg_data[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15] at FF_X35_Y13_N32
--register power-up is low

ED1_shiftreg_data[15] = DFFEAS(ED1L93, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--CD1_data_out[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[16] at FF_X33_Y13_N7
--register power-up is low

CD1_data_out[16] = DFFEAS(GD1L3, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_address_for_transfer[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5] at FF_X35_Y14_N46
--register power-up is low

ZB1_address_for_transfer[5] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L123, ZB1_address_reg[5],  , ZB1L120, VCC);


--PD1_count[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X21_Y7_N40
--register power-up is low

PD1_count[4] = AMPP_FUNCTION(A1L6, PD1_count[3], !Q1_clr_reg, !S1_state[4], GND, PD1L62);


--SF1_break_readreg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X18_Y5_N13
--register power-up is low

SF1_break_readreg[5] = DFFEAS(SF1L10, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--SF1_break_readreg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X23_Y5_N37
--register power-up is low

SF1_break_readreg[28] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[28],  , SF1L25, VCC);


--SF1_break_readreg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X23_Y5_N40
--register power-up is low

SF1_break_readreg[29] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[29],  , SF1L25, VCC);


--SF1_break_readreg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X21_Y5_N14
--register power-up is low

SF1_break_readreg[30] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[30],  , SF1L25, VCC);


--SF1_break_readreg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X21_Y5_N16
--register power-up is low

SF1_break_readreg[31] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[31],  , SF1L25, VCC);


--ED1_shiftreg_data[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21] at FF_X34_Y13_N14
--register power-up is low

ED1_shiftreg_data[21] = DFFEAS(ED1L94, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[21] at FF_X31_Y15_N52
--register power-up is low

ED1_shiftreg_mask[21] = DFFEAS(ED1L136, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8] at FF_X39_Y14_N38
--register power-up is low

RC1_data_out_shift_reg[8] = DFFEAS(RC1L99, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--SF1_break_readreg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X21_Y5_N43
--register power-up is low

SF1_break_readreg[15] = DFFEAS(SF1L27, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--EG1_sr[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X17_Y5_N47
--register power-up is low

EG1_sr[8] = DFFEAS(EG1L90, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--SF1_break_readreg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X21_Y5_N46
--register power-up is low

SF1_break_readreg[6] = DFFEAS(SF1L12, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--SF1_break_readreg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X21_Y5_N19
--register power-up is low

SF1_break_readreg[23] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[23],  , SF1L25, VCC);


--EG1_sr[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X17_Y5_N29
--register power-up is low

EG1_sr[14] = DFFEAS(EG1L91, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--EG1_sr[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X17_Y5_N11
--register power-up is low

EG1_sr[12] = DFFEAS(EG1L94, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--EG1_sr[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X17_Y5_N8
--register power-up is low

EG1_sr[11] = DFFEAS(EG1L95, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--EG1_sr[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X17_Y5_N26
--register power-up is low

EG1_sr[13] = DFFEAS(EG1L96, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--EG1_sr[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X17_Y5_N38
--register power-up is low

EG1_sr[9] = DFFEAS(EG1L97, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--EG1_sr[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X17_Y5_N41
--register power-up is low

EG1_sr[10] = DFFEAS(EG1L98, GLOBAL(A1L6),  ,  , EG1L23,  ,  , EG1L22,  );


--ED1_shiftreg_data[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[14] at FF_X35_Y13_N50
--register power-up is low

ED1_shiftreg_data[14] = DFFEAS(ED1L95, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--CD1_data_out[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[15] at FF_X33_Y13_N13
--register power-up is low

CD1_data_out[15] = DFFEAS(GD1L4, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_address_for_transfer[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4] at FF_X35_Y14_N49
--register power-up is low

ZB1_address_for_transfer[4] = DFFEAS( , GLOBAL(VG1L41),  ,  , ZB1L123, ZB1_address_reg[4],  , ZB1L120, VCC);


--PD1_count[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X21_Y7_N28
--register power-up is low

PD1_count[3] = AMPP_FUNCTION(A1L6, PD1_count[2], !Q1_clr_reg, !S1_state[4], GND, PD1L62);


--ED1_shiftreg_data[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[20] at FF_X34_Y13_N38
--register power-up is low

ED1_shiftreg_data[20] = DFFEAS(ED1L96, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[20] at FF_X31_Y15_N49
--register power-up is low

ED1_shiftreg_mask[20] = DFFEAS(ED1L137, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[7] at FF_X39_Y14_N41
--register power-up is low

RC1_data_out_shift_reg[7] = DFFEAS(RC1L100, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--SF1_break_readreg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X16_Y5_N34
--register power-up is low

SF1_break_readreg[7] = DFFEAS(SF1L14, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--SF1_break_readreg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X21_Y5_N37
--register power-up is low

SF1_break_readreg[13] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[13],  , SF1L25, VCC);


--SF1_break_readreg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X16_Y5_N32
--register power-up is low

SF1_break_readreg[14] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[14],  , SF1L25, VCC);


--SF1_break_readreg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X18_Y5_N55
--register power-up is low

SF1_break_readreg[11] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[11],  , SF1L25, VCC);


--SF1_break_readreg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X21_Y5_N10
--register power-up is low

SF1_break_readreg[10] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[10],  , SF1L25, VCC);


--SF1_break_readreg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X21_Y5_N7
--register power-up is low

SF1_break_readreg[12] = DFFEAS(SF1L21, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--SF1_break_readreg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X16_Y5_N52
--register power-up is low

SF1_break_readreg[8] = DFFEAS(SF1L16, GLOBAL(VG1L41),  ,  , SF1L24,  ,  , SF1L25,  );


--SF1_break_readreg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X18_Y5_N53
--register power-up is low

SF1_break_readreg[9] = DFFEAS( , GLOBAL(VG1L41),  ,  , SF1L24, DG1_jdo[9],  , SF1L25, VCC);


--ED1_shiftreg_data[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13] at FF_X35_Y13_N8
--register power-up is low

ED1_shiftreg_data[13] = DFFEAS(ED1L97, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--CD1_data_out[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[14] at FF_X33_Y13_N43
--register power-up is low

CD1_data_out[14] = DFFEAS(DD1L14, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_address_for_transfer[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3] at FF_X35_Y14_N58
--register power-up is low

ZB1_address_for_transfer[3] = DFFEAS(ZB1L18, GLOBAL(VG1L41),  ,  , ZB1L123,  ,  , ZB1L120,  );


--PD1_count[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X21_Y7_N22
--register power-up is low

PD1_count[2] = AMPP_FUNCTION(A1L6, PD1_count[1], !Q1_clr_reg, !S1_state[4], GND, PD1L62);


--ED1_shiftreg_data[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[19] at FF_X34_Y13_N44
--register power-up is low

ED1_shiftreg_data[19] = DFFEAS(ED1L98, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19] at FF_X30_Y15_N16
--register power-up is low

ED1_shiftreg_mask[19] = DFFEAS(ED1L138, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[6] at FF_X39_Y14_N7
--register power-up is low

RC1_data_out_shift_reg[6] = DFFEAS(RC1L101, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--ED1_shiftreg_data[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12] at FF_X35_Y13_N2
--register power-up is low

ED1_shiftreg_data[12] = DFFEAS(ED1L99, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--CD1_data_out[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[13] at FF_X31_Y13_N55
--register power-up is low

CD1_data_out[13] = DFFEAS(DD1L13, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_address_for_transfer[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2] at FF_X35_Y14_N25
--register power-up is low

ZB1_address_for_transfer[2] = DFFEAS(ZB1L16, GLOBAL(VG1L41),  ,  , ZB1L123,  ,  , ZB1L120,  );


--ED1_shiftreg_mask[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[18] at FF_X30_Y15_N14
--register power-up is low

ED1_shiftreg_mask[18] = DFFEAS(ED1L139, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5] at FF_X39_Y14_N10
--register power-up is low

RC1_data_out_shift_reg[5] = DFFEAS(RC1L102, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--ED1_shiftreg_data[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[11] at FF_X35_Y13_N56
--register power-up is low

ED1_shiftreg_data[11] = DFFEAS(ED1L100, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ED1L57,  );


--CD1_data_out[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[12] at FF_X31_Y13_N49
--register power-up is low

CD1_data_out[12] = DFFEAS(DD1L12, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ZB1_address_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1] at FF_X35_Y14_N31
--register power-up is low

ZB1_address_for_transfer[1] = DFFEAS(ZB1L14, GLOBAL(VG1L41),  ,  , ZB1L123,  ,  , ZB1L120,  );


--ED1_shiftreg_mask[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[17] at FF_X30_Y15_N47
--register power-up is low

ED1_shiftreg_mask[17] = DFFEAS(ED1L140, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4] at FF_X39_Y14_N14
--register power-up is low

RC1_data_out_shift_reg[4] = DFFEAS(RC1L103, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--CD1_data_out[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[11] at FF_X33_Y13_N37
--register power-up is low

CD1_data_out[11] = DFFEAS(DD1L11, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[16] at FF_X30_Y15_N44
--register power-up is low

ED1_shiftreg_mask[16] = DFFEAS(ED1L141, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[3] at FF_X39_Y14_N17
--register power-up is low

RC1_data_out_shift_reg[3] = DFFEAS(RC1L104, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--ED1_shiftreg_mask[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15] at FF_X30_Y15_N5
--register power-up is low

ED1_shiftreg_mask[15] = DFFEAS(ED1L142, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[2] at FF_X39_Y14_N44
--register power-up is low

RC1_data_out_shift_reg[2] = DFFEAS(RC1L105, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--ED1_shiftreg_mask[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14] at FF_X30_Y15_N1
--register power-up is low

ED1_shiftreg_mask[14] = DFFEAS(ED1L143, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1_data_out_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[1] at FF_X39_Y14_N47
--register power-up is low

RC1_data_out_shift_reg[1] = DFFEAS(RC1L106, GLOBAL(VG1L41),  ,  , RC1L90,  ,  , RC1L88,  );


--ED1_shiftreg_mask[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13] at FF_X30_Y15_N58
--register power-up is low

ED1_shiftreg_mask[13] = DFFEAS(ED1L144, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[12] at FF_X30_Y15_N55
--register power-up is low

ED1_shiftreg_mask[12] = DFFEAS(ED1L145, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--YC3_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X38_Y14_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[0] = YC3_q_b[0]_PORT_B_data_out[0];

--YC3_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[15] = YC3_q_b[0]_PORT_B_data_out[15];

--YC3_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[14] = YC3_q_b[0]_PORT_B_data_out[14];

--YC3_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[13] = YC3_q_b[0]_PORT_B_data_out[13];

--YC3_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[12] = YC3_q_b[0]_PORT_B_data_out[12];

--YC3_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[11] = YC3_q_b[0]_PORT_B_data_out[11];

--YC3_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[10] = YC3_q_b[0]_PORT_B_data_out[10];

--YC3_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[9] = YC3_q_b[0]_PORT_B_data_out[9];

--YC3_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[8] = YC3_q_b[0]_PORT_B_data_out[8];

--YC3_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[7] = YC3_q_b[0]_PORT_B_data_out[7];

--YC3_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[6] = YC3_q_b[0]_PORT_B_data_out[6];

--YC3_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[5] = YC3_q_b[0]_PORT_B_data_out[5];

--YC3_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[4] = YC3_q_b[0]_PORT_B_data_out[4];

--YC3_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[3] = YC3_q_b[0]_PORT_B_data_out[3];

--YC3_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[2] = YC3_q_b[0]_PORT_B_data_out[2];

--YC3_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X38_Y14_N0
YC3_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC3_q_b[0]_PORT_A_data_in_reg = DFFE(YC3_q_b[0]_PORT_A_data_in, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_A_address = BUS(BD3_counter_reg_bit[0], BD3_counter_reg_bit[1], BD3_counter_reg_bit[2], BD3_counter_reg_bit[3], BD3_counter_reg_bit[4], BD3_counter_reg_bit[5], BD3_counter_reg_bit[6]);
YC3_q_b[0]_PORT_A_address_reg = DFFE(YC3_q_b[0]_PORT_A_address, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_address = BUS(WC3L24, WC3L25, WC3L26, WC3L27, WC3L28, WC3L29, WC3L30);
YC3_q_b[0]_PORT_B_address_reg = DFFE(YC3_q_b[0]_PORT_B_address, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_PORT_A_write_enable = RC1L69;
YC3_q_b[0]_PORT_A_write_enable_reg = DFFE(YC3_q_b[0]_PORT_A_write_enable, YC3_q_b[0]_clock_0, , , );
YC3_q_b[0]_PORT_B_read_enable = VCC;
YC3_q_b[0]_PORT_B_read_enable_reg = DFFE(YC3_q_b[0]_PORT_B_read_enable, YC3_q_b[0]_clock_1, , , );
YC3_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC3_q_b[0]_clock_enable_0 = RC1L69;
YC3_q_b[0]_PORT_B_data_out = MEMORY(YC3_q_b[0]_PORT_A_data_in_reg, , YC3_q_b[0]_PORT_A_address_reg, YC3_q_b[0]_PORT_B_address_reg, YC3_q_b[0]_PORT_A_write_enable_reg, , , YC3_q_b[0]_PORT_B_read_enable_reg, , , YC3_q_b[0]_clock_0, YC3_q_b[0]_clock_1, YC3_q_b[0]_clock_enable_0, , , , , );
YC3_q_b[1] = YC3_q_b[0]_PORT_B_data_out[1];


--YC4_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X41_Y14_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[0] = YC4_q_b[0]_PORT_B_data_out[0];

--YC4_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[15] = YC4_q_b[0]_PORT_B_data_out[15];

--YC4_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[14] = YC4_q_b[0]_PORT_B_data_out[14];

--YC4_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[13] = YC4_q_b[0]_PORT_B_data_out[13];

--YC4_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[12] = YC4_q_b[0]_PORT_B_data_out[12];

--YC4_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[11] = YC4_q_b[0]_PORT_B_data_out[11];

--YC4_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[10] = YC4_q_b[0]_PORT_B_data_out[10];

--YC4_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[9] = YC4_q_b[0]_PORT_B_data_out[9];

--YC4_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[8] = YC4_q_b[0]_PORT_B_data_out[8];

--YC4_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[7] = YC4_q_b[0]_PORT_B_data_out[7];

--YC4_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[6] = YC4_q_b[0]_PORT_B_data_out[6];

--YC4_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[5] = YC4_q_b[0]_PORT_B_data_out[5];

--YC4_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[4] = YC4_q_b[0]_PORT_B_data_out[4];

--YC4_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[3] = YC4_q_b[0]_PORT_B_data_out[3];

--YC4_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[2] = YC4_q_b[0]_PORT_B_data_out[2];

--YC4_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X41_Y14_N0
YC4_q_b[0]_PORT_A_data_in = BUS(JF1_d_writedata[0], JF1_d_writedata[1], JF1_d_writedata[2], JF1_d_writedata[3], JF1_d_writedata[4], JF1_d_writedata[5], JF1_d_writedata[6], JF1_d_writedata[7], JF1_d_writedata[8], JF1_d_writedata[9], JF1_d_writedata[10], JF1_d_writedata[11], JF1_d_writedata[12], JF1_d_writedata[13], JF1_d_writedata[14], JF1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
YC4_q_b[0]_PORT_A_data_in_reg = DFFE(YC4_q_b[0]_PORT_A_data_in, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_A_address = BUS(BD4_counter_reg_bit[0], BD4_counter_reg_bit[1], BD4_counter_reg_bit[2], BD4_counter_reg_bit[3], BD4_counter_reg_bit[4], BD4_counter_reg_bit[5], BD4_counter_reg_bit[6]);
YC4_q_b[0]_PORT_A_address_reg = DFFE(YC4_q_b[0]_PORT_A_address, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_address = BUS(WC4L24, WC4L25, WC4L26, WC4L27, WC4L28, WC4L29, WC4L30);
YC4_q_b[0]_PORT_B_address_reg = DFFE(YC4_q_b[0]_PORT_B_address, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_PORT_A_write_enable = RC1L71;
YC4_q_b[0]_PORT_A_write_enable_reg = DFFE(YC4_q_b[0]_PORT_A_write_enable, YC4_q_b[0]_clock_0, , , );
YC4_q_b[0]_PORT_B_read_enable = VCC;
YC4_q_b[0]_PORT_B_read_enable_reg = DFFE(YC4_q_b[0]_PORT_B_read_enable, YC4_q_b[0]_clock_1, , , );
YC4_q_b[0]_clock_0 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_1 = GLOBAL(VG1L41);
YC4_q_b[0]_clock_enable_0 = RC1L71;
YC4_q_b[0]_PORT_B_data_out = MEMORY(YC4_q_b[0]_PORT_A_data_in_reg, , YC4_q_b[0]_PORT_A_address_reg, YC4_q_b[0]_PORT_B_address_reg, YC4_q_b[0]_PORT_A_write_enable_reg, , , YC4_q_b[0]_PORT_B_read_enable_reg, , , YC4_q_b[0]_clock_0, YC4_q_b[0]_clock_1, YC4_q_b[0]_clock_enable_0, , , , , );
YC4_q_b[1] = YC4_q_b[0]_PORT_B_data_out[1];


--ED1_shiftreg_mask[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11] at FF_X30_Y15_N53
--register power-up is low

ED1_shiftreg_mask[11] = DFFEAS(ED1L146, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[10] at FF_X30_Y15_N50
--register power-up is low

ED1_shiftreg_mask[10] = DFFEAS(ED1L147, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[9] at FF_X30_Y15_N35
--register power-up is low

ED1_shiftreg_mask[9] = DFFEAS(ED1L148, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8] at FF_X30_Y15_N41
--register power-up is low

ED1_shiftreg_mask[8] = DFFEAS(ED1L149, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[7] at FF_X30_Y15_N37
--register power-up is low

ED1_shiftreg_mask[7] = DFFEAS(ED1L150, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6] at FF_X30_Y15_N11
--register power-up is low

ED1_shiftreg_mask[6] = DFFEAS(ED1L151, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5] at FF_X30_Y15_N8
--register power-up is low

ED1_shiftreg_mask[5] = DFFEAS(ED1L152, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4] at FF_X30_Y15_N28
--register power-up is low

ED1_shiftreg_mask[4] = DFFEAS(ED1L153, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[3] at FF_X30_Y15_N26
--register power-up is low

ED1_shiftreg_mask[3] = DFFEAS(ED1L154, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2] at FF_X30_Y15_N23
--register power-up is low

ED1_shiftreg_mask[2] = DFFEAS(ED1L155, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1_shiftreg_mask[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[1] at FF_X30_Y15_N20
--register power-up is low

ED1_shiftreg_mask[1] = DFFEAS(ED1L156, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--RC1L107 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~18 at MLABCELL_X39_Y14_N0
RC1L107 = ( !RC1L123 & ( (YB1L13 & ((!RC1_read_left_channel & (RC1_data_out_shift_reg[0] & (RC1L89))) # (RC1_read_left_channel & (((YC3_q_b[0])))))) ) ) # ( RC1L123 & ( ((YB1L13 & ((!RC1_read_left_channel & (YC4_q_b[0])) # (RC1_read_left_channel & ((YC3_q_b[0])))))) ) );


--BG1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at LABCELL_X24_Y5_N48
BG1L119 = ( !BG1_jtag_ram_rd_d1 & ( (!DG1_take_action_ocimem_b & (!BG1_MonAReg[3] & (BG1_MonAReg[4] & (!BG1_MonAReg[2])))) # (DG1_take_action_ocimem_b & ((((DG1_jdo[32]))))) ) ) # ( BG1_jtag_ram_rd_d1 & ( (((!DG1_take_action_ocimem_b & (NG1_q_a[29])) # (DG1_take_action_ocimem_b & ((DG1_jdo[32]))))) ) );


--BG1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 at LABCELL_X24_Y5_N30
BG1L123 = ( !BG1_jtag_ram_rd_d1 & ( (!DG1_take_action_ocimem_b & (!BG1_MonAReg[3] & (((!BG1_MonAReg[2] & !BG1_MonAReg[4]))))) # (DG1_take_action_ocimem_b & (((DG1_jdo[8])))) ) ) # ( BG1_jtag_ram_rd_d1 & ( (((!DG1_take_action_ocimem_b & ((NG1_q_a[5]))) # (DG1_take_action_ocimem_b & (DG1_jdo[8])))) ) );


--BG1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 at LABCELL_X24_Y5_N36
BG1L127 = ( !BG1_jtag_ram_rd_d1 & ( (!DG1_take_action_ocimem_b & (BG1_MonAReg[3] & (((!BG1_MonAReg[2] & !BG1_MonAReg[4]))))) # (DG1_take_action_ocimem_b & (((DG1_jdo[21])))) ) ) # ( BG1_jtag_ram_rd_d1 & ( (((!DG1_take_action_ocimem_b & ((NG1_q_a[18]))) # (DG1_take_action_ocimem_b & (DG1_jdo[21])))) ) );


--ZB1L103 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~16 at LABCELL_X31_Y14_N42
ZB1L103 = ( !JF1_W_alu_result[3] & ( ((!JF1_W_alu_result[2] & (((ZB1_control_reg[1])))) # (JF1_W_alu_result[2] & (!ZB1_start_external_transfer & ((CD1_auto_init_complete))))) ) ) # ( JF1_W_alu_result[3] & ( ((!JF1_W_alu_result[2] & (((ZB1_address_reg[1])))) # (JF1_W_alu_result[2] & (ED1_shiftreg_data[2]))) ) );


--PD1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X21_Y7_N6
PD1L50 = AMPP_FUNCTION(!A1L7, !K1_splitter_nodes_receive_0[3], !S1_state[3], !S1_state[4], !PD1_state, !Q1_virtual_ir_scan_reg, !Q1_irf_reg[1][0]);


--JF1L853 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X45_Y5_N12
JF1L853 = ( !JF1_D_iw[14] & ( (!JF1_D_iw[13] & (JF1L621 & (!JF1_D_iw[16] & (JF1_D_iw[12] & !JF1_D_iw[11])))) ) ) # ( JF1_D_iw[14] & ( (!JF1_D_iw[13] & (JF1L621 & (JF1_D_iw[15] & (JF1_D_iw[12] & !JF1_D_iw[11])))) ) );


--JF1L1075 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X35_Y7_N36
JF1L1075 = ( !JF1_av_ld_waiting_for_data & ( ((JF1_E_new_inst & (JF1L770Q))) ) ) # ( JF1_av_ld_waiting_for_data & ( ((!JF1L1086Q) # ((!JE2L35 & (TE1L3 & !JE1L36)))) ) );


--EC1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~4 at MLABCELL_X25_Y2_N48
EC1L119 = ( !EC1_refresh_request & ( ((!EC1_m_state.000000001) # (((EC1_m_state.100000000 & !EC1L340)) # (EC1_m_state.000010000))) # (EC1L116) ) ) # ( EC1_refresh_request & ( (((!EC1L128 & ((EC1_m_state.000010000))))) # (EC1L116) ) );


--JF1L917 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at MLABCELL_X34_Y8_N36
JF1L917 = ( !JF1_R_ctrl_rd_ctl_reg & ( (!JF1L770Q & ((!JF1_R_ctrl_br_cmp & (JF1_W_alu_result[0])) # (JF1_R_ctrl_br_cmp & (((JF1_W_cmp_result)))))) # (JF1L770Q & ((((JF1_av_ld_byte0_data[0]))))) ) ) # ( JF1_R_ctrl_rd_ctl_reg & ( (!JF1L770Q & ((!JF1_R_ctrl_br_cmp & (JF1_W_control_rd_data[0])) # (JF1_R_ctrl_br_cmp & (((JF1_W_cmp_result)))))) # (JF1L770Q & ((((JF1_av_ld_byte0_data[0]))))) ) );


--DE1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at LABCELL_X31_Y5_N18
DE1L5 = ( !ME1L3 & ( (!ME1L21 & (YD9L4 & (JE4_count[0] & (!ME1L20)))) ) ) # ( ME1L3 & ( (!ME1L21 & (((DE1L10 & (!ME1L20 & YE2L2))))) ) );


--YD9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~0 at LABCELL_X31_Y4_N30
YD9L4 = ( !JE4_use_reg & ( (!ZD9_mem_used[7] & (((!HF1L1) # ((!JF1_d_byteenable[1] & !JF1_d_byteenable[0]))))) ) ) # ( JE4_use_reg & ( (!ZD9_mem_used[7] & ((!HF1L1) # ((!JE4_byteen_reg[0] & (!JE4_byteen_reg[1]))))) ) );


--EC1L377 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~9 at MLABCELL_X28_Y2_N0
EC1L377 = ( !HF1L118Q & ( (EC1L371 & (EC1L369 & (EC1L372 & (!EC1_active_addr[24] $ (HF1_entry_0[42]))))) ) ) # ( HF1L118Q & ( (EC1L371 & (EC1L369 & (EC1L372 & (!EC1_active_addr[24] $ (HF1_entry_1[42]))))) ) );


--A1L163 is GPIO_0[4]~output at IOOBUF_X54_Y0_N53
A1L163 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L166 is GPIO_0[5]~output at IOOBUF_X58_Y0_N59
A1L166 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L169 is GPIO_0[6]~output at IOOBUF_X60_Y0_N53
A1L169 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L172 is GPIO_0[7]~output at IOOBUF_X60_Y0_N36
A1L172 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L175 is GPIO_0[8]~output at IOOBUF_X58_Y0_N42
A1L175 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L178 is GPIO_0[9]~output at IOOBUF_X54_Y0_N36
A1L178 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L181 is GPIO_0[10]~output at IOOBUF_X56_Y0_N53
A1L181 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L184 is GPIO_0[11]~output at IOOBUF_X56_Y0_N36
A1L184 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L187 is GPIO_0[12]~output at IOOBUF_X50_Y0_N76
A1L187 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L190 is GPIO_0[13]~output at IOOBUF_X52_Y0_N36
A1L190 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L193 is GPIO_0[14]~output at IOOBUF_X52_Y0_N53
A1L193 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L196 is GPIO_0[15]~output at IOOBUF_X50_Y0_N93
A1L196 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L199 is GPIO_0[16]~output at IOOBUF_X68_Y0_N19
A1L199 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L202 is GPIO_0[17]~output at IOOBUF_X72_Y0_N19
A1L202 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L205 is GPIO_0[18]~output at IOOBUF_X50_Y0_N42
A1L205 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L208 is GPIO_0[19]~output at IOOBUF_X76_Y0_N2
A1L208 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L211 is GPIO_0[20]~output at IOOBUF_X58_Y0_N93
A1L211 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L214 is GPIO_0[21]~output at IOOBUF_X62_Y0_N36
A1L214 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L217 is GPIO_0[22]~output at IOOBUF_X54_Y0_N19
A1L217 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L220 is GPIO_0[23]~output at IOOBUF_X68_Y0_N36
A1L220 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L223 is GPIO_0[24]~output at IOOBUF_X76_Y0_N19
A1L223 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L226 is GPIO_0[25]~output at IOOBUF_X82_Y0_N42
A1L226 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L229 is GPIO_0[26]~output at IOOBUF_X66_Y0_N42
A1L229 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L232 is GPIO_0[27]~output at IOOBUF_X66_Y0_N59
A1L232 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L235 is GPIO_0[28]~output at IOOBUF_X70_Y0_N2
A1L235 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L238 is GPIO_0[29]~output at IOOBUF_X70_Y0_N19
A1L238 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L241 is GPIO_0[30]~output at IOOBUF_X62_Y0_N2
A1L241 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L244 is GPIO_0[31]~output at IOOBUF_X54_Y0_N2
A1L244 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L247 is GPIO_0[32]~output at IOOBUF_X50_Y0_N59
A1L247 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L250 is GPIO_0[33]~output at IOOBUF_X62_Y0_N19
A1L250 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L253 is GPIO_0[34]~output at IOOBUF_X58_Y0_N76
A1L253 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L256 is GPIO_0[35]~output at IOOBUF_X62_Y0_N53
A1L256 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L89 is DRAM_DQ[0]~output at IOOBUF_X24_Y0_N53
A1L89 = OUTPUT_BUFFER.O(.I(EC1_m_data[0]), .OE(!EC1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L92 is DRAM_DQ[1]~output at IOOBUF_X26_Y0_N93
A1L92 = OUTPUT_BUFFER.O(.I(EC1_m_data[1]), .OE(!EC1L353Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L95 is DRAM_DQ[2]~output at IOOBUF_X28_Y0_N36
A1L95 = OUTPUT_BUFFER.O(.I(EC1_m_data[2]), .OE(!EC1L354Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L98 is DRAM_DQ[3]~output at IOOBUF_X28_Y0_N53
A1L98 = OUTPUT_BUFFER.O(.I(EC1_m_data[3]), .OE(!EC1L355Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L101 is DRAM_DQ[4]~output at IOOBUF_X30_Y0_N53
A1L101 = OUTPUT_BUFFER.O(.I(EC1_m_data[4]), .OE(!EC1L356Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L104 is DRAM_DQ[5]~output at IOOBUF_X18_Y0_N76
A1L104 = OUTPUT_BUFFER.O(.I(EC1_m_data[5]), .OE(!EC1L357Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L107 is DRAM_DQ[6]~output at IOOBUF_X34_Y0_N59
A1L107 = OUTPUT_BUFFER.O(.I(EC1_m_data[6]), .OE(!EC1L358Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L110 is DRAM_DQ[7]~output at IOOBUF_X34_Y0_N42
A1L110 = OUTPUT_BUFFER.O(.I(EC1_m_data[7]), .OE(!EC1L359Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L113 is DRAM_DQ[8]~output at IOOBUF_X34_Y0_N76
A1L113 = OUTPUT_BUFFER.O(.I(EC1_m_data[8]), .OE(!EC1L360Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L116 is DRAM_DQ[9]~output at IOOBUF_X34_Y0_N93
A1L116 = OUTPUT_BUFFER.O(.I(EC1_m_data[9]), .OE(!EC1L361Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L119 is DRAM_DQ[10]~output at IOOBUF_X30_Y0_N36
A1L119 = OUTPUT_BUFFER.O(.I(EC1_m_data[10]), .OE(!EC1L362Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L122 is DRAM_DQ[11]~output at IOOBUF_X18_Y0_N93
A1L122 = OUTPUT_BUFFER.O(.I(EC1_m_data[11]), .OE(!EC1L363Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L125 is DRAM_DQ[12]~output at IOOBUF_X32_Y0_N53
A1L125 = OUTPUT_BUFFER.O(.I(EC1_m_data[12]), .OE(!EC1L364Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L128 is DRAM_DQ[13]~output at IOOBUF_X32_Y0_N36
A1L128 = OUTPUT_BUFFER.O(.I(EC1_m_data[13]), .OE(!EC1L365Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L131 is DRAM_DQ[14]~output at IOOBUF_X26_Y0_N76
A1L131 = OUTPUT_BUFFER.O(.I(EC1_m_data[14]), .OE(!EC1L366Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L134 is DRAM_DQ[15]~output at IOOBUF_X24_Y0_N36
A1L134 = OUTPUT_BUFFER.O(.I(EC1_m_data[15]), .OE(!EC1L367Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L24 is AUD_ADCLRCK~output at IOOBUF_X8_Y81_N19
A1L24 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L27 is AUD_BCLK~output at IOOBUF_X16_Y81_N19
A1L27 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L32 is AUD_DACLRCK~output at IOOBUF_X24_Y81_N2
A1L32 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L147 is FPGA_I2C_SDAT~output at IOOBUF_X12_Y81_N2
A1L147 = OUTPUT_BUFFER.O(.I(ED1L34), .OE(ED1L35), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L151 is GPIO_0[0]~output at IOOBUF_X64_Y0_N2
A1L151 = OUTPUT_BUFFER.O(.I(A1L26), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L154 is GPIO_0[1]~output at IOOBUF_X68_Y0_N2
A1L154 = OUTPUT_BUFFER.O(.I(RC1_serial_audio_out_data), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L157 is GPIO_0[2]~output at IOOBUF_X64_Y0_N19
A1L157 = OUTPUT_BUFFER.O(.I(A1L31), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L160 is GPIO_0[3]~output at IOOBUF_X72_Y0_N2
A1L160 = OUTPUT_BUFFER.O(.I(HC1_data_out), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--EC1_m_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] at DDIOOUTCELL_X28_Y0_N10
--register power-up is low

EC1_m_addr[4] = DFFEAS(EC1L139, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280,  ,  ,  ,  );


--EC1_m_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] at DDIOOUTCELL_X28_Y0_N27
--register power-up is low

EC1_m_addr[5] = DFFEAS(EC1L137, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280,  ,  ,  ,  );


--EC1_m_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] at DDIOOUTCELL_X26_Y0_N50
--register power-up is low

EC1_m_addr[10] = DFFEAS(EC1L132, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280,  ,  ,  ,  );


--EC1_m_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] at DDIOOUTCELL_X30_Y0_N10
--register power-up is low

EC1_m_addr[11] = DFFEAS(EC1L131, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280,  ,  ,  ,  );


--EC1_m_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12] at DDIOOUTCELL_X40_Y0_N44
--register power-up is low

EC1_m_addr[12] = DFFEAS(EC1L130, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L280,  ,  ,  ,  );


--EC1_m_bank[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0] at DDIOOUTCELL_X22_Y0_N27
--register power-up is low

EC1_m_bank[0] = DFFEAS(EC1L145, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L167,  ,  ,  ,  );


--EC1_m_bank[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1] at DDIOOUTCELL_X38_Y0_N61
--register power-up is low

EC1_m_bank[1] = DFFEAS(EC1L144, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L167,  ,  ,  ,  );


--EC1_m_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3] at DDIOOUTCELL_X18_Y0_N67
--register power-up is high

EC1_m_cmd[3] = DFFEAS(!EC1L79, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  ,  );


--EC1L291Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1 at FF_X24_Y2_N50
--register power-up is low

EC1L291Q = DFFEAS(EC1L81, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L293Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1 at FF_X24_Y2_N23
--register power-up is low

EC1L293Q = DFFEAS(EC1L80, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L289Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1 at FF_X24_Y2_N2
--register power-up is low

EC1L289Q = DFFEAS(EC1L82, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1] at DDIOOUTCELL_X36_Y0_N44
--register power-up is low

EC1_m_dqm[1] = DFFEAS(EC1L162, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L167,  ,  ,  ,  );


--EC1_m_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0] at DDIOOUTCELL_X20_Y0_N27
--register power-up is low

EC1_m_dqm[0] = DFFEAS(EC1L163, GLOBAL(VG1L41), !KC1_r_sync_rst,  , EC1L167,  ,  ,  ,  );


--count[1] is count[1] at FF_X24_Y4_N37
--register power-up is low

count[1] = DFFEAS(A1L45, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--ED1_s_serial_protocol.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE at FF_X33_Y15_N43
--register power-up is low

ED1_s_serial_protocol.STATE_0_IDLE = DFFEAS(ED1L31, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ED1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_clk~0 at LABCELL_X31_Y15_N39
ED1L33 = ( ED1_s_serial_protocol.STATE_0_IDLE & ( HD1_new_clk ) ) # ( !ED1_s_serial_protocol.STATE_0_IDLE );


--JE3_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|use_reg at FF_X25_Y10_N56
--register power-up is low

JE3_use_reg = DFFEAS(JE3L61, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE3L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[19]~0 at MLABCELL_X25_Y10_N27
JE3L59 = ( JE3_address_reg[1] & ( JE3_use_reg ) );


--LD1_edge is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|edge at FF_X22_Y13_N14
--register power-up is low

LD1_edge = DFFEAS(LD1L2, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--AC1_data_reg_1[8] is nios_system:NiosII|filter:filter_0|data_reg_1[8] at FF_X22_Y13_N44
--register power-up is low

AC1_data_reg_1[8] = DFFEAS(AC1L584, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1_data_reg_1[0] is nios_system:NiosII|filter:filter_0|data_reg_1[0] at FF_X22_Y13_N41
--register power-up is low

AC1_data_reg_1[0] = DFFEAS(AC1L573, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1_data_reg_1[2] is nios_system:NiosII|filter:filter_0|data_reg_1[2] at FF_X25_Y14_N29
--register power-up is low

AC1_data_reg_1[2] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L45,  ,  , VCC);


--AC1_data_reg_1[1] is nios_system:NiosII|filter:filter_0|data_reg_1[1] at FF_X27_Y14_N5
--register power-up is low

AC1_data_reg_1[1] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L44,  ,  , VCC);


--AC1L597 is nios_system:NiosII|filter:filter_0|Equal0~0 at LABCELL_X24_Y14_N15
AC1L597 = ( !AC1_data_reg_1[2] & ( !AC1_data_reg_1[1] ) );


--AC1_data_reg_1[15] is nios_system:NiosII|filter:filter_0|data_reg_1[15] at FF_X27_Y14_N23
--register power-up is low

AC1_data_reg_1[15] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L58,  ,  , VCC);


--AC1_data_reg_1[14] is nios_system:NiosII|filter:filter_0|data_reg_1[14] at FF_X27_Y14_N20
--register power-up is low

AC1_data_reg_1[14] = DFFEAS(AC1L594, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1_data_reg_1[13] is nios_system:NiosII|filter:filter_0|data_reg_1[13] at FF_X27_Y14_N53
--register power-up is low

AC1_data_reg_1[13] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L56,  ,  , VCC);


--AC1_data_reg_1[12] is nios_system:NiosII|filter:filter_0|data_reg_1[12] at FF_X27_Y14_N8
--register power-up is low

AC1_data_reg_1[12] = DFFEAS(AC1L591, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1_data_reg_1[11] is nios_system:NiosII|filter:filter_0|data_reg_1[11] at FF_X27_Y14_N2
--register power-up is low

AC1_data_reg_1[11] = DFFEAS(AC1L589, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1_data_reg_1[10] is nios_system:NiosII|filter:filter_0|data_reg_1[10] at FF_X27_Y14_N11
--register power-up is low

AC1_data_reg_1[10] = DFFEAS(AC1L587, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1L598 is nios_system:NiosII|filter:filter_0|Equal0~1 at LABCELL_X27_Y14_N48
AC1L598 = ( !AC1_data_reg_1[15] & ( !AC1_data_reg_1[13] & ( (!AC1_data_reg_1[11] & (!AC1_data_reg_1[14] & (!AC1_data_reg_1[10] & !AC1_data_reg_1[12]))) ) ) );


--AC1_data_reg_1[9] is nios_system:NiosII|filter:filter_0|data_reg_1[9] at FF_X27_Y14_N38
--register power-up is low

AC1_data_reg_1[9] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L52,  ,  , VCC);


--AC1_data_reg_1[7] is nios_system:NiosII|filter:filter_0|data_reg_1[7] at FF_X25_Y14_N11
--register power-up is low

AC1_data_reg_1[7] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L50,  ,  , VCC);


--AC1_data_reg_1[6] is nios_system:NiosII|filter:filter_0|data_reg_1[6] at FF_X27_Y14_N41
--register power-up is low

AC1_data_reg_1[6] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L49,  ,  , VCC);


--AC1_data_reg_1[5] is nios_system:NiosII|filter:filter_0|data_reg_1[5] at FF_X25_Y14_N41
--register power-up is low

AC1_data_reg_1[5] = DFFEAS(AC1L580, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1_data_reg_1[4] is nios_system:NiosII|filter:filter_0|data_reg_1[4] at FF_X25_Y14_N26
--register power-up is low

AC1_data_reg_1[4] = DFFEAS(AC1L578, GLOBAL(VG1L41), !LD1_edge,  , AC1L596,  ,  ,  ,  );


--AC1_data_reg_1[3] is nios_system:NiosII|filter:filter_0|data_reg_1[3] at FF_X25_Y14_N38
--register power-up is low

AC1_data_reg_1[3] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L596, JE3L46,  ,  , VCC);


--AC1L599 is nios_system:NiosII|filter:filter_0|Equal0~2 at MLABCELL_X25_Y14_N6
AC1L599 = ( !AC1_data_reg_1[9] & ( !AC1_data_reg_1[5] & ( (!AC1_data_reg_1[4] & (!AC1_data_reg_1[7] & (!AC1_data_reg_1[3] & !AC1_data_reg_1[6]))) ) ) );


--AC1L546 is nios_system:NiosII|filter:filter_0|coefs[0][0]~0 at LABCELL_X22_Y13_N6
AC1L546 = ( AC1L598 & ( AC1_data_reg_1[0] & ( (!AC1L599) # ((!AC1_data_reg_1[8]) # ((!AC1L597) # (LD1_edge))) ) ) ) # ( !AC1L598 & ( AC1_data_reg_1[0] ) ) # ( AC1L598 & ( !AC1_data_reg_1[0] ) ) # ( !AC1L598 & ( !AC1_data_reg_1[0] ) );


--AC1L550 is nios_system:NiosII|filter:filter_0|coefs[0][10]~1 at LABCELL_X22_Y13_N3
AC1L550 = ( AC1L598 & ( AC1_data_reg_1[8] & ( (!AC1L597) # ((!AC1_data_reg_1[0]) # ((!AC1L599) # (LD1_edge))) ) ) ) # ( !AC1L598 & ( AC1_data_reg_1[8] ) ) # ( AC1L598 & ( !AC1_data_reg_1[8] & ( (!AC1L597) # (((!AC1L599) # (LD1_edge)) # (AC1_data_reg_1[0])) ) ) ) # ( !AC1L598 & ( !AC1_data_reg_1[8] ) );


--AC1L548 is nios_system:NiosII|filter:filter_0|coefs[0][1]~2 at LABCELL_X22_Y13_N54
AC1L548 = ( AC1L598 & ( AC1_data_reg_1[0] ) ) # ( !AC1L598 & ( AC1_data_reg_1[0] ) ) # ( AC1L598 & ( !AC1_data_reg_1[0] & ( (!AC1L599) # (((!AC1L597) # (LD1_edge)) # (AC1_data_reg_1[8])) ) ) ) # ( !AC1L598 & ( !AC1_data_reg_1[0] ) );


--AC1L551 is nios_system:NiosII|filter:filter_0|coefs[10][10]~3 at LABCELL_X22_Y13_N24
AC1L551 = ( AC1L598 & ( AC1_data_reg_1[0] & ( (AC1L599 & (AC1_data_reg_1[8] & (AC1L597 & !LD1_edge))) ) ) ) # ( AC1L598 & ( !AC1_data_reg_1[0] & ( (AC1L599 & (!AC1_data_reg_1[8] & (AC1L597 & !LD1_edge))) ) ) );


--AC1_data_reg_0[0] is nios_system:NiosII|filter:filter_0|data_reg_0[0] at FF_X27_Y14_N44
--register power-up is low

AC1_data_reg_0[0] = DFFEAS( , GLOBAL(VG1L41), !LD1_edge,  , AC1L554, JE3L43,  ,  , VCC);


--AC1_data_reg_0[10] is nios_system:NiosII|filter:filter_0|data_reg_0[10] at FF_X27_Y14_N17
--register power-up is low

AC1_data_reg_0[10] = DFFEAS(JE3L53, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[11] is nios_system:NiosII|filter:filter_0|data_reg_0[11] at FF_X27_Y14_N32
--register power-up is low

AC1_data_reg_0[11] = DFFEAS(JE3L54, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[12] is nios_system:NiosII|filter:filter_0|data_reg_0[12] at FF_X27_Y14_N14
--register power-up is low

AC1_data_reg_0[12] = DFFEAS(JE3L55, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[13] is nios_system:NiosII|filter:filter_0|data_reg_0[13] at FF_X27_Y14_N35
--register power-up is low

AC1_data_reg_0[13] = DFFEAS(JE3L56, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[14] is nios_system:NiosII|filter:filter_0|data_reg_0[14] at FF_X27_Y14_N26
--register power-up is low

AC1_data_reg_0[14] = DFFEAS(JE3L57, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[15] is nios_system:NiosII|filter:filter_0|data_reg_0[15] at FF_X27_Y14_N47
--register power-up is low

AC1_data_reg_0[15] = DFFEAS(JE3L58, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[1] is nios_system:NiosII|filter:filter_0|data_reg_0[1] at FF_X27_Y14_N29
--register power-up is low

AC1_data_reg_0[1] = DFFEAS(JE3L44, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[2] is nios_system:NiosII|filter:filter_0|data_reg_0[2] at FF_X25_Y14_N56
--register power-up is low

AC1_data_reg_0[2] = DFFEAS(JE3L45, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[3] is nios_system:NiosII|filter:filter_0|data_reg_0[3] at FF_X25_Y14_N59
--register power-up is low

AC1_data_reg_0[3] = DFFEAS(JE3L46, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[4] is nios_system:NiosII|filter:filter_0|data_reg_0[4] at FF_X25_Y14_N14
--register power-up is low

AC1_data_reg_0[4] = DFFEAS(JE3L47, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[5] is nios_system:NiosII|filter:filter_0|data_reg_0[5] at FF_X25_Y14_N17
--register power-up is low

AC1_data_reg_0[5] = DFFEAS(JE3L48, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[6] is nios_system:NiosII|filter:filter_0|data_reg_0[6] at FF_X27_Y14_N56
--register power-up is low

AC1_data_reg_0[6] = DFFEAS(JE3L49, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[7] is nios_system:NiosII|filter:filter_0|data_reg_0[7] at FF_X25_Y14_N44
--register power-up is low

AC1_data_reg_0[7] = DFFEAS(JE3L50, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[8] is nios_system:NiosII|filter:filter_0|data_reg_0[8] at FF_X22_Y13_N32
--register power-up is low

AC1_data_reg_0[8] = DFFEAS(AC1L563, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AC1_data_reg_0[9] is nios_system:NiosII|filter:filter_0|data_reg_0[9] at FF_X27_Y14_N59
--register power-up is low

AC1_data_reg_0[9] = DFFEAS(JE3L52, GLOBAL(VG1L41), !LD1_edge,  , AC1L554,  ,  ,  ,  );


--AE4_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[1] at FF_X23_Y12_N2
--register power-up is low

AE4_wait_latency_counter[1] = DFFEAS(AE4L31, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PD1_rst1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X33_Y10_N49
--register power-up is low

PD1_rst1 = AMPP_FUNCTION(VG1L41, PD1L42, !KC1_r_sync_rst);


--JF1_d_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X31_Y7_N53
--register power-up is low

JF1_d_write = DFFEAS(JF1_E_st_stall, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1_write_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X31_Y7_N50
--register power-up is low

LE1_write_accepted = DFFEAS(LE1L12, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X34_Y8_N35
--register power-up is low

JF1_d_read = DFFEAS(JF1_d_read_nxt, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X31_Y7_N55
--register power-up is low

LE1_read_accepted = DFFEAS(LE1L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD11L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~0 at LABCELL_X31_Y7_N24
YD11L1 = ( PD1_rst1 & ( (!LE1_write_accepted & JF1L1141Q) ) );


--JF1_d_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X42_Y6_N4
--register power-up is low

JF1_d_byteenable[1] = DFFEAS(JF1L431, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X42_Y6_N2
--register power-up is low

JF1_d_byteenable[0] = DFFEAS(JF1L434, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|WideOr0~0 at MLABCELL_X28_Y10_N18
YD4L1 = ( JF1_d_byteenable[0] & ( (!JE3_byteen_reg[0] & (JE3_use_reg & !JE3_byteen_reg[1])) ) ) # ( !JF1_d_byteenable[0] & ( (!JE3_use_reg & (((!JF1_d_byteenable[1])))) # (JE3_use_reg & (!JE3_byteen_reg[0] & ((!JE3_byteen_reg[1])))) ) );


--ZD4_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X27_Y10_N43
--register power-up is low

ZD4_mem_used[1] = DFFEAS(ZD4L15, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ME1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0 at LABCELL_X35_Y6_N6
ME1L1 = ( !JF1_W_alu_result[18] & ( !JF1_W_alu_result[25] & ( (!JF1_W_alu_result[24] & (!JF1_W_alu_result[23] & (JF1_W_alu_result[26] & !JF1_W_alu_result[22]))) ) ) );


--ME1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~1 at LABCELL_X35_Y6_N39
ME1L2 = ( !JF1_W_alu_result[21] & ( (!JF1_W_alu_result[20] & !JF1_W_alu_result[19]) ) );


--ME1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X35_Y6_N42
ME1L4 = ( !JF1_W_alu_result[14] & ( !JF1_W_alu_result[15] & ( (!JF1_W_alu_result[16] & (JF1_W_alu_result[17] & !JF1_W_alu_result[13])) ) ) );


--ME1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at MLABCELL_X34_Y6_N0
ME1L7 = ( !JF1_W_alu_result[11] & ( !JF1_W_alu_result[10] & ( (JF1_W_alu_result[12] & (!JF1_W_alu_result[8] & (!JF1_W_alu_result[7] & !JF1_W_alu_result[9]))) ) ) );


--ME1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~0 at MLABCELL_X34_Y6_N30
ME1L14 = (!JF1_W_alu_result[3] & JF1_W_alu_result[6]);


--ME1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~1 at MLABCELL_X34_Y6_N24
ME1L15 = ( ME1L7 & ( ME1L14 & ( (ME1L2 & (ME1L4 & (ME1L1 & JF1_W_alu_result[5]))) ) ) );


--ME1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~2 at LABCELL_X33_Y6_N30
ME1L16 = ( JF1_W_alu_result[4] & ( !JF1_W_alu_result[2] ) );


--AE4_av_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_write at MLABCELL_X25_Y10_N12
AE4_av_write = ( !YD4L1 & ( ME1L16 & ( (!ZD4_mem_used[1] & (!AE4L30Q & (YD11L1 & ME1L15))) ) ) );


--JF1_d_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X40_Y10_N46
--register power-up is low

JF1_d_writedata[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[0],  ,  , VCC);


--JE3L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[0]~1 at MLABCELL_X28_Y10_N39
JE3L43 = ( JF1_d_writedata[0] & ( (!JE3_use_reg) # (JE3_data_reg[0]) ) ) # ( !JF1_d_writedata[0] & ( (JE3_data_reg[0] & JE3_use_reg) ) );


--JE3L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[10]~2 at LABCELL_X27_Y14_N15
JE3L53 = ( JE3_data_reg[10] & ( (JF1_d_writedata[10]) # (JE3_use_reg) ) ) # ( !JE3_data_reg[10] & ( (!JE3_use_reg & JF1_d_writedata[10]) ) );


--JE3L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[11]~3 at LABCELL_X27_Y14_N30
JE3L54 = ( JF1_d_writedata[11] & ( (!JE3_use_reg) # (JE3_data_reg[11]) ) ) # ( !JF1_d_writedata[11] & ( (JE3_use_reg & JE3_data_reg[11]) ) );


--JE3L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[12]~4 at LABCELL_X27_Y14_N12
JE3L55 = ( JE3_data_reg[12] & ( (JF1_d_writedata[12]) # (JE3_use_reg) ) ) # ( !JE3_data_reg[12] & ( (!JE3_use_reg & JF1_d_writedata[12]) ) );


--JE3L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[13]~5 at LABCELL_X27_Y14_N33
JE3L56 = (!JE3_use_reg & (JF1_d_writedata[13])) # (JE3_use_reg & ((JE3_data_reg[13])));


--JE3L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[14]~6 at LABCELL_X27_Y14_N24
JE3L57 = ( JE3_data_reg[14] & ( (JF1_d_writedata[14]) # (JE3_use_reg) ) ) # ( !JE3_data_reg[14] & ( (!JE3_use_reg & JF1_d_writedata[14]) ) );


--JE3L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[15]~7 at LABCELL_X27_Y14_N45
JE3L58 = ( JF1_d_writedata[15] & ( (!JE3_use_reg) # (JE3_data_reg[15]) ) ) # ( !JF1_d_writedata[15] & ( (JE3_use_reg & JE3_data_reg[15]) ) );


--JF1_d_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X40_Y10_N53
--register power-up is low

JF1_d_writedata[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[1],  ,  , VCC);


--JE3L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[1]~8 at LABCELL_X27_Y14_N27
JE3L44 = ( JE3_data_reg[1] & ( (JF1_d_writedata[1]) # (JE3_use_reg) ) ) # ( !JE3_data_reg[1] & ( (!JE3_use_reg & JF1_d_writedata[1]) ) );


--JF1_d_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X47_Y7_N17
--register power-up is low

JF1_d_writedata[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[2],  ,  , VCC);


--JE3L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[2]~9 at MLABCELL_X25_Y14_N54
JE3L45 = ( JF1_d_writedata[2] & ( (!JE3_use_reg) # (JE3_data_reg[2]) ) ) # ( !JF1_d_writedata[2] & ( (JE3_use_reg & JE3_data_reg[2]) ) );


--JF1_d_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X40_Y10_N8
--register power-up is low

JF1_d_writedata[3] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[3],  ,  , VCC);


--JE3L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[3]~10 at MLABCELL_X25_Y14_N57
JE3L46 = ( JE3_data_reg[3] & ( (JF1_d_writedata[3]) # (JE3_use_reg) ) ) # ( !JE3_data_reg[3] & ( (!JE3_use_reg & JF1_d_writedata[3]) ) );


--JF1_d_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X40_Y10_N11
--register power-up is low

JF1_d_writedata[4] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[4],  ,  , VCC);


--JE3L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[4]~11 at MLABCELL_X25_Y14_N12
JE3L47 = ( JE3_data_reg[4] & ( (JF1_d_writedata[4]) # (JE3_use_reg) ) ) # ( !JE3_data_reg[4] & ( (!JE3_use_reg & JF1_d_writedata[4]) ) );


--JF1_d_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X47_Y7_N20
--register power-up is low

JF1_d_writedata[5] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[5],  ,  , VCC);


--JE3L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[5]~12 at MLABCELL_X25_Y14_N15
JE3L48 = ( JE3_data_reg[5] & ( (JF1_d_writedata[5]) # (JE3_use_reg) ) ) # ( !JE3_data_reg[5] & ( (!JE3_use_reg & JF1_d_writedata[5]) ) );


--JF1_d_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X40_Y10_N17
--register power-up is low

JF1_d_writedata[6] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[6],  ,  , VCC);


--JE3L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[6]~13 at LABCELL_X27_Y14_N54
JE3L49 = ( JF1_d_writedata[6] & ( (!JE3_use_reg) # (JE3_data_reg[6]) ) ) # ( !JF1_d_writedata[6] & ( (JE3_use_reg & JE3_data_reg[6]) ) );


--JF1_d_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X40_Y10_N20
--register power-up is low

JF1_d_writedata[7] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[7],  ,  , VCC);


--JE3L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[7]~14 at MLABCELL_X25_Y14_N42
JE3L50 = ( JE3_data_reg[7] & ( (JE3_use_reg) # (JF1_d_writedata[7]) ) ) # ( !JE3_data_reg[7] & ( (JF1_d_writedata[7] & !JE3_use_reg) ) );


--JE3L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[8]~15 at MLABCELL_X25_Y13_N39
JE3L51 = ( JE3_use_reg & ( JF1_d_writedata[8] & ( JE3_data_reg[8] ) ) ) # ( !JE3_use_reg & ( JF1_d_writedata[8] ) ) # ( JE3_use_reg & ( !JF1_d_writedata[8] & ( JE3_data_reg[8] ) ) );


--JE3L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|out_data[9]~16 at LABCELL_X27_Y14_N57
JE3L52 = ( JF1_d_writedata[9] & ( (!JE3_use_reg) # (JE3_data_reg[9]) ) ) # ( !JF1_d_writedata[9] & ( (JE3_use_reg & JE3_data_reg[9]) ) );


--PD1_adapted_tdo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X22_Y7_N32
--register power-up is low

PD1_adapted_tdo = AMPP_FUNCTION(!A1L6, PD1_td_shift[0], !Q1_clr_reg, GND);


--EG1_sr[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X12_Y5_N38
--register power-up is low

EG1_sr[0] = DFFEAS(EG1L57, GLOBAL(A1L6),  ,  ,  ,  ,  ,  ,  );


--EG1_ir_out[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X12_Y5_N34
--register power-up is low

EG1_ir_out[0] = DFFEAS( , GLOBAL(A1L6),  ,  ,  , GG3_dreg[0],  ,  , VCC);


--EG1_ir_out[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X13_Y5_N22
--register power-up is low

EG1_ir_out[1] = DFFEAS( , GLOBAL(A1L6),  ,  ,  , GG2_dreg[0],  ,  , VCC);


--EC1_active_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[0] at FF_X31_Y2_N25
--register power-up is low

EC1_active_addr[0] = DFFEAS(HF1L137, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1_active_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11] at FF_X31_Y2_N29
--register power-up is low

EC1_active_addr[11] = DFFEAS(HF1L148, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1_m_state.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000 at FF_X28_Y2_N43
--register power-up is low

EC1_m_state.000001000 = DFFEAS(EC1L91, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_state.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000 at FF_X28_Y2_N40
--register power-up is low

EC1_m_state.000010000 = DFFEAS(EC1L98, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L166 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr9~0 at MLABCELL_X28_Y2_N33
EC1L166 = ( !EC1_m_state.000010000 & ( !EC1_m_state.000001000 ) );


--EC1_f_pop is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop at FF_X25_Y2_N22
--register power-up is low

EC1_f_pop = DFFEAS(EC1L129, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_rd_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address at FF_X25_Y4_N50
--register power-up is low

HF1_rd_address = DFFEAS(HF1L117, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_active_addr[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13] at FF_X35_Y2_N53
--register power-up is low

EC1_active_addr[13] = DFFEAS(HF1L150, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[31] at FF_X35_Y2_N20
--register power-up is low

HF1_entry_1[31] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L98,  ,  , VCC);


--HF1_entry_0[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[31] at FF_X36_Y2_N50
--register power-up is low

HF1_entry_0[31] = DFFEAS(JE4L98, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1L56 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~0 at LABCELL_X35_Y2_N18
EC1L56 = ( HF1_entry_1[31] & ( !EC1_active_addr[13] $ (((!HF1_entry_0[31] & !HF1L118Q))) ) ) # ( !HF1_entry_1[31] & ( !EC1_active_addr[13] $ (((!HF1_entry_0[31]) # (HF1L118Q))) ) );


--HF1_entries[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1] at FF_X29_Y2_N26
--register power-up is low

HF1_entries[1] = DFFEAS(HF1L8, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1_entries[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0] at FF_X29_Y2_N56
--register power-up is low

HF1_entries[0] = DFFEAS(HF1L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal1~0 at LABCELL_X29_Y2_N3
HF1L2 = ( !HF1_entries[1] & ( !HF1_entries[0] ) );


--EC1_active_addr[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20] at FF_X35_Y2_N2
--register power-up is low

EC1_active_addr[20] = DFFEAS(HF1L157, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[38] at FF_X35_Y2_N11
--register power-up is low

HF1_entry_1[38] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L105,  ,  , VCC);


--HF1_entry_0[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[38] at FF_X35_Y6_N53
--register power-up is low

HF1_entry_0[38] = DFFEAS(JE4L105, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[38]~0 at LABCELL_X35_Y2_N0
HF1L157 = ( HF1_entry_1[38] & ( (HF1_entry_0[38]) # (HF1L118Q) ) ) # ( !HF1_entry_1[38] & ( (!HF1L118Q & HF1_entry_0[38]) ) );


--EC1_active_addr[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21] at FF_X35_Y2_N41
--register power-up is low

EC1_active_addr[21] = DFFEAS(HF1L158, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[39] at FF_X35_Y2_N7
--register power-up is low

HF1_entry_1[39] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L106,  ,  , VCC);


--HF1_entry_0[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[39] at FF_X35_Y6_N56
--register power-up is low

HF1_entry_0[39] = DFFEAS(JE4L106, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[39]~1 at LABCELL_X35_Y2_N39
HF1L158 = ( HF1_entry_0[39] & ( (!HF1L118Q) # (HF1_entry_1[39]) ) ) # ( !HF1_entry_0[39] & ( (HF1L118Q & HF1_entry_1[39]) ) );


--EC1_active_addr[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[22] at FF_X35_Y2_N5
--register power-up is low

EC1_active_addr[22] = DFFEAS(HF1L159, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[40] at FF_X35_Y2_N44
--register power-up is low

HF1_entry_1[40] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L107,  ,  , VCC);


--HF1_entry_0[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[40] at FF_X36_Y2_N56
--register power-up is low

HF1_entry_0[40] = DFFEAS(JE4L107, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1_active_addr[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23] at FF_X35_Y2_N37
--register power-up is low

EC1_active_addr[23] = DFFEAS(HF1L160, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[41] at FF_X35_Y2_N25
--register power-up is low

HF1_entry_1[41] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L108,  ,  , VCC);


--HF1_entry_0[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[41] at FF_X35_Y6_N59
--register power-up is low

HF1_entry_0[41] = DFFEAS(JE4L108, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1L368 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~0 at LABCELL_X35_Y2_N42
EC1L368 = ( HF1_entry_1[40] & ( EC1L375 & ( (EC1L376 & (!EC1_active_addr[22] $ (((HF1L118Q) # (HF1_entry_0[40]))))) ) ) ) # ( !HF1_entry_1[40] & ( EC1L375 & ( (EC1L376 & (!EC1_active_addr[22] $ (((HF1_entry_0[40] & !HF1L118Q))))) ) ) );


--EC1_active_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10] at FF_X31_Y2_N11
--register power-up is low

EC1_active_addr[10] = DFFEAS(HF1L147, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[28] at FF_X31_Y2_N50
--register power-up is low

HF1_entry_1[28] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L95,  ,  , VCC);


--HF1_entry_0[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[28] at FF_X31_Y2_N47
--register power-up is low

HF1_entry_0[28] = DFFEAS(JE4L95, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[28]~2 at LABCELL_X31_Y2_N9
HF1L147 = ( HF1_entry_1[28] & ( (HF1_entry_0[28]) # (HF1L118Q) ) ) # ( !HF1_entry_1[28] & ( (!HF1L118Q & HF1_entry_0[28]) ) );


--EC1_active_addr[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[24] at FF_X28_Y2_N17
--register power-up is low

EC1_active_addr[24] = DFFEAS(HF1L161, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[42] at FF_X28_Y2_N2
--register power-up is low

HF1_entry_1[42] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L109,  ,  , VCC);


--HF1_entry_0[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[42] at FF_X35_Y6_N2
--register power-up is low

HF1_entry_0[42] = DFFEAS(JE4L109, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1_entry_1[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[29] at FF_X31_Y2_N41
--register power-up is low

HF1_entry_1[29] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L96,  ,  , VCC);


--HF1_entry_0[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[29] at FF_X31_Y2_N35
--register power-up is low

HF1_entry_0[29] = DFFEAS(JE4L96, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1_active_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12] at FF_X31_Y2_N8
--register power-up is low

EC1_active_addr[12] = DFFEAS(HF1L149, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[30] at FF_X31_Y2_N38
--register power-up is low

HF1_entry_1[30] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L97,  ,  , VCC);


--HF1_entry_0[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[30] at FF_X31_Y2_N44
--register power-up is low

HF1_entry_0[30] = DFFEAS(JE4L97, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1_active_rnw is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw at FF_X28_Y2_N20
--register power-up is low

EC1_active_rnw = DFFEAS( , GLOBAL(VG1L41),  ,  , EC1L224, HF1L162,  ,  , VCC);


--HF1_entry_1[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43] at FF_X28_Y2_N26
--register power-up is low

HF1_entry_1[43] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, YD9L9,  ,  , VCC);


--HF1_entry_0[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43] at FF_X29_Y2_N7
--register power-up is low

HF1_entry_0[43] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L54, YD9L9,  ,  , VCC);


--EC1_active_cs_n is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n at FF_X25_Y2_N13
--register power-up is low

EC1_active_cs_n = DFFEAS(EC1L200, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--EC1L369 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~1 at MLABCELL_X28_Y2_N24
EC1L369 = ( HF1_entry_0[43] & ( (!EC1_active_cs_n & (!EC1_active_rnw $ (((!HF1L118Q) # (HF1_entry_1[43]))))) ) ) # ( !HF1_entry_0[43] & ( (!EC1_active_cs_n & (!EC1_active_rnw $ (((HF1L118Q & HF1_entry_1[43]))))) ) );


--EC1_active_addr[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14] at FF_X36_Y3_N29
--register power-up is low

EC1_active_addr[14] = DFFEAS(HF1L151, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[32] at FF_X36_Y3_N11
--register power-up is low

HF1_entry_1[32] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L99,  ,  , VCC);


--HF1_entry_0[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[32] at FF_X36_Y3_N41
--register power-up is low

HF1_entry_0[32] = DFFEAS(JE4L99, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1_active_addr[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15] at FF_X36_Y3_N25
--register power-up is low

EC1_active_addr[15] = DFFEAS(HF1L152, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[33] at FF_X36_Y3_N58
--register power-up is low

HF1_entry_1[33] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L100,  ,  , VCC);


--HF1_entry_0[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[33] at FF_X36_Y3_N2
--register power-up is low

HF1_entry_0[33] = DFFEAS(JE4L100, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1_active_addr[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16] at FF_X36_Y3_N22
--register power-up is low

EC1_active_addr[16] = DFFEAS(HF1L153, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[34] at FF_X36_Y3_N55
--register power-up is low

HF1_entry_1[34] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L101,  ,  , VCC);


--HF1_entry_0[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[34] at FF_X36_Y3_N17
--register power-up is low

HF1_entry_0[34] = DFFEAS(JE4L101, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1_active_addr[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17] at FF_X36_Y3_N20
--register power-up is low

EC1_active_addr[17] = DFFEAS(HF1L154, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[35] at FF_X36_Y3_N7
--register power-up is low

HF1_entry_1[35] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L102,  ,  , VCC);


--HF1_entry_0[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[35] at FF_X36_Y3_N14
--register power-up is low

HF1_entry_0[35] = DFFEAS(JE4L102, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1_active_addr[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18] at FF_X36_Y3_N31
--register power-up is low

EC1_active_addr[18] = DFFEAS(HF1L155, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[36] at FF_X36_Y3_N49
--register power-up is low

HF1_entry_1[36] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L103,  ,  , VCC);


--HF1_entry_0[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[36] at FF_X36_Y3_N5
--register power-up is low

HF1_entry_0[36] = DFFEAS(JE4L103, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1L57 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~1 at LABCELL_X36_Y3_N48
EC1L57 = ( EC1L191Q & ( (!HF1L118Q & (!HF1_entry_0[36])) # (HF1L118Q & ((!HF1_entry_1[36]))) ) ) # ( !EC1L191Q & ( (!HF1L118Q & (HF1_entry_0[36])) # (HF1L118Q & ((HF1_entry_1[36]))) ) );


--EC1_active_addr[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19] at FF_X36_Y3_N34
--register power-up is low

EC1_active_addr[19] = DFFEAS(HF1L156, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[37] at FF_X36_Y3_N52
--register power-up is low

HF1_entry_1[37] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L104,  ,  , VCC);


--HF1_entry_0[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[37] at FF_X36_Y3_N38
--register power-up is low

HF1_entry_0[37] = DFFEAS(JE4L104, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--EC1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~2 at LABCELL_X36_Y3_N51
EC1L58 = ( HF1_entry_0[37] & ( !EC1_active_addr[19] $ (((HF1L118Q & !HF1_entry_1[37]))) ) ) # ( !HF1_entry_0[37] & ( !EC1_active_addr[19] $ (((!HF1L118Q) # (!HF1_entry_1[37]))) ) );


--EC1L370 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~2 at LABCELL_X36_Y3_N42
EC1L370 = ( EC1_active_addr[14] & ( !EC1L57 & ( (!EC1L58 & (HF1L151 & (EC1L374 & EC1L373))) ) ) ) # ( !EC1_active_addr[14] & ( !EC1L57 & ( (!EC1L58 & (!HF1L151 & (EC1L374 & EC1L373))) ) ) );


--EC1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~0 at LABCELL_X27_Y2_N36
EC1L128 = ( EC1L370 & ( (EC1L377 & (!HF1L2 & (EC1L368 & !EC1L56))) ) );


--EC1_m_state.000000010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010 at FF_X25_Y2_N20
--register power-up is low

EC1_m_state.000000010 = DFFEAS(EC1L89, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L278 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~0 at LABCELL_X30_Y3_N9
EC1L278 = ( EC1L128 & ( EC1_m_state.000000010 & ( (EC1L166) # (EC1_f_pop) ) ) ) # ( !EC1L128 & ( EC1_m_state.000000010 & ( EC1L166 ) ) ) # ( EC1L128 & ( !EC1_m_state.000000010 & ( (EC1_f_pop & !EC1L166) ) ) );


--HF1_entry_1[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[18] at FF_X31_Y2_N1
--register power-up is low

HF1_entry_1[18] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L85,  ,  , VCC);


--HF1_entry_0[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[18] at FF_X31_Y2_N32
--register power-up is low

HF1_entry_0[18] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L54, JE4L85,  ,  , VCC);


--HF1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[18]~3 at LABCELL_X31_Y2_N24
HF1L137 = ( HF1_entry_0[18] & ( (!HF1L118Q) # (HF1_entry_1[18]) ) ) # ( !HF1_entry_0[18] & ( (HF1L118Q & HF1_entry_1[18]) ) );


--EC1_i_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12] at FF_X23_Y2_N40
--register power-up is low

EC1_i_addr[12] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , EC1_i_state.111,  ,  , VCC);


--EC1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector98~0 at LABCELL_X31_Y2_N3
EC1L143 = ( EC1_active_addr[11] & ( EC1_active_addr[0] & ( (!EC1L166 & (((!EC1L278)) # (HF1L137))) # (EC1L166 & (((!EC1_i_addr[12]) # (EC1L278)))) ) ) ) # ( !EC1_active_addr[11] & ( EC1_active_addr[0] & ( (!EC1L166 & (((!EC1L278)) # (HF1L137))) # (EC1L166 & (((!EC1L278 & !EC1_i_addr[12])))) ) ) ) # ( EC1_active_addr[11] & ( !EC1_active_addr[0] & ( (!EC1L166 & (HF1L137 & (EC1L278))) # (EC1L166 & (((!EC1_i_addr[12]) # (EC1L278)))) ) ) ) # ( !EC1_active_addr[11] & ( !EC1_active_addr[0] & ( (!EC1L166 & (HF1L137 & (EC1L278))) # (EC1L166 & (((!EC1L278 & !EC1_i_addr[12])))) ) ) );


--KC1_r_sync_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst at FF_X34_Y2_N14
--register power-up is low

KC1_r_sync_rst = DFFEAS(KC1L1, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--EC1_m_state.001000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000 at FF_X25_Y2_N44
--register power-up is low

EC1_m_state.001000000 = DFFEAS(EC1L101, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_state.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000 at FF_X24_Y2_N35
--register power-up is low

EC1_m_state.010000000 = DFFEAS(EC1L102, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_state.100000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000 at FF_X27_Y2_N31
--register power-up is low

EC1_m_state.100000000 = DFFEAS(EC1L103, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_init_done is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done at FF_X23_Y3_N5
--register power-up is low

EC1_init_done = DFFEAS(EC1L265, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_state.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001 at FF_X24_Y2_N25
--register power-up is low

EC1_m_state.000000001 = DFFEAS(EC1L88, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_state.000000100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100 at FF_X27_Y2_N50
--register power-up is low

EC1_m_state.000000100 = DFFEAS(EC1L90, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_state.000100000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000 at FF_X27_Y2_N7
--register power-up is low

EC1_m_state.000100000 = DFFEAS(EC1L99, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L279 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~1 at MLABCELL_X25_Y2_N3
EC1L279 = ( EC1_m_state.000000001 & ( (!EC1_m_state.000100000 & !EC1L344Q) ) ) # ( !EC1_m_state.000000001 & ( (!EC1_m_state.000100000 & (!EC1L344Q & !EC1L266Q)) ) );


--EC1L280 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~2 at LABCELL_X24_Y2_N42
EC1L280 = (!EC1_m_state.010000000 & (EC1L279 & !EC1_m_state.100000000));


--EC1_active_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[1] at FF_X31_Y2_N22
--register power-up is low

EC1_active_addr[1] = DFFEAS(HF1L138, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[19] at FF_X31_Y2_N17
--register power-up is low

HF1_entry_1[19] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L86,  ,  , VCC);


--HF1_entry_0[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[19] at FF_X31_Y2_N55
--register power-up is low

HF1_entry_0[19] = DFFEAS(JE4L86, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[19]~4 at LABCELL_X31_Y2_N21
HF1L138 = ( HF1L118Q & ( HF1_entry_1[19] ) ) # ( !HF1L118Q & ( HF1_entry_0[19] ) );


--EC1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector97~0 at LABCELL_X31_Y2_N12
EC1L142 = ( HF1L138 & ( EC1L166 & ( (!EC1L278 & ((!EC1_i_addr[12]))) # (EC1L278 & (EC1_active_addr[12])) ) ) ) # ( !HF1L138 & ( EC1L166 & ( (!EC1L278 & ((!EC1_i_addr[12]))) # (EC1L278 & (EC1_active_addr[12])) ) ) ) # ( HF1L138 & ( !EC1L166 & ( (EC1L278) # (EC1_active_addr[1]) ) ) ) # ( !HF1L138 & ( !EC1L166 & ( (EC1_active_addr[1] & !EC1L278) ) ) );


--EC1_active_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[2] at FF_X34_Y4_N13
--register power-up is low

EC1_active_addr[2] = DFFEAS(HF1L139, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[20] at FF_X34_Y4_N59
--register power-up is low

HF1_entry_1[20] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L87,  ,  , VCC);


--HF1_entry_0[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[20] at FF_X34_Y4_N1
--register power-up is low

HF1_entry_0[20] = DFFEAS(JE4L87, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[20]~5 at MLABCELL_X34_Y4_N12
HF1L139 = ( HF1_entry_1[20] & ( HF1L118Q ) ) # ( HF1_entry_1[20] & ( !HF1L118Q & ( HF1_entry_0[20] ) ) ) # ( !HF1_entry_1[20] & ( !HF1L118Q & ( HF1_entry_0[20] ) ) );


--EC1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector96~0 at MLABCELL_X34_Y4_N54
EC1L141 = ( EC1L185Q & ( EC1_active_addr[2] & ( (!EC1L278 & (((!EC1_i_addr[12]) # (!EC1L166)))) # (EC1L278 & (((EC1L166)) # (HF1L139))) ) ) ) # ( !EC1L185Q & ( EC1_active_addr[2] & ( (!EC1L278 & (((!EC1_i_addr[12]) # (!EC1L166)))) # (EC1L278 & (HF1L139 & ((!EC1L166)))) ) ) ) # ( EC1L185Q & ( !EC1_active_addr[2] & ( (!EC1L278 & (((!EC1_i_addr[12] & EC1L166)))) # (EC1L278 & (((EC1L166)) # (HF1L139))) ) ) ) # ( !EC1L185Q & ( !EC1_active_addr[2] & ( (!EC1L278 & (((!EC1_i_addr[12] & EC1L166)))) # (EC1L278 & (HF1L139 & ((!EC1L166)))) ) ) );


--EC1_active_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[3] at FF_X35_Y3_N49
--register power-up is low

EC1_active_addr[3] = DFFEAS(HF1L140, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[21] at FF_X35_Y3_N47
--register power-up is low

HF1_entry_1[21] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L88,  ,  , VCC);


--HF1_entry_0[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[21] at FF_X35_Y3_N28
--register power-up is low

HF1_entry_0[21] = DFFEAS(JE4L88, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[21]~6 at LABCELL_X35_Y3_N48
HF1L140 = ( HF1_entry_0[21] & ( (!HF1L118Q) # (HF1_entry_1[21]) ) ) # ( !HF1_entry_0[21] & ( (HF1L118Q & HF1_entry_1[21]) ) );


--EC1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector95~0 at LABCELL_X35_Y3_N42
EC1L140 = ( EC1L166 & ( HF1L140 & ( (!EC1L278 & (!EC1_i_addr[12])) # (EC1L278 & ((EC1_active_addr[14]))) ) ) ) # ( !EC1L166 & ( HF1L140 & ( (EC1_active_addr[3]) # (EC1L278) ) ) ) # ( EC1L166 & ( !HF1L140 & ( (!EC1L278 & (!EC1_i_addr[12])) # (EC1L278 & ((EC1_active_addr[14]))) ) ) ) # ( !EC1L166 & ( !HF1L140 & ( (!EC1L278 & EC1_active_addr[3]) ) ) );


--EC1_active_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[4] at FF_X34_Y4_N22
--register power-up is low

EC1_active_addr[4] = DFFEAS(HF1L141, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~0 at MLABCELL_X28_Y2_N21
EC1L138 = ( !EC1_m_state.000000010 & ( EC1L166 ) ) # ( EC1_m_state.000000010 & ( !EC1L166 & ( (EC1_f_pop & EC1L128) ) ) ) # ( !EC1_m_state.000000010 & ( !EC1L166 & ( (EC1_f_pop & EC1L128) ) ) );


--HF1_entry_1[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[22] at FF_X34_Y4_N41
--register power-up is low

HF1_entry_1[22] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L89,  ,  , VCC);


--HF1_entry_0[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[22] at FF_X34_Y4_N46
--register power-up is low

HF1_entry_0[22] = DFFEAS(JE4L89, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[22]~7 at MLABCELL_X34_Y4_N21
HF1L141 = ( HF1_entry_0[22] & ( HF1L118Q & ( HF1_entry_1[22] ) ) ) # ( !HF1_entry_0[22] & ( HF1L118Q & ( HF1_entry_1[22] ) ) ) # ( HF1_entry_0[22] & ( !HF1L118Q ) );


--EC1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~1 at MLABCELL_X34_Y4_N48
EC1L139 = ( EC1L278 & ( EC1_active_addr[4] & ( ((!EC1L138 & ((EC1_active_addr[15]))) # (EC1L138 & (HF1L141))) # (EC1L349Q) ) ) ) # ( !EC1L278 & ( EC1_active_addr[4] ) ) # ( EC1L278 & ( !EC1_active_addr[4] & ( ((!EC1L138 & ((EC1_active_addr[15]))) # (EC1L138 & (HF1L141))) # (EC1L349Q) ) ) ) # ( !EC1L278 & ( !EC1_active_addr[4] & ( (EC1L349Q) # (EC1L138) ) ) );


--EC1_active_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[5] at FF_X28_Y2_N58
--register power-up is low

EC1_active_addr[5] = DFFEAS( , GLOBAL(VG1L41),  ,  , EC1L224, HF1L142,  ,  , VCC);


--HF1_entry_1[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[23] at FF_X34_Y4_N35
--register power-up is low

HF1_entry_1[23] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L90,  ,  , VCC);


--HF1_entry_0[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[23] at FF_X34_Y4_N43
--register power-up is low

HF1_entry_0[23] = DFFEAS(JE4L90, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[23]~8 at MLABCELL_X34_Y4_N33
HF1L142 = ( HF1_entry_1[23] & ( HF1L118Q ) ) # ( HF1_entry_1[23] & ( !HF1L118Q & ( HF1_entry_0[23] ) ) ) # ( !HF1_entry_1[23] & ( !HF1L118Q & ( HF1_entry_0[23] ) ) );


--EC1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector93~0 at MLABCELL_X34_Y4_N24
EC1L137 = ( EC1_active_addr[5] & ( EC1_active_addr[16] & ( (!EC1L278) # ((!EC1L138) # ((EC1L349Q) # (HF1L142))) ) ) ) # ( !EC1_active_addr[5] & ( EC1_active_addr[16] & ( ((!EC1L278 & (EC1L138)) # (EC1L278 & ((!EC1L138) # (HF1L142)))) # (EC1L349Q) ) ) ) # ( EC1_active_addr[5] & ( !EC1_active_addr[16] & ( (!EC1L278) # (((EC1L138 & HF1L142)) # (EC1L349Q)) ) ) ) # ( !EC1_active_addr[5] & ( !EC1_active_addr[16] & ( ((EC1L138 & ((!EC1L278) # (HF1L142)))) # (EC1L349Q) ) ) );


--EC1_active_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[6] at FF_X35_Y3_N52
--register power-up is low

EC1_active_addr[6] = DFFEAS(HF1L143, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24] at FF_X35_Y3_N11
--register power-up is low

HF1_entry_1[24] = DFFEAS(HF1L93, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[24] at FF_X35_Y3_N16
--register power-up is low

HF1_entry_0[24] = DFFEAS(JE4L91, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[24]~9 at LABCELL_X35_Y3_N51
HF1L143 = ( HF1_entry_1[24] & ( (HF1_entry_0[24]) # (HF1L118Q) ) ) # ( !HF1_entry_1[24] & ( (!HF1L118Q & HF1_entry_0[24]) ) );


--EC1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector92~0 at LABCELL_X35_Y3_N54
EC1L136 = ( EC1L166 & ( EC1_active_addr[17] & ( (!EC1_i_addr[12]) # (EC1L278) ) ) ) # ( !EC1L166 & ( EC1_active_addr[17] & ( (!EC1L278 & ((EC1_active_addr[6]))) # (EC1L278 & (HF1L143)) ) ) ) # ( EC1L166 & ( !EC1_active_addr[17] & ( (!EC1_i_addr[12] & !EC1L278) ) ) ) # ( !EC1L166 & ( !EC1_active_addr[17] & ( (!EC1L278 & ((EC1_active_addr[6]))) # (EC1L278 & (HF1L143)) ) ) );


--EC1_active_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[7] at FF_X35_Y3_N37
--register power-up is low

EC1_active_addr[7] = DFFEAS(HF1L144, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25] at FF_X30_Y2_N4
--register power-up is low

HF1_entry_1[25] = DFFEAS(HF1L95, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[25] at FF_X35_Y3_N20
--register power-up is low

HF1_entry_0[25] = DFFEAS(JE4L92, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[25]~10 at LABCELL_X35_Y3_N36
HF1L144 = ( HF1_entry_0[25] & ( (!HF1L118Q) # (HF1_entry_1[25]) ) ) # ( !HF1_entry_0[25] & ( (HF1L118Q & HF1_entry_1[25]) ) );


--EC1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector91~0 at LABCELL_X35_Y3_N0
EC1L135 = ( EC1_active_addr[7] & ( EC1_active_addr[18] & ( (!EC1L278 & (((!EC1_i_addr[12]) # (!EC1L166)))) # (EC1L278 & (((EC1L166)) # (HF1L144))) ) ) ) # ( !EC1_active_addr[7] & ( EC1_active_addr[18] & ( (!EC1L278 & (((!EC1_i_addr[12] & EC1L166)))) # (EC1L278 & (((EC1L166)) # (HF1L144))) ) ) ) # ( EC1_active_addr[7] & ( !EC1_active_addr[18] & ( (!EC1L278 & (((!EC1_i_addr[12]) # (!EC1L166)))) # (EC1L278 & (HF1L144 & ((!EC1L166)))) ) ) ) # ( !EC1_active_addr[7] & ( !EC1_active_addr[18] & ( (!EC1L278 & (((!EC1_i_addr[12] & EC1L166)))) # (EC1L278 & (HF1L144 & ((!EC1L166)))) ) ) );


--EC1_active_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8] at FF_X35_Y3_N40
--register power-up is low

EC1_active_addr[8] = DFFEAS(HF1L145, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[26] at FF_X35_Y3_N35
--register power-up is low

HF1_entry_1[26] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L93,  ,  , VCC);


--HF1_entry_0[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[26] at FF_X35_Y3_N22
--register power-up is low

HF1_entry_0[26] = DFFEAS(JE4L93, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[26]~11 at LABCELL_X35_Y3_N39
HF1L145 = ( HF1_entry_1[26] & ( (HF1_entry_0[26]) # (HF1L118Q) ) ) # ( !HF1_entry_1[26] & ( (!HF1L118Q & HF1_entry_0[26]) ) );


--EC1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector90~0 at LABCELL_X35_Y3_N30
EC1L134 = ( EC1_i_addr[12] & ( EC1L278 & ( (!EC1L166 & ((HF1L145))) # (EC1L166 & (EC1_active_addr[19])) ) ) ) # ( !EC1_i_addr[12] & ( EC1L278 & ( (!EC1L166 & ((HF1L145))) # (EC1L166 & (EC1_active_addr[19])) ) ) ) # ( EC1_i_addr[12] & ( !EC1L278 & ( (EC1_active_addr[8] & !EC1L166) ) ) ) # ( !EC1_i_addr[12] & ( !EC1L278 & ( (EC1L166) # (EC1_active_addr[8]) ) ) );


--EC1_active_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9] at FF_X35_Y2_N31
--register power-up is low

EC1_active_addr[9] = DFFEAS(HF1L146, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--HF1_entry_1[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[27] at FF_X36_Y2_N25
--register power-up is low

HF1_entry_1[27] = DFFEAS(HF1L98, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[27] at FF_X36_Y2_N43
--register power-up is low

HF1_entry_0[27] = DFFEAS(JE4L94, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[27]~12 at LABCELL_X35_Y2_N30
HF1L146 = ( HF1_entry_0[27] & ( (!HF1L118Q) # (HF1_entry_1[27]) ) ) # ( !HF1_entry_0[27] & ( (HF1_entry_1[27] & HF1L118Q) ) );


--EC1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector89~0 at LABCELL_X35_Y2_N12
EC1L133 = ( EC1L278 & ( EC1L166 & ( EC1_active_addr[20] ) ) ) # ( !EC1L278 & ( EC1L166 & ( !EC1_i_addr[12] ) ) ) # ( EC1L278 & ( !EC1L166 & ( HF1L146 ) ) ) # ( !EC1L278 & ( !EC1L166 & ( EC1_active_addr[9] ) ) );


--EC1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector88~0 at LABCELL_X35_Y2_N33
EC1L132 = ( EC1L349Q ) # ( !EC1L349Q & ( (EC1L166 & ((!EC1_m_state.000000010 & ((!EC1_i_addr[12]))) # (EC1_m_state.000000010 & (EC1_active_addr[21])))) ) );


--EC1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector87~0 at LABCELL_X35_Y2_N54
EC1L131 = ( EC1L349Q ) # ( !EC1L349Q & ( (EC1L166 & ((!EC1_m_state.000000010 & ((!EC1_i_addr[12]))) # (EC1_m_state.000000010 & (EC1_active_addr[22])))) ) );


--EC1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector86~0 at LABCELL_X35_Y2_N57
EC1L130 = ( EC1L349Q ) # ( !EC1L349Q & ( (EC1L166 & ((!EC1_m_state.000000010 & (!EC1_i_addr[12])) # (EC1_m_state.000000010 & ((EC1L197Q))))) ) );


--EC1L334 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]~0 at MLABCELL_X28_Y2_N48
EC1L334 = ( EC1_f_pop & ( (!EC1_m_state.000000010 & EC1L128) ) );


--EC1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector100~0 at LABCELL_X31_Y2_N30
EC1L145 = ( EC1_active_addr[10] & ( (!EC1L334) # (HF1L147) ) ) # ( !EC1_active_addr[10] & ( (HF1L147 & EC1L334) ) );


--EC1L167 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0 at MLABCELL_X28_Y2_N51
EC1L167 = ( EC1L166 & ( EC1_m_state.000000010 ) ) # ( !EC1L166 );


--HF1L161 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[42]~13 at MLABCELL_X28_Y2_N15
HF1L161 = ( HF1L118Q & ( HF1_entry_1[42] ) ) # ( !HF1L118Q & ( HF1_entry_0[42] ) );


--EC1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector99~0 at MLABCELL_X28_Y2_N12
EC1L144 = ( EC1_active_addr[24] & ( (!EC1L334) # (HF1L161) ) ) # ( !EC1_active_addr[24] & ( (HF1L161 & EC1L334) ) );


--EC1_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request at FF_X23_Y3_N31
--register power-up is low

EC1_refresh_request = DFFEAS(EC1L412, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_i_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3] at FF_X23_Y3_N52
--register power-up is low

EC1_i_cmd[3] = DFFEAS(EC1L60, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_next.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000 at FF_X25_Y2_N35
--register power-up is low

EC1_m_next.010000000 = DFFEAS(EC1L114, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~0 at LABCELL_X24_Y2_N12
EC1L78 = ( EC1_refresh_request & ( EC1_m_state.000000001 & ( (!EC1L344Q & (!EC1_m_state.010000000 & (!EC1_m_state.001000000))) # (EC1L344Q & (((!EC1_m_next.010000000)))) ) ) ) # ( !EC1_refresh_request & ( EC1_m_state.000000001 & ( ((!EC1L344Q & (!EC1_m_state.010000000)) # (EC1L344Q & ((!EC1_m_next.010000000)))) # (EC1_m_state.001000000) ) ) ) # ( EC1_refresh_request & ( !EC1_m_state.000000001 & ( (!EC1_m_next.010000000 & EC1L344Q) ) ) ) # ( !EC1_refresh_request & ( !EC1_m_state.000000001 & ( ((!EC1_m_next.010000000 & EC1L344Q)) # (EC1_m_state.001000000) ) ) );


--EC1L79 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~1 at LABCELL_X24_Y2_N6
EC1L79 = ( EC1_refresh_request & ( EC1_m_state.000000001 & ( (!EC1_active_cs_n) # (!EC1L78) ) ) ) # ( !EC1_refresh_request & ( EC1_m_state.000000001 & ( (!EC1_active_cs_n) # (!EC1L78) ) ) ) # ( EC1_refresh_request & ( !EC1_m_state.000000001 & ( (!EC1L266Q & (EC1_i_cmd[3] & ((!EC1_active_cs_n) # (!EC1L78)))) # (EC1L266Q & ((!EC1_active_cs_n) # ((!EC1L78)))) ) ) ) # ( !EC1_refresh_request & ( !EC1_m_state.000000001 & ( (!EC1L266Q & (EC1_i_cmd[3] & ((!EC1_active_cs_n) # (!EC1L78)))) ) ) );


--EC1L225 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|always5~0 at LABCELL_X27_Y2_N0
EC1L225 = ( EC1L377 & ( EC1L370 & ( (!EC1_f_pop) # ((EC1L368 & (!EC1L56 & !HF1L2))) ) ) ) # ( !EC1L377 & ( EC1L370 & ( !EC1_f_pop ) ) ) # ( EC1L377 & ( !EC1L370 & ( !EC1_f_pop ) ) ) # ( !EC1L377 & ( !EC1L370 & ( !EC1_f_pop ) ) );


--EC1_i_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1] at FF_X23_Y2_N19
--register power-up is low

EC1_i_cmd[1] = DFFEAS(EC1L62, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L81 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector21~0 at LABCELL_X24_Y2_N48
EC1L81 = ( EC1L266Q & ( EC1_i_cmd[1] & ( (EC1_m_state.000000001 & ((!EC1L166 & ((EC1L225))) # (EC1L166 & (EC1_m_state.010000000)))) ) ) ) # ( !EC1L266Q & ( EC1_i_cmd[1] & ( (!EC1L166 & (((EC1L225)))) # (EC1L166 & ((!EC1_m_state.000000001) # ((EC1_m_state.010000000)))) ) ) ) # ( EC1L266Q & ( !EC1_i_cmd[1] & ( (EC1_m_state.000000001 & ((!EC1L166 & ((EC1L225))) # (EC1L166 & (EC1_m_state.010000000)))) ) ) ) # ( !EC1L266Q & ( !EC1_i_cmd[1] & ( (EC1_m_state.000000001 & ((!EC1L166 & ((EC1L225))) # (EC1L166 & (EC1_m_state.010000000)))) ) ) );


--EC1L165 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0 at LABCELL_X24_Y2_N45
EC1L165 = ( !EC1_m_state.000000010 & ( (!EC1_m_state.010000000 & !EC1_m_state.001000000) ) );


--EC1_i_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2] at FF_X23_Y2_N16
--register power-up is low

EC1_i_cmd[2] = DFFEAS(EC1L61, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector20~0 at LABCELL_X24_Y2_N21
EC1L80 = ( EC1_i_cmd[2] & ( (!EC1_m_state.000000001 & (!EC1L266Q)) # (EC1_m_state.000000001 & ((!EC1L165))) ) ) # ( !EC1_i_cmd[2] & ( (EC1_m_state.000000001 & !EC1L165) ) );


--EC1_i_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0] at FF_X23_Y2_N22
--register power-up is low

EC1_i_cmd[0] = DFFEAS(EC1L63, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L82 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector22~0 at LABCELL_X24_Y2_N0
EC1L82 = ( EC1L225 & ( EC1_i_cmd[0] & ( (!EC1_m_state.000000001 & (((!EC1L266Q)))) # (EC1_m_state.000000001 & (((EC1_m_state.001000000)) # (EC1_m_state.000010000))) ) ) ) # ( !EC1L225 & ( EC1_i_cmd[0] & ( (!EC1_m_state.000010000 & ((!EC1_m_state.000000001 & ((!EC1L266Q))) # (EC1_m_state.000000001 & (EC1_m_state.001000000)))) ) ) ) # ( EC1L225 & ( !EC1_i_cmd[0] & ( (EC1_m_state.000000001 & ((EC1_m_state.001000000) # (EC1_m_state.000010000))) ) ) ) # ( !EC1L225 & ( !EC1_i_cmd[0] & ( (!EC1_m_state.000010000 & (EC1_m_state.001000000 & EC1_m_state.000000001)) ) ) );


--HF1_entry_1[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[17] at FF_X30_Y2_N11
--register power-up is low

HF1_entry_1[17] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, EC1L227,  ,  , VCC);


--HF1_entry_0[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[17] at FF_X30_Y2_N28
--register power-up is low

HF1_entry_0[17] = DFFEAS(EC1L227, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[17]~14 at LABCELL_X30_Y2_N57
HF1L136 = ( HF1_entry_1[17] & ( (HF1_entry_0[17]) # (HF1L118Q) ) ) # ( !HF1_entry_1[17] & ( (!HF1L118Q & HF1_entry_0[17]) ) );


--EC1_active_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1] at FF_X30_Y2_N58
--register power-up is low

EC1_active_dqm[1] = DFFEAS(HF1L136, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L162 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector117~0 at LABCELL_X30_Y2_N54
EC1L162 = ( EC1L334 & ( HF1L136 ) ) # ( !EC1L334 & ( EC1_active_dqm[1] ) );


--HF1_entry_1[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[16] at FF_X30_Y2_N40
--register power-up is low

HF1_entry_1[16] = DFFEAS(HF1L84, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[16] at FF_X30_Y2_N43
--register power-up is low

HF1_entry_0[16] = DFFEAS(EC1L229, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[16]~15 at MLABCELL_X28_Y2_N9
HF1L135 = ( HF1_entry_1[16] & ( (HF1_entry_0[16]) # (HF1L118Q) ) ) # ( !HF1_entry_1[16] & ( (!HF1L118Q & HF1_entry_0[16]) ) );


--EC1_active_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0] at FF_X28_Y2_N10
--register power-up is low

EC1_active_dqm[0] = DFFEAS(HF1L135, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L163 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector118~0 at MLABCELL_X28_Y2_N6
EC1L163 = ( HF1L135 & ( (EC1_active_dqm[0]) # (EC1L334) ) ) # ( !HF1L135 & ( (!EC1L334 & EC1_active_dqm[0]) ) );


--YB1_clear_write_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos at FF_X28_Y11_N55
--register power-up is low

YB1_clear_write_fifos = DFFEAS(YB1L12, GLOBAL(VG1L41),  ,  , YB1L9,  ,  ,  ,  );


--YB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~0 at MLABCELL_X28_Y11_N15
YB1L13 = ( !KC1_r_sync_rst & ( !YB1_clear_write_fifos ) );


--count[0] is count[0] at FF_X24_Y4_N41
--register power-up is low

count[0] = DFFEAS(A1L43, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--A1L45 is count[1]~0 at LABCELL_X24_Y4_N36
A1L45 = ( count[0] & ( !count[1] ) ) # ( !count[0] & ( count[1] ) );


--ZD2_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1] at FF_X30_Y9_N37
--register power-up is low

ZD2_mem_used[1] = DFFEAS(ZD2L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ME1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at MLABCELL_X34_Y6_N42
ME1L12 = ( !JF1_W_alu_result[5] & ( JF1_W_alu_result[6] & ( (ME1L7 & (ME1L4 & (ME1L1 & ME1L2))) ) ) );


--ZB1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset~0 at LABCELL_X31_Y14_N18
ZB1L74 = ( !JF1_W_alu_result[2] & ( (JF1_d_byteenable[0] & (!JF1_W_alu_result[3] & JF1_d_writedata[0])) ) );


--ZB1_internal_reset is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset at LABCELL_X31_Y13_N6
ZB1_internal_reset = ( KC1_r_sync_rst & ( ZB1L74 ) ) # ( !KC1_r_sync_rst & ( ZB1L74 & ( (!ZD2_mem_used[1] & (YD11L1 & (!JF1_W_alu_result[4] & ME1L12))) ) ) ) # ( KC1_r_sync_rst & ( !ZB1L74 ) );


--ZB1_start_external_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer at FF_X34_Y14_N10
--register power-up is low

ZB1_start_external_transfer = DFFEAS(ZB1L122, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ED1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~0 at LABCELL_X33_Y15_N15
ED1L8 = ( CD1_transfer_data & ( !ED1_transfer_complete & ( (HD1_middle_of_high_level & ((!CD1_auto_init_complete) # (ZB1_start_external_transfer))) ) ) ) # ( !CD1_transfer_data & ( !ED1_transfer_complete & ( (CD1_auto_init_complete & (ZB1_start_external_transfer & HD1_middle_of_high_level)) ) ) );


--ED1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~11 at LABCELL_X33_Y15_N42
ED1L31 = ( HD1_middle_of_high_level & ( (!ZB1_internal_reset & (!ED1_s_serial_protocol.STATE_5_STOP_BIT & ((ED1_s_serial_protocol.STATE_0_IDLE) # (ED1L8)))) ) ) # ( !HD1_middle_of_high_level & ( (!ZB1_internal_reset & ((ED1_s_serial_protocol.STATE_0_IDLE) # (ED1L8))) ) );


--KE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0 at LABCELL_X31_Y7_N27
KE1L2 = ( LE1_write_accepted & ( (PD1_rst1 & (JF1L1086Q & !LE1_read_accepted)) ) ) # ( !LE1_write_accepted & ( (PD1_rst1 & (((JF1L1086Q & !LE1_read_accepted)) # (JF1L1141Q))) ) );


--ME1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal9~3 at MLABCELL_X25_Y10_N33
ME1L17 = (ME1L16 & ME1L15);


--AE4_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[0] at FF_X23_Y12_N44
--register power-up is low

AE4_wait_latency_counter[0] = DFFEAS(AE4L32, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE4L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|uav_waitrequest~0 at LABCELL_X27_Y7_N30
AE4L24 = ( !AE4L30Q & ( (AE4L27Q & PD1_rst1) ) );


--YD4_cp_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|cp_ready at MLABCELL_X25_Y10_N3
YD4_cp_ready = ( AE4L24 & ( !ZD4_mem_used[1] ) ) # ( !AE4L24 & ( !ZD4_mem_used[1] & ( YD4L1 ) ) );


--JE3_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|count[0] at FF_X25_Y10_N58
--register power-up is low

JE3_count[0] = DFFEAS(JE3L10, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE3L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|use_reg~0 at MLABCELL_X25_Y10_N54
JE3L61 = ( JE3_count[0] & ( (!YD4_cp_ready & (((JE3_use_reg)))) # (YD4_cp_ready & (KE1L2 & (ME1L17 & !JE3_use_reg))) ) ) # ( !JE3_count[0] & ( ((YD4_cp_ready & (KE1L2 & ME1L17))) # (JE3_use_reg) ) );


--JE3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|address_reg~0 at MLABCELL_X25_Y10_N24
JE3L3 = !YD4_cp_ready $ (!JE3_address_reg[1]);


--LD1_input_zz is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_zz at FF_X22_Y13_N53
--register power-up is low

LD1_input_zz = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , LD1_input_z,  ,  , VCC);


--LD1_input_zzz is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_zzz at FF_X22_Y13_N17
--register power-up is low

LD1_input_zzz = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , LD1_input_zz,  ,  , VCC);


--LD1L2 is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|edge~0 at LABCELL_X22_Y13_N12
LD1L2 = ( LD1_input_zz & ( !LD1_input_zzz ) );


--AE4L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|read_latency_shift_reg~0 at MLABCELL_X25_Y10_N30
AE4L22 = ( !ZD4_mem_used[1] & ( (ME1L16 & ME1L15) ) );


--AC1L596 is nios_system:NiosII|filter:filter_0|data_reg_1[15]~0 at MLABCELL_X25_Y10_N42
AC1L596 = ( !YD4L1 & ( (YD11L1 & (!AE4L30Q & (JE3L59 & AE4L22))) ) );


--AC1L554 is nios_system:NiosII|filter:filter_0|data_reg_0[0]~0 at MLABCELL_X25_Y10_N45
AC1L554 = ( !YD4L1 & ( (YD11L1 & (!AE4L30Q & (AE4L22 & !JE3L59))) ) );


--AE4L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|Add0~0 at LABCELL_X23_Y12_N24
AE4L1 = !AE4_wait_latency_counter[1] $ (!AE4_wait_latency_counter[0]);


--YD2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read~0 at MLABCELL_X28_Y8_N15
YD2L2 = ( JF1L1086Q & ( (PD1_rst1 & !LE1_read_accepted) ) );


--AE4L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[1]~0 at LABCELL_X23_Y12_N27
AE4L29 = ( PD1_rst1 & ( (!AE4_wait_latency_counter[0]) # (AE4_wait_latency_counter[1]) ) );


--AE4L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter~1 at LABCELL_X23_Y12_N0
AE4L31 = ( AE4L29 & ( AE4L1 & ( (AE4L22 & (!YD4L1 & ((YD11L1) # (YD2L2)))) ) ) );


--JF1_E_new_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X37_Y7_N20
--register power-up is low

JF1_E_new_inst = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_R_valid,  ,  , VCC);


--JF1L1088 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X37_Y7_N15
JF1L1088 = ( JF1_R_ctrl_st & ( JF1_E_new_inst ) );


--LE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X31_Y7_N9
LE1L1 = ( !LE1_write_accepted & ( !JF1L1086Q ) );


--JE4_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0] at FF_X31_Y5_N49
--register power-up is low

JE4_count[0] = DFFEAS(JE4L41, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ME1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~2 at MLABCELL_X34_Y6_N15
ME1L3 = ( JF1_W_alu_result[16] & ( (ME1L2 & (!JF1_W_alu_result[17] & ME1L1)) ) );


--ME1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X33_Y6_N12
ME1L18 = ( JF1L1086Q & ( (!LE1_read_accepted & !JF1_W_alu_result[4]) ) );


--ME1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0 at MLABCELL_X34_Y6_N57
ME1L10 = (!JF1_W_alu_result[6] & JF1_W_alu_result[4]);


--ME1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1 at MLABCELL_X34_Y6_N27
ME1L11 = ( ME1L7 & ( ME1L10 & ( (ME1L2 & (ME1L4 & (JF1_W_alu_result[5] & ME1L1))) ) ) );


--ME1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at MLABCELL_X34_Y6_N36
ME1L8 = ( ME1L1 & ( !JF1_W_alu_result[5] & ( (ME1L7 & (ME1L4 & (ME1L2 & !JF1_W_alu_result[6]))) ) ) );


--ME1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1 at MLABCELL_X34_Y6_N9
ME1L5 = ( !JF1_W_alu_result[12] & ( JF1_W_alu_result[11] ) );


--ME1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~2 at MLABCELL_X34_Y6_N51
ME1L6 = ( ME1L2 & ( (ME1L1 & (ME1L4 & ME1L5)) ) );


--ME1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~0 at LABCELL_X33_Y6_N57
ME1L20 = ( ME1L8 & ( ME1L6 ) ) # ( !ME1L8 & ( ME1L6 ) ) # ( ME1L8 & ( !ME1L6 ) ) # ( !ME1L8 & ( !ME1L6 & ( ((ME1L15 & ((ME1L16) # (ME1L18)))) # (ME1L11) ) ) );


--ME1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at MLABCELL_X34_Y6_N45
ME1L9 = ( !JF1_W_alu_result[4] & ( JF1_W_alu_result[5] & ( (ME1L7 & (ME1L4 & (ME1L2 & ME1L1))) ) ) );


--ME1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~1 at MLABCELL_X34_Y6_N48
ME1L21 = ( ME1L23 & ( (ME1L1 & (ME1L4 & (ME1L2 & ME1L7))) ) );


--ZD9_mem_used[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7] at FF_X29_Y3_N13
--register power-up is low

ZD9_mem_used[7] = DFFEAS(ZD9L87, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L1 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal0~0 at LABCELL_X29_Y2_N51
HF1L1 = ( HF1_entries[1] & ( !HF1_entries[0] ) );


--JE4_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg at FF_X31_Y5_N59
--register power-up is low

JE4_use_reg = DFFEAS(JE4L112, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ME1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[8]~2 at LABCELL_X29_Y3_N33
ME1L24 = ( !ME1L21 & ( (!ME1L20 & (YD9L4 & (JE4_count[0] & !ME1L3))) ) );


--ZB1L124 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~0 at LABCELL_X33_Y12_N51
ZB1L124 = (!ZD2_mem_used[1] & (!JF1_W_alu_result[4] & ME1L12));


--ZB1_s_serial_transfer.STATE_1_PRE_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE at FF_X33_Y14_N16
--register power-up is low

ZB1_s_serial_transfer.STATE_1_PRE_WRITE = DFFEAS(ZB1L114, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--YB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal1~0 at LABCELL_X30_Y11_N3
YB1L7 = ( JF1_W_alu_result[3] & ( JF1_W_alu_result[2] ) );


--AE2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0 at LABCELL_X33_Y12_N54
AE2L3 = ( ZB1_s_serial_transfer.STATE_6_POST_READ & ( ZB1L124 & ( ((!YD11L1) # (!YB1L7)) # (ZB1_s_serial_transfer.STATE_1_PRE_WRITE) ) ) ) # ( !ZB1_s_serial_transfer.STATE_6_POST_READ & ( ZB1L124 & ( (!YB1L7) # ((!YD2L2 & ((!YD11L1) # (ZB1_s_serial_transfer.STATE_1_PRE_WRITE)))) ) ) );


--ME1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0 at MLABCELL_X34_Y4_N9
ME1L13 = ( JF1_W_alu_result[6] & ( JF1_W_alu_result[3] ) );


--ZD3_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X30_Y9_N35
--register power-up is low

ZD3_mem_used[1] = DFFEAS(ZD3L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_av_waitrequest is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X29_Y9_N13
--register power-up is low

CC1_av_waitrequest = DFFEAS(CC1L68, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DE1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X30_Y9_N3
DE1L9 = ( ME1L9 & ( !ZD3_mem_used[1] & ( (CC1_av_waitrequest & ME1L13) ) ) );


--ZD5_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1] at FF_X29_Y6_N25
--register power-up is low

ZD5_mem_used[1] = DFFEAS(ZD5L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE5_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1] at FF_X33_Y6_N37
--register power-up is low

AE5_wait_latency_counter[1] = DFFEAS(AE5L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ME1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X33_Y6_N21
ME1L19 = ( JF1L1086Q & ( (!LE1_read_accepted & (ME1L15 & !JF1_W_alu_result[4])) ) );


--AE5_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0] at FF_X33_Y6_N26
--register power-up is low

AE5_wait_latency_counter[0] = DFFEAS(AE5L12, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE5L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0 at LABCELL_X33_Y6_N45
AE5L5 = ( ZD5_mem_used[1] & ( AE5_wait_latency_counter[0] ) ) # ( !ZD5_mem_used[1] & ( !AE5_wait_latency_counter[0] $ (((!ME1L15) # ((!ME1L18) # (!YD11L1)))) ) );


--ZD12_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1] at FF_X27_Y8_N50
--register power-up is low

ZD12_mem_used[1] = DFFEAS(ZD12L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE11_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1] at FF_X27_Y8_N32
--register power-up is low

AE11_wait_latency_counter[1] = DFFEAS(AE11L10, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE11_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[0] at FF_X27_Y8_N41
--register power-up is low

AE11_wait_latency_counter[0] = DFFEAS(AE11L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~0 at LABCELL_X27_Y8_N54
AE11L5 = ( ME1L9 & ( !AE11_wait_latency_counter[1] & ( (!ZD12_mem_used[1] & (!JF1_W_alu_result[6] & (!AE11_wait_latency_counter[0] $ (!YD11L1)))) ) ) );


--DE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X33_Y6_N0
DE1L2 = ( AE5_wait_latency_counter[1] & ( PD1_rst1 & ( AE11L5 ) ) ) # ( !AE5_wait_latency_counter[1] & ( PD1_rst1 & ( ((!ZD5_mem_used[1] & (AE5L5 & ME1L19))) # (AE11L5) ) ) );


--LE2_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X36_Y7_N7
--register power-up is low

LE2_read_accepted = DFFEAS(LE2L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_i_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X36_Y7_N2
--register power-up is low

JF1_i_read = DFFEAS(JF1L1148, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GE1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~0 at LABCELL_X36_Y7_N33
GE1L16 = ( !LE2_read_accepted & ( (PD1_rst1 & !JF1_i_read) ) );


--NE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X36_Y4_N12
NE1L1 = ( !JF1_F_pc[17] & ( !JF1_F_pc[21] & ( (!JF1_F_pc[20] & !JF1_F_pc[18]) ) ) );


--JF1_F_pc[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[24] at FF_X40_Y6_N17
--register power-up is low

JF1_F_pc[24] = DFFEAS(JF1L747, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  ,  ,  );


--JF1_F_pc[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X40_Y6_N10
--register power-up is low

JF1_F_pc[14] = DFFEAS(JF1L737, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  ,  ,  );


--NE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~1 at LABCELL_X35_Y4_N48
NE1L2 = ( JF1_F_pc[14] & ( !JF1_F_pc[24] & ( (!JF1_F_pc[11] & (JF1_F_pc[15] & (!JF1_F_pc[13] & !JF1_F_pc[12]))) ) ) );


--NE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~2 at LABCELL_X35_Y4_N54
NE1L3 = ( !JF1_F_pc[19] & ( JF1_F_pc[9] & ( (!JF1_F_pc[22] & (!JF1_F_pc[10] & (!JF1_F_pc[16] & !JF1_F_pc[23]))) ) ) );


--YE2_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X36_Y6_N4
--register power-up is low

YE2_top_priority_reg[0] = DFFEAS(YE2L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YE2_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X36_Y6_N11
--register power-up is low

YE2_top_priority_reg[1] = DFFEAS(YE2L8, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YE2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X30_Y7_N24
YE2L2 = ( NE1L2 & ( NE1L1 & ( (!YE2_top_priority_reg[0]) # ((YE2L6Q & ((!GE1L16) # (NE1L3)))) ) ) ) # ( !NE1L2 & ( NE1L1 & ( (!YE2_top_priority_reg[0]) # ((!GE1L16 & YE2L6Q)) ) ) ) # ( NE1L2 & ( !NE1L1 & ( (!YE2_top_priority_reg[0]) # ((!GE1L16 & YE2L6Q)) ) ) ) # ( !NE1L2 & ( !NE1L1 & ( (!YE2_top_priority_reg[0]) # ((!GE1L16 & YE2L6Q)) ) ) );


--KE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|always2~0 at LABCELL_X31_Y7_N36
KE1L1 = (!LE1_write_accepted & (((JF1L1086Q & !LE1_read_accepted)) # (JF1_d_write))) # (LE1_write_accepted & (JF1L1086Q & ((!LE1_read_accepted))));


--ZD7_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1] at FF_X34_Y7_N49
--register power-up is low

ZD7_mem_used[1] = DFFEAS(ZD7L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE7L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0 at MLABCELL_X34_Y7_N6
AE7L3 = ( PD1_rst1 & ( !ZD7_mem_used[1] ) );


--DE1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at MLABCELL_X34_Y6_N54
DE1L10 = ( AE7L3 & ( KE1L1 ) );


--DE1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X31_Y3_N36
DE1L11 = ( !ME1L21 & ( (ME1L3 & (DE1L10 & (YE2L2 & !ME1L20))) ) );


--AE8_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0] at FF_X31_Y6_N53
--register power-up is low

AE8_wait_latency_counter[0] = DFFEAS(AE8L18, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD8_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1] at FF_X31_Y6_N55
--register power-up is low

ZD8_mem_used[1] = DFFEAS(ZD8L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE8_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1] at FF_X31_Y6_N49
--register power-up is low

AE8_wait_latency_counter[1] = DFFEAS(AE8L19, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DE1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X31_Y6_N15
DE1L12 = ( PD1_rst1 & ( ME1L11 & ( (!AE8_wait_latency_counter[1] & (!ZD8L6Q & (!AE8_wait_latency_counter[0] $ (!YD11L1)))) ) ) );


--ZD11_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1] at FF_X28_Y8_N55
--register power-up is low

ZD11_mem_used[1] = DFFEAS(ZD11L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE10_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1] at FF_X28_Y8_N41
--register power-up is low

AE10_wait_latency_counter[1] = DFFEAS(AE10L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE10_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0] at FF_X28_Y8_N37
--register power-up is low

AE10_wait_latency_counter[0] = DFFEAS(AE10L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DE1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at MLABCELL_X28_Y8_N6
DE1L13 = ( !ZD11_mem_used[1] & ( !AE10_wait_latency_counter[1] & ( (ME1L8 & (PD1_rst1 & (!AE10_wait_latency_counter[0] $ (!YD11L1)))) ) ) );


--YE1_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X29_Y7_N26
--register power-up is low

YE1_top_priority_reg[0] = DFFEAS(YE1L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YE1_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X29_Y7_N19
--register power-up is low

YE1_top_priority_reg[1] = DFFEAS(YE1L8, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X29_Y7_N48
YE1L2 = ( NE1L2 & ( GE1L16 & ( (YE1_top_priority_reg[0] & ((!YE1_top_priority_reg[1]) # ((NE1L3 & NE1L1)))) ) ) ) # ( !NE1L2 & ( GE1L16 & ( (YE1_top_priority_reg[0] & !YE1_top_priority_reg[1]) ) ) ) # ( NE1L2 & ( !GE1L16 & ( (YE1_top_priority_reg[0] & !YE1_top_priority_reg[1]) ) ) ) # ( !NE1L2 & ( !GE1L16 & ( (YE1_top_priority_reg[0] & !YE1_top_priority_reg[1]) ) ) );


--ZD1_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1] at FF_X30_Y9_N43
--register power-up is low

ZD1_mem_used[1] = DFFEAS(ZD1L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DE1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at MLABCELL_X28_Y11_N57
DE1L14 = ( PD1_rst1 & ( (ME1L12 & (JF1_W_alu_result[4] & !ZD1_mem_used[1])) ) );


--DE1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at MLABCELL_X25_Y10_N48
DE1L15 = ( JE3L11Q & ( !ZD4_mem_used[1] & ( (ME1L16 & (ME1L15 & ((AE4L24) # (YD4L1)))) ) ) );


--BG1_waitrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X23_Y5_N58
--register power-up is low

BG1_waitrequest = DFFEAS(BG1L192, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ZD6_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X29_Y7_N46
--register power-up is low

ZD6_mem_used[1] = DFFEAS(ZD6L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DE1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7 at LABCELL_X29_Y7_N3
DE1L16 = ( PD1_rst1 & ( (!BG1_waitrequest & !ZD6_mem_used[1]) ) );


--DE1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~8 at MLABCELL_X34_Y6_N18
DE1L17 = ( DE1L16 & ( ME1L4 & ( (ME1L2 & (ME1L5 & (ME1L1 & KE1L1))) ) ) );


--DE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X31_Y7_N42
DE1L3 = ( DE1L17 & ( YE1L2 & ( (!DE1L13 & (!DE1L14 & (!DE1L15 & !DE1L12))) ) ) ) # ( !DE1L17 & ( YE1L2 & ( (!DE1L13 & (!DE1L14 & (!DE1L15 & !DE1L12))) ) ) ) # ( !DE1L17 & ( !YE1L2 & ( (!DE1L13 & (!DE1L14 & (!DE1L15 & !DE1L12))) ) ) );


--DE1_WideOr0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0 at LABCELL_X31_Y7_N0
DE1_WideOr0 = ( !AE2L3 & ( !ME1L24 & ( (!DE1L2 & (DE1L3 & (!DE1L11 & !DE1L9))) ) ) );


--AE4_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X27_Y10_N5
--register power-up is low

AE4_read_latency_shift_reg[0] = DFFEAS(AE4L23, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD4_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][87] at FF_X27_Y10_N11
--register power-up is low

ZD4_mem[0][87] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD4L16, ZD4L17,  ,  , VCC);


--ZD4_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X27_Y10_N47
--register power-up is low

ZD4_mem_used[0] = DFFEAS(ZD4L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|comb~0 at LABCELL_X27_Y10_N51
YD4L2 = (ZD4_mem_used[0] & ((ZD4_mem[0][87]) # (AE4_read_latency_shift_reg[0])));


--ZD4_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][19] at FF_X27_Y10_N17
--register power-up is low

ZD4_mem[0][19] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD4L16, ZD4L18,  ,  , VCC);


--ZD4_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][88] at FF_X27_Y10_N13
--register power-up is low

ZD4_mem[0][88] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD4L16, ZD4L19,  ,  , VCC);


--ZD4_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[0][52] at FF_X27_Y10_N41
--register power-up is low

ZD4_mem[0][52] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD4L16, ZD4L20,  ,  , VCC);


--JE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|always10~0 at LABCELL_X27_Y10_N18
JE1L1 = ( !ZD4_mem[0][88] & ( ZD4_mem[0][52] ) );


--JE1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|out_valid~0 at LABCELL_X27_Y10_N36
JE1L36 = ( AE4_read_latency_shift_reg[0] & ( VE4_burst_uncompress_address_base[1] & ( (!JE1L1) # ((!YD4L2) # (ZD4_mem[0][19])) ) ) ) # ( !AE4_read_latency_shift_reg[0] & ( VE4_burst_uncompress_address_base[1] & ( (YD4L2 & ((!JE1L1) # (ZD4_mem[0][19]))) ) ) ) # ( AE4_read_latency_shift_reg[0] & ( !VE4_burst_uncompress_address_base[1] & ( (!JE1L1) # ((!YD4L2 & ((VE4_burst_uncompress_address_offset[1]))) # (YD4L2 & (ZD4_mem[0][19]))) ) ) ) # ( !AE4_read_latency_shift_reg[0] & ( !VE4_burst_uncompress_address_base[1] & ( (YD4L2 & ((!JE1L1) # (ZD4_mem[0][19]))) ) ) );


--ZD10_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid at FF_X30_Y5_N23
--register power-up is low

ZD10_out_valid = DFFEAS(ZD10L35, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD10_internal_out_ready,  ,  ,  ,  );


--ZD9_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0] at FF_X30_Y5_N2
--register power-up is low

ZD9_mem_used[0] = DFFEAS(ZD9L77, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD9_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid at LABCELL_X30_Y5_N42
YD9_rp_valid = ( ZD10_out_valid ) # ( !ZD10_out_valid & ( (ZD9_mem[0][87] & ZD9_mem_used[0]) ) );


--ZD9_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52] at FF_X31_Y5_N14
--register power-up is low

ZD9_mem[0][52] = DFFEAS(ZD9L12, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VE9L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X30_Y5_N24
VE9L15 = ( !ZD9_mem[0][19] & ( VE9_burst_uncompress_address_offset[1] & ( (ZD9_mem_used[0] & ((ZD9_mem[0][87]) # (ZD10_out_valid))) ) ) ) # ( ZD9_mem[0][19] & ( !VE9_burst_uncompress_address_offset[1] & ( (!VE9_burst_uncompress_address_base[1] & ((!ZD9_mem_used[0]) # ((!ZD10_out_valid & !ZD9_mem[0][87])))) ) ) ) # ( !ZD9_mem[0][19] & ( !VE9_burst_uncompress_address_offset[1] & ( (!VE9_burst_uncompress_address_base[1]) # ((ZD9_mem_used[0] & ((ZD9_mem[0][87]) # (ZD10_out_valid)))) ) ) );


--JE2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0 at MLABCELL_X34_Y9_N54
JE2L35 = ( ZD9_mem[0][88] & ( YD9_rp_valid ) ) # ( !ZD9_mem[0][88] & ( YD9_rp_valid & ( (!VE9L15) # (!ZD9_mem[0][52]) ) ) );


--AE10_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0] at FF_X27_Y8_N16
--register power-up is low

AE10_read_latency_shift_reg[0] = DFFEAS(AE10L8, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE11_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg[0] at FF_X31_Y8_N59
--register power-up is low

AE11_read_latency_shift_reg[0] = DFFEAS(AE11L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE6_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X29_Y7_N58
--register power-up is low

AE6_read_latency_shift_reg[0] = DFFEAS(AE6L49, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD6_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84] at FF_X29_Y7_N38
--register power-up is low

ZD6_mem[0][84] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD6L12, ZD6L13,  ,  , VCC);


--ZD6_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66] at FF_X29_Y7_N52
--register power-up is low

ZD6_mem[0][66] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD6L12, ZD6L14,  ,  , VCC);


--EE2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src0_valid~0 at LABCELL_X29_Y7_N39
EE2L1 = (AE6_read_latency_shift_reg[0] & ((!ZD6_mem[0][84]) # (!ZD6_mem[0][66])));


--AE7_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0] at FF_X35_Y7_N59
--register power-up is low

AE7_read_latency_shift_reg[0] = DFFEAS(AE7L4, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD7_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][84] at FF_X34_Y7_N26
--register power-up is low

ZD7_mem[0][84] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD7L12, ZD7L13,  ,  , VCC);


--ZD7_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][66] at FF_X34_Y7_N29
--register power-up is low

ZD7_mem[0][66] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD7L12, ZD7L14,  ,  , VCC);


--EE3L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0 at MLABCELL_X34_Y7_N24
EE3L1 = (AE7_read_latency_shift_reg[0] & ((!ZD7_mem[0][66]) # (!ZD7_mem[0][84])));


--AE1_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg[0] at FF_X30_Y9_N53
--register power-up is low

AE1_read_latency_shift_reg[0] = DFFEAS(AE1L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE2_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0] at FF_X30_Y9_N55
--register power-up is low

AE2_read_latency_shift_reg[0] = DFFEAS(AE2L4, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE3_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X30_Y9_N16
--register power-up is low

AE3_read_latency_shift_reg[0] = DFFEAS(AE3L35, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE5_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] at FF_X29_Y6_N31
--register power-up is low

AE5_read_latency_shift_reg[0] = DFFEAS(DE1L20, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE8_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0] at FF_X31_Y6_N19
--register power-up is low

AE8_read_latency_shift_reg[0] = DFFEAS(AE8L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X31_Y8_N36
TE1L2 = ( !AE8_read_latency_shift_reg[0] & ( !AE5_read_latency_shift_reg[0] & ( (!AE3_read_latency_shift_reg[0] & (!AE2_read_latency_shift_reg[0] & !AE1L3Q)) ) ) );


--TE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at LABCELL_X31_Y8_N9
TE1L3 = ( !AE11_read_latency_shift_reg[0] & ( !AE10_read_latency_shift_reg[0] & ( (TE1L2 & (!EE3L1 & !EE2L1)) ) ) );


--LE1_end_begintransfer is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X31_Y7_N32
--register power-up is low

LE1_end_begintransfer = DFFEAS(LE1L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X31_Y7_N39
LE1L2 = ( PD1_rst1 & ( (!JF1L1086Q & ((!JF1L1141Q) # ((!LE1_write_accepted & !LE1_end_begintransfer)))) ) ) # ( !PD1_rst1 & ( (!JF1L1086Q & ((!LE1_write_accepted) # (!JF1L1141Q))) ) );


--LE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X31_Y7_N6
LE1L3 = ( !LE1L2 & ( ((!JF1L1086Q) # ((!TE1L3) # (JE1L36))) # (JE2L35) ) );


--JF1_E_st_stall is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X31_Y7_N51
JF1_E_st_stall = ( LE1L1 & ( ((JF1_d_write & ((!LE1L3) # (DE1_WideOr0)))) # (JF1L1088) ) ) # ( !LE1L1 & ( ((!LE1L3 & JF1_d_write)) # (JF1L1088) ) );


--LE1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X31_Y7_N48
LE1L12 = ( PD1_rst1 & ( (!LE1L3 & (((!DE1_WideOr0 & JF1_d_write)) # (LE1_write_accepted))) ) ) # ( !PD1_rst1 & ( (!LE1L3 & LE1_write_accepted) ) );


--TE1_WideOr1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at MLABCELL_X34_Y7_N54
TE1_WideOr1 = ( !JE2L35 & ( (TE1L3 & !JE1L36) ) );


--JF1_R_ctrl_ld is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X37_Y7_N56
--register power-up is low

JF1_R_ctrl_ld = DFFEAS(JF1L273, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_read_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at MLABCELL_X34_Y8_N33
JF1_d_read_nxt = ( JF1_E_new_inst & ( ((TE1_WideOr1 & JF1_d_read)) # (JF1L770Q) ) ) # ( !JF1_E_new_inst & ( (TE1_WideOr1 & JF1_d_read) ) );


--LE1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X31_Y7_N54
LE1L9 = ( TE1_WideOr1 & ( ((PD1_rst1 & (JF1L1086Q & !DE1_WideOr0))) # (LE1_read_accepted) ) );


--JF1_D_iw[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X39_Y9_N40
--register power-up is low

JF1_D_iw[4] = DFFEAS(JF1L664, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1_D_iw[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X39_Y9_N19
--register power-up is low

JF1_D_iw[1] = DFFEAS(JF1L661, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1_D_iw[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X39_Y9_N25
--register power-up is low

JF1_D_iw[3] = DFFEAS(JF1L663, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1L277 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X37_Y7_N57
JF1L277 = ( JF1_D_iw[0] & ( (!JF1_D_iw[3] & ((JF1_D_iw[1]) # (JF1_D_iw[2]))) ) );


--JF1L278 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X40_Y7_N51
JF1L278 = ( JF1_D_iw[4] ) # ( !JF1_D_iw[4] & ( !JF1L277 ) );


--JF1L279 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X37_Y9_N36
JF1L279 = ( JF1_D_iw[1] & ( (JF1_D_iw[3] & JF1_D_iw[0]) ) ) # ( !JF1_D_iw[1] & ( (JF1_D_iw[2] & (JF1_D_iw[3] & JF1_D_iw[0])) ) );


--JF1L280 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X37_Y9_N21
JF1L280 = ( JF1L279 & ( !JF1_D_iw[4] ) );


--JF1L431 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~0 at LABCELL_X42_Y6_N3
JF1L431 = ( JF1L280 & ( (!JF1L278) # (!JF1L106) ) ) # ( !JF1L280 & ( ((JF1L102 & !JF1L106)) # (JF1L278) ) );


--JF1L434 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~1 at LABCELL_X42_Y6_N0
JF1L434 = (!JF1L278 & (((!JF1L102 & !JF1L106)) # (JF1L280))) # (JF1L278 & (((!JF1L280) # (!JF1L106))));


--JF1_d_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X42_Y6_N20
--register power-up is low

JF1_d_byteenable[3] = DFFEAS(JF1L433, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE3L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[10]~0 at MLABCELL_X28_Y10_N3
JE3L30 = ( YD4_cp_ready ) # ( !YD4_cp_ready & ( !JE3_use_reg ) );


--JF1_d_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X42_Y6_N22
--register power-up is low

JF1_d_byteenable[2] = DFFEAS(JF1L432, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|comb~1 at LABCELL_X27_Y10_N21
YD4L3 = ( ZD4_mem[0][87] ) # ( !ZD4_mem[0][87] & ( AE4_read_latency_shift_reg[0] ) );


--AE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~0 at MLABCELL_X28_Y8_N3
AE1L4 = ( JF1L1086Q & ( (PD1_rst1 & !LE1_read_accepted) ) );


--ZD4L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|write~0 at LABCELL_X27_Y10_N0
ZD4L21 = (AE1L4 & ((AE4L24) # (YD4L1)));


--ZD4L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X27_Y10_N42
ZD4L15 = ( ZD4L21 & ( (!ZD4_mem_used[0] & (((ZD4_mem_used[1])))) # (ZD4_mem_used[0] & (!YD4L3 & ((ZD4_mem_used[1]) # (ME1L17)))) ) ) # ( !ZD4L21 & ( (ZD4_mem_used[1] & ((!YD4L3) # (!ZD4_mem_used[0]))) ) );


--JF1_R_ctrl_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X37_Y4_N43
--register power-up is low

JF1_R_ctrl_shift_rot = DFFEAS(JF1L290, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_logic is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X45_Y7_N31
--register power-up is low

JF1_R_ctrl_logic = DFFEAS(JF1L275, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_logic_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X45_Y6_N46
--register power-up is low

JF1_R_logic_op[1] = DFFEAS(JF1L346, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_logic_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X45_Y6_N28
--register power-up is low

JF1_R_logic_op[0] = DFFEAS(JF1L345, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src1[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X40_Y6_N49
--register power-up is low

JF1_E_src1[5] = DFFEAS(JF1L799, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L404 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0 at MLABCELL_X39_Y5_N24
JF1L404 = ( JF1_E_src2[5] & ( JF1_E_src1[5] & ( !JF1_R_logic_op[1] $ (!JF1_R_logic_op[0]) ) ) ) # ( !JF1_E_src2[5] & ( JF1_E_src1[5] & ( JF1_R_logic_op[1] ) ) ) # ( JF1_E_src2[5] & ( !JF1_E_src1[5] & ( JF1_R_logic_op[1] ) ) ) # ( !JF1_E_src2[5] & ( !JF1_E_src1[5] & ( (!JF1_R_logic_op[1] & !JF1_R_logic_op[0]) ) ) );


--JF1L360 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0 at LABCELL_X37_Y5_N15
JF1L360 = ( JF1_R_ctrl_shift_rot & ( JF1L110 & ( JF1_E_shift_rot_result[5] ) ) ) # ( !JF1_R_ctrl_shift_rot & ( JF1L110 & ( (!JF1_R_ctrl_logic) # (JF1L404) ) ) ) # ( JF1_R_ctrl_shift_rot & ( !JF1L110 & ( JF1_E_shift_rot_result[5] ) ) ) # ( !JF1_R_ctrl_shift_rot & ( !JF1L110 & ( (JF1L404 & JF1_R_ctrl_logic) ) ) );


--JF1_R_ctrl_rd_ctl_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X46_Y6_N37
--register power-up is low

JF1_R_ctrl_rd_ctl_reg = DFFEAS(JF1_D_op_rdctl, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_br_cmp is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X43_Y8_N25
--register power-up is low

JF1_R_ctrl_br_cmp = DFFEAS(JF1L251, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L387 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at MLABCELL_X34_Y8_N24
JF1L387 = (JF1_R_ctrl_br_cmp) # (JF1_R_ctrl_rd_ctl_reg);


--JF1_E_src1[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X36_Y4_N7
--register power-up is low

JF1_E_src1[22] = DFFEAS(JF1L816, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L421 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~1 at LABCELL_X42_Y4_N57
JF1L421 = ( JF1_R_logic_op[1] & ( (!JF1_E_src1[22] & ((JF1_E_src2[22]))) # (JF1_E_src1[22] & ((!JF1_R_logic_op[0]) # (!JF1_E_src2[22]))) ) ) # ( !JF1_R_logic_op[1] & ( (!JF1_E_src1[22] & (!JF1_R_logic_op[0] & !JF1_E_src2[22])) # (JF1_E_src1[22] & (JF1_R_logic_op[0] & JF1_E_src2[22])) ) );


--JF1L377 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~2 at LABCELL_X37_Y4_N39
JF1L377 = ( JF1_R_ctrl_shift_rot & ( JF1L421 & ( JF1L475Q ) ) ) # ( !JF1_R_ctrl_shift_rot & ( JF1L421 & ( (JF1L114) # (JF1_R_ctrl_logic) ) ) ) # ( JF1_R_ctrl_shift_rot & ( !JF1L421 & ( JF1L475Q ) ) ) # ( !JF1_R_ctrl_shift_rot & ( !JF1L421 & ( (!JF1_R_ctrl_logic & JF1L114) ) ) );


--JF1_E_src1[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X40_Y4_N40
--register power-up is low

JF1_E_src1[23] = DFFEAS(JF1L817, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L422 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~2 at LABCELL_X42_Y4_N54
JF1L422 = ( JF1_R_logic_op[1] & ( (!JF1_E_src2[23] & ((JF1_E_src1[23]))) # (JF1_E_src2[23] & ((!JF1_R_logic_op[0]) # (!JF1_E_src1[23]))) ) ) # ( !JF1_R_logic_op[1] & ( (!JF1_R_logic_op[0] & (!JF1_E_src2[23] & !JF1_E_src1[23])) # (JF1_R_logic_op[0] & (JF1_E_src2[23] & JF1_E_src1[23])) ) );


--JF1L378 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~3 at LABCELL_X37_Y4_N30
JF1L378 = ( JF1_R_ctrl_shift_rot & ( JF1L422 & ( JF1_E_shift_rot_result[23] ) ) ) # ( !JF1_R_ctrl_shift_rot & ( JF1L422 & ( (JF1_R_ctrl_logic) # (JF1L118) ) ) ) # ( JF1_R_ctrl_shift_rot & ( !JF1L422 & ( JF1_E_shift_rot_result[23] ) ) ) # ( !JF1_R_ctrl_shift_rot & ( !JF1L422 & ( (JF1L118 & !JF1_R_ctrl_logic) ) ) );


--JF1_E_src1[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X36_Y4_N4
--register power-up is low

JF1_E_src1[24] = DFFEAS(JF1L818, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L423 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~3 at LABCELL_X42_Y4_N48
JF1L423 = ( JF1_E_src1[24] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src2[24]))) ) ) # ( !JF1_E_src1[24] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src2[24])) # (JF1_R_logic_op[1] & ((JF1_E_src2[24]))) ) );


--JF1L379 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~4 at LABCELL_X37_Y4_N48
JF1L379 = ( JF1L122 & ( JF1L423 & ( (!JF1_R_ctrl_shift_rot) # (JF1L478Q) ) ) ) # ( !JF1L122 & ( JF1L423 & ( (!JF1_R_ctrl_shift_rot & ((JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (JF1L478Q)) ) ) ) # ( JF1L122 & ( !JF1L423 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (JF1L478Q)) ) ) ) # ( !JF1L122 & ( !JF1L423 & ( (JF1L478Q & JF1_R_ctrl_shift_rot) ) ) );


--JF1_E_src1[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X40_Y4_N38
--register power-up is low

JF1_E_src1[25] = DFFEAS(JF1L819, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L424 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~4 at LABCELL_X40_Y6_N45
JF1L424 = ( JF1_E_src2[25] & ( JF1L551Q & ( !JF1_R_logic_op[0] $ (!JF1_R_logic_op[1]) ) ) ) # ( !JF1_E_src2[25] & ( JF1L551Q & ( JF1_R_logic_op[1] ) ) ) # ( JF1_E_src2[25] & ( !JF1L551Q & ( JF1_R_logic_op[1] ) ) ) # ( !JF1_E_src2[25] & ( !JF1L551Q & ( (!JF1_R_logic_op[0] & !JF1_R_logic_op[1]) ) ) );


--JF1L380 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~5 at MLABCELL_X39_Y6_N15
JF1L380 = ( JF1_R_ctrl_shift_rot & ( JF1L424 & ( JF1_E_shift_rot_result[25] ) ) ) # ( !JF1_R_ctrl_shift_rot & ( JF1L424 & ( (JF1_R_ctrl_logic) # (JF1L126) ) ) ) # ( JF1_R_ctrl_shift_rot & ( !JF1L424 & ( JF1_E_shift_rot_result[25] ) ) ) # ( !JF1_R_ctrl_shift_rot & ( !JF1L424 & ( (JF1L126 & !JF1_R_ctrl_logic) ) ) );


--JF1_E_src1[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X40_Y6_N38
--register power-up is low

JF1_E_src1[26] = DFFEAS(JF1L820, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L425 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~5 at LABCELL_X40_Y6_N21
JF1L425 = ( JF1_E_src2[26] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[26]))) ) ) # ( !JF1_E_src2[26] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[26])) # (JF1_R_logic_op[1] & ((JF1_E_src1[26]))) ) );


--JF1L381 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~6 at LABCELL_X40_Y6_N24
JF1L381 = ( JF1L425 & ( (!JF1_R_ctrl_shift_rot & (((JF1_R_ctrl_logic) # (JF1L130)))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[26])) ) ) # ( !JF1L425 & ( (!JF1_R_ctrl_shift_rot & (((JF1L130 & !JF1_R_ctrl_logic)))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[26])) ) );


--JF1_E_src1[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X43_Y5_N26
--register power-up is low

JF1_E_src1[18] = DFFEAS(JF1L812, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L417 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~6 at LABCELL_X40_Y5_N33
JF1L417 = (!JF1_E_src2[18] & ((!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[18])) # (JF1_R_logic_op[1] & ((JF1_E_src1[18]))))) # (JF1_E_src2[18] & (!JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[18])))));


--JF1L373 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~7 at MLABCELL_X39_Y5_N36
JF1L373 = ( JF1_E_shift_rot_result[18] & ( JF1L134 & ( ((!JF1_R_ctrl_logic) # (JF1_R_ctrl_shift_rot)) # (JF1L417) ) ) ) # ( !JF1_E_shift_rot_result[18] & ( JF1L134 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic) # (JF1L417))) ) ) ) # ( JF1_E_shift_rot_result[18] & ( !JF1L134 & ( ((JF1L417 & JF1_R_ctrl_logic)) # (JF1_R_ctrl_shift_rot) ) ) ) # ( !JF1_E_shift_rot_result[18] & ( !JF1L134 & ( (JF1L417 & (!JF1_R_ctrl_shift_rot & JF1_R_ctrl_logic)) ) ) );


--JF1_E_src1[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X36_Y4_N19
--register power-up is low

JF1_E_src1[19] = DFFEAS(JF1L813, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L418 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~7 at LABCELL_X40_Y5_N3
JF1L418 = ( JF1_R_logic_op[0] & ( (!JF1_R_logic_op[1] & (JF1_E_src2[19] & JF1_E_src1[19])) # (JF1_R_logic_op[1] & (!JF1_E_src2[19] $ (!JF1_E_src1[19]))) ) ) # ( !JF1_R_logic_op[0] & ( !JF1_R_logic_op[1] $ (((JF1_E_src1[19]) # (JF1_E_src2[19]))) ) );


--JF1L374 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~8 at MLABCELL_X39_Y5_N6
JF1L374 = ( JF1L138 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic) # ((JF1L418)))) # (JF1_R_ctrl_shift_rot & (((JF1L470Q)))) ) ) # ( !JF1L138 & ( (!JF1_R_ctrl_shift_rot & (JF1_R_ctrl_logic & ((JF1L418)))) # (JF1_R_ctrl_shift_rot & (((JF1L470Q)))) ) );


--JF1_E_src1[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X36_Y4_N10
--register power-up is low

JF1_E_src1[20] = DFFEAS(JF1L814, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L419 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~8 at LABCELL_X42_Y4_N42
JF1L419 = ( JF1_E_src1[20] & ( !JF1_R_logic_op[1] $ (((!JF1_E_src2[20]) # (!JF1_R_logic_op[0]))) ) ) # ( !JF1_E_src1[20] & ( (!JF1_R_logic_op[1] & (!JF1_E_src2[20] & !JF1_R_logic_op[0])) # (JF1_R_logic_op[1] & (JF1_E_src2[20])) ) );


--JF1L375 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~9 at LABCELL_X37_Y5_N45
JF1L375 = ( JF1_E_shift_rot_result[20] & ( ((!JF1_R_ctrl_logic & ((JF1L142))) # (JF1_R_ctrl_logic & (JF1L419))) # (JF1_R_ctrl_shift_rot) ) ) # ( !JF1_E_shift_rot_result[20] & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic & ((JF1L142))) # (JF1_R_ctrl_logic & (JF1L419)))) ) );


--JF1_E_src1[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X40_Y4_N34
--register power-up is low

JF1_E_src1[21] = DFFEAS(JF1L815, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L420 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~9 at LABCELL_X42_Y4_N45
JF1L420 = ( JF1L546Q & ( !JF1_R_logic_op[1] $ (((!JF1_E_src2[21]) # (!JF1_R_logic_op[0]))) ) ) # ( !JF1L546Q & ( (!JF1_R_logic_op[1] & (!JF1_E_src2[21] & !JF1_R_logic_op[0])) # (JF1_R_logic_op[1] & (JF1_E_src2[21])) ) );


--JF1L376 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~10 at MLABCELL_X39_Y6_N45
JF1L376 = ( JF1L146 & ( JF1L420 & ( (!JF1_R_ctrl_shift_rot) # (JF1L473Q) ) ) ) # ( !JF1L146 & ( JF1L420 & ( (!JF1_R_ctrl_shift_rot & ((JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (JF1L473Q)) ) ) ) # ( JF1L146 & ( !JF1L420 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (JF1L473Q)) ) ) ) # ( !JF1L146 & ( !JF1L420 & ( (JF1L473Q & JF1_R_ctrl_shift_rot) ) ) );


--JF1_E_src1[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X36_Y5_N13
--register power-up is low

JF1_E_src1[13] = DFFEAS(JF1L807, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L412 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~10 at MLABCELL_X39_Y5_N33
JF1L412 = ( JF1_E_src2[13] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[13]))) ) ) # ( !JF1_E_src2[13] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[13])) # (JF1_R_logic_op[1] & ((JF1_E_src1[13]))) ) );


--JF1L368 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~11 at LABCELL_X37_Y4_N54
JF1L368 = ( JF1L412 & ( JF1_E_shift_rot_result[13] & ( ((JF1_R_ctrl_logic) # (JF1_R_ctrl_shift_rot)) # (JF1L150) ) ) ) # ( !JF1L412 & ( JF1_E_shift_rot_result[13] & ( ((JF1L150 & !JF1_R_ctrl_logic)) # (JF1_R_ctrl_shift_rot) ) ) ) # ( JF1L412 & ( !JF1_E_shift_rot_result[13] & ( (!JF1_R_ctrl_shift_rot & ((JF1_R_ctrl_logic) # (JF1L150))) ) ) ) # ( !JF1L412 & ( !JF1_E_shift_rot_result[13] & ( (JF1L150 & (!JF1_R_ctrl_shift_rot & !JF1_R_ctrl_logic)) ) ) );


--JF1_E_src1[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X36_Y4_N25
--register power-up is low

JF1_E_src1[14] = DFFEAS(JF1L808, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L413 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~11 at MLABCELL_X39_Y6_N6
JF1L413 = ( JF1_R_logic_op[1] & ( (!JF1_E_src2[14] & (JF1_E_src1[14])) # (JF1_E_src2[14] & ((!JF1_E_src1[14]) # (!JF1_R_logic_op[0]))) ) ) # ( !JF1_R_logic_op[1] & ( (!JF1_E_src2[14] & (!JF1_E_src1[14] & !JF1_R_logic_op[0])) # (JF1_E_src2[14] & (JF1_E_src1[14] & JF1_R_logic_op[0])) ) );


--JF1L369 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~12 at MLABCELL_X39_Y5_N48
JF1L369 = ( JF1_E_shift_rot_result[14] & ( ((!JF1_R_ctrl_logic & ((JF1L154))) # (JF1_R_ctrl_logic & (JF1L413))) # (JF1_R_ctrl_shift_rot) ) ) # ( !JF1_E_shift_rot_result[14] & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic & ((JF1L154))) # (JF1_R_ctrl_logic & (JF1L413)))) ) );


--JF1_E_src1[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X43_Y5_N31
--register power-up is low

JF1_E_src1[15] = DFFEAS(JF1L809, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L414 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~12 at LABCELL_X40_Y5_N30
JF1L414 = ( JF1_E_src2[15] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[15]))) ) ) # ( !JF1_E_src2[15] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[15])) # (JF1_R_logic_op[1] & ((JF1_E_src1[15]))) ) );


--JF1L370 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~13 at MLABCELL_X39_Y5_N9
JF1L370 = ( JF1L158 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic) # ((JF1L414)))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[15])))) ) ) # ( !JF1L158 & ( (!JF1_R_ctrl_shift_rot & (JF1_R_ctrl_logic & ((JF1L414)))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[15])))) ) );


--JF1_E_src1[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X40_Y6_N5
--register power-up is low

JF1_E_src1[16] = DFFEAS(JF1L810, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L415 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~13 at LABCELL_X40_Y6_N18
JF1L415 = ( JF1_E_src2[16] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[16]))) ) ) # ( !JF1_E_src2[16] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[16])) # (JF1_R_logic_op[1] & ((JF1_E_src1[16]))) ) );


--JF1L371 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~14 at LABCELL_X40_Y6_N30
JF1L371 = ( JF1_R_ctrl_logic & ( JF1L415 & ( (!JF1_R_ctrl_shift_rot) # (JF1_E_shift_rot_result[16]) ) ) ) # ( !JF1_R_ctrl_logic & ( JF1L415 & ( (!JF1_R_ctrl_shift_rot & ((JF1L162))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[16])) ) ) ) # ( JF1_R_ctrl_logic & ( !JF1L415 & ( (JF1_E_shift_rot_result[16] & JF1_R_ctrl_shift_rot) ) ) ) # ( !JF1_R_ctrl_logic & ( !JF1L415 & ( (!JF1_R_ctrl_shift_rot & ((JF1L162))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[16])) ) ) );


--JF1_E_src1[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X36_Y4_N58
--register power-up is low

JF1_E_src1[17] = DFFEAS(JF1L811, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L416 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~14 at LABCELL_X40_Y5_N12
JF1L416 = ( JF1_R_logic_op[1] & ( (!JF1_E_src2[17] & ((JF1_E_src1[17]))) # (JF1_E_src2[17] & ((!JF1_R_logic_op[0]) # (!JF1_E_src1[17]))) ) ) # ( !JF1_R_logic_op[1] & ( (!JF1_R_logic_op[0] & (!JF1_E_src2[17] & !JF1_E_src1[17])) # (JF1_R_logic_op[0] & (JF1_E_src2[17] & JF1_E_src1[17])) ) );


--JF1L372 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~15 at MLABCELL_X39_Y6_N39
JF1L372 = ( JF1_R_ctrl_shift_rot & ( JF1_R_ctrl_logic & ( JF1L467Q ) ) ) # ( !JF1_R_ctrl_shift_rot & ( JF1_R_ctrl_logic & ( JF1L416 ) ) ) # ( JF1_R_ctrl_shift_rot & ( !JF1_R_ctrl_logic & ( JF1L467Q ) ) ) # ( !JF1_R_ctrl_shift_rot & ( !JF1_R_ctrl_logic & ( JF1L166 ) ) );


--JF1_E_src1[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X43_Y5_N4
--register power-up is low

JF1_E_src1[11] = DFFEAS(JF1L805, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L410 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~15 at LABCELL_X40_Y5_N18
JF1L410 = ( JF1_E_src1[11] & ( JF1_R_logic_op[1] & ( (!JF1_E_src2[11]) # (!JF1_R_logic_op[0]) ) ) ) # ( !JF1_E_src1[11] & ( JF1_R_logic_op[1] & ( JF1_E_src2[11] ) ) ) # ( JF1_E_src1[11] & ( !JF1_R_logic_op[1] & ( (JF1_E_src2[11] & JF1_R_logic_op[0]) ) ) ) # ( !JF1_E_src1[11] & ( !JF1_R_logic_op[1] & ( (!JF1_E_src2[11] & !JF1_R_logic_op[0]) ) ) );


--JF1L366 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~16 at LABCELL_X37_Y5_N51
JF1L366 = ( JF1L410 & ( JF1L170 & ( (!JF1_R_ctrl_shift_rot) # (JF1_E_shift_rot_result[11]) ) ) ) # ( !JF1L410 & ( JF1L170 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[11])) ) ) ) # ( JF1L410 & ( !JF1L170 & ( (!JF1_R_ctrl_shift_rot & ((JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[11])) ) ) ) # ( !JF1L410 & ( !JF1L170 & ( (JF1_R_ctrl_shift_rot & JF1_E_shift_rot_result[11]) ) ) );


--JF1_E_src1[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X43_Y5_N22
--register power-up is low

JF1_E_src1[12] = DFFEAS(JF1L806, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L411 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~16 at LABCELL_X40_Y5_N51
JF1L411 = ( JF1_E_src2[12] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[12]))) ) ) # ( !JF1_E_src2[12] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[12])) # (JF1_R_logic_op[1] & ((JF1_E_src1[12]))) ) );


--JF1L367 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~17 at LABCELL_X37_Y4_N3
JF1L367 = ( JF1L174 & ( JF1L461Q & ( (!JF1_R_ctrl_logic) # ((JF1L411) # (JF1_R_ctrl_shift_rot)) ) ) ) # ( !JF1L174 & ( JF1L461Q & ( ((JF1_R_ctrl_logic & JF1L411)) # (JF1_R_ctrl_shift_rot) ) ) ) # ( JF1L174 & ( !JF1L461Q & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic) # (JF1L411))) ) ) ) # ( !JF1L174 & ( !JF1L461Q & ( (JF1_R_ctrl_logic & (!JF1_R_ctrl_shift_rot & JF1L411)) ) ) );


--JF1_E_src1[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X42_Y7_N55
--register power-up is low

JF1_E_src1[7] = DFFEAS(JF1L801, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L406 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~17 at LABCELL_X40_Y5_N0
JF1L406 = ( JF1_R_logic_op[0] & ( (!JF1_R_logic_op[1] & (JF1_E_src2[7] & JF1_E_src1[7])) # (JF1_R_logic_op[1] & (!JF1_E_src2[7] $ (!JF1_E_src1[7]))) ) ) # ( !JF1_R_logic_op[0] & ( !JF1_R_logic_op[1] $ (((JF1_E_src1[7]) # (JF1_E_src2[7]))) ) );


--JF1L362 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~18 at LABCELL_X37_Y5_N42
JF1L362 = ( JF1_E_shift_rot_result[7] & ( ((!JF1_R_ctrl_logic & ((JF1L178))) # (JF1_R_ctrl_logic & (JF1L406))) # (JF1_R_ctrl_shift_rot) ) ) # ( !JF1_E_shift_rot_result[7] & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic & ((JF1L178))) # (JF1_R_ctrl_logic & (JF1L406)))) ) );


--JF1_E_src1[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X43_Y5_N13
--register power-up is low

JF1_E_src1[8] = DFFEAS(JF1L802, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L407 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~18 at LABCELL_X40_Y3_N3
JF1L407 = ( JF1_E_src1[8] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src2[8]))) ) ) # ( !JF1_E_src1[8] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src2[8])) # (JF1_R_logic_op[1] & ((JF1_E_src2[8]))) ) );


--JF1L363 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~19 at LABCELL_X37_Y5_N21
JF1L363 = ( JF1_E_shift_rot_result[8] & ( ((!JF1_R_ctrl_logic & (JF1L182)) # (JF1_R_ctrl_logic & ((JF1L407)))) # (JF1_R_ctrl_shift_rot) ) ) # ( !JF1_E_shift_rot_result[8] & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic & (JF1L182)) # (JF1_R_ctrl_logic & ((JF1L407))))) ) );


--JF1_E_src1[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X39_Y5_N14
--register power-up is low

JF1_E_src1[9] = DFFEAS(JF1L803, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L408 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~19 at MLABCELL_X39_Y5_N45
JF1L408 = ( JF1_E_src1[9] & ( !JF1_R_logic_op[1] $ (((!JF1_E_src2[9]) # (!JF1_R_logic_op[0]))) ) ) # ( !JF1_E_src1[9] & ( (!JF1_R_logic_op[1] & (!JF1_E_src2[9] & !JF1_R_logic_op[0])) # (JF1_R_logic_op[1] & (JF1_E_src2[9])) ) );


--JF1L364 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~20 at LABCELL_X37_Y5_N0
JF1L364 = ( JF1L408 & ( (!JF1_R_ctrl_shift_rot & (((JF1L186) # (JF1_R_ctrl_logic)))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[9])) ) ) # ( !JF1L408 & ( (!JF1_R_ctrl_shift_rot & (((!JF1_R_ctrl_logic & JF1L186)))) # (JF1_R_ctrl_shift_rot & (JF1_E_shift_rot_result[9])) ) );


--JF1_E_src1[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X39_Y5_N1
--register power-up is low

JF1_E_src1[10] = DFFEAS(JF1L804, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L409 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~20 at MLABCELL_X39_Y5_N54
JF1L409 = ( JF1_E_src1[10] & ( JF1_E_src2[10] & ( !JF1_R_logic_op[1] $ (!JF1_R_logic_op[0]) ) ) ) # ( !JF1_E_src1[10] & ( JF1_E_src2[10] & ( JF1_R_logic_op[1] ) ) ) # ( JF1_E_src1[10] & ( !JF1_E_src2[10] & ( JF1_R_logic_op[1] ) ) ) # ( !JF1_E_src1[10] & ( !JF1_E_src2[10] & ( (!JF1_R_logic_op[1] & !JF1_R_logic_op[0]) ) ) );


--JF1L365 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~21 at MLABCELL_X39_Y5_N21
JF1L365 = ( JF1_E_shift_rot_result[10] & ( ((!JF1_R_ctrl_logic & (JF1L190)) # (JF1_R_ctrl_logic & ((JF1L409)))) # (JF1_R_ctrl_shift_rot) ) ) # ( !JF1_E_shift_rot_result[10] & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic & (JF1L190)) # (JF1_R_ctrl_logic & ((JF1L409))))) ) );


--JF1_E_src2[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X43_Y7_N55
--register power-up is low

JF1_E_src2[3] = DFFEAS(JF1L848, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src1[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X39_Y5_N16
--register power-up is low

JF1_E_src1[3] = DFFEAS(JF1L797, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L402 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~21 at LABCELL_X42_Y3_N3
JF1L402 = ( JF1_R_logic_op[0] & ( JF1_R_logic_op[1] & ( !JF1_E_src2[3] $ (!JF1_E_src1[3]) ) ) ) # ( !JF1_R_logic_op[0] & ( JF1_R_logic_op[1] & ( (JF1_E_src1[3]) # (JF1_E_src2[3]) ) ) ) # ( JF1_R_logic_op[0] & ( !JF1_R_logic_op[1] & ( (JF1_E_src2[3] & JF1_E_src1[3]) ) ) ) # ( !JF1_R_logic_op[0] & ( !JF1_R_logic_op[1] & ( (!JF1_E_src2[3] & !JF1_E_src1[3]) ) ) );


--JF1L358 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~22 at LABCELL_X37_Y5_N30
JF1L358 = ( JF1L194 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic) # ((JF1L402)))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[3])))) ) ) # ( !JF1L194 & ( (!JF1_R_ctrl_shift_rot & (JF1_R_ctrl_logic & ((JF1L402)))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[3])))) ) );


--JF1_E_src1[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X36_Y5_N7
--register power-up is low

JF1_E_src1[6] = DFFEAS(JF1L800, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L405 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~22 at LABCELL_X40_Y3_N33
JF1L405 = ( JF1_R_logic_op[1] & ( JF1_E_src2[6] & ( (!JF1_E_src1[6]) # (!JF1_R_logic_op[0]) ) ) ) # ( !JF1_R_logic_op[1] & ( JF1_E_src2[6] & ( (JF1_E_src1[6] & JF1_R_logic_op[0]) ) ) ) # ( JF1_R_logic_op[1] & ( !JF1_E_src2[6] & ( JF1_E_src1[6] ) ) ) # ( !JF1_R_logic_op[1] & ( !JF1_E_src2[6] & ( (!JF1_E_src1[6] & !JF1_R_logic_op[0]) ) ) );


--JF1L361 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~23 at LABCELL_X37_Y5_N36
JF1L361 = ( JF1L405 & ( (!JF1_R_ctrl_shift_rot & (((JF1L198)) # (JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[6])))) ) ) # ( !JF1L405 & ( (!JF1_R_ctrl_shift_rot & (!JF1_R_ctrl_logic & ((JF1L198)))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[6])))) ) );


--JF1_E_src1[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X39_Y7_N28
--register power-up is low

JF1_E_src1[2] = DFFEAS(JF1L796, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src2[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X43_Y7_N28
--register power-up is low

JF1_E_src2[2] = DFFEAS(JF1L847, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L401 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~23 at LABCELL_X43_Y3_N21
JF1L401 = ( JF1_E_src1[2] & ( JF1_E_src2[2] & ( !JF1_R_logic_op[1] $ (!JF1_R_logic_op[0]) ) ) ) # ( !JF1_E_src1[2] & ( JF1_E_src2[2] & ( JF1_R_logic_op[1] ) ) ) # ( JF1_E_src1[2] & ( !JF1_E_src2[2] & ( JF1_R_logic_op[1] ) ) ) # ( !JF1_E_src1[2] & ( !JF1_E_src2[2] & ( (!JF1_R_logic_op[1] & !JF1_R_logic_op[0]) ) ) );


--JF1L357 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~24 at LABCELL_X37_Y5_N33
JF1L357 = ( JF1L401 & ( (!JF1_R_ctrl_shift_rot & (((JF1L202)) # (JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[2])))) ) ) # ( !JF1L401 & ( (!JF1_R_ctrl_shift_rot & (!JF1_R_ctrl_logic & ((JF1L202)))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[2])))) ) );


--JF1_E_src1[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X39_Y6_N28
--register power-up is low

JF1_E_src1[4] = DFFEAS(JF1L798, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src2[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X43_Y7_N43
--register power-up is low

JF1_E_src2[4] = DFFEAS(JF1L849, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L403 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~24 at MLABCELL_X39_Y6_N18
JF1L403 = ( JF1_R_logic_op[1] & ( (!JF1L526Q & ((JF1_E_src2[4]))) # (JF1L526Q & ((!JF1_R_logic_op[0]) # (!JF1_E_src2[4]))) ) ) # ( !JF1_R_logic_op[1] & ( (!JF1L526Q & (!JF1_R_logic_op[0] & !JF1_E_src2[4])) # (JF1L526Q & (JF1_R_logic_op[0] & JF1_E_src2[4])) ) );


--JF1L359 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~25 at LABCELL_X37_Y5_N39
JF1L359 = ( JF1_E_shift_rot_result[4] & ( ((!JF1_R_ctrl_logic & (JF1L206)) # (JF1_R_ctrl_logic & ((JF1L403)))) # (JF1_R_ctrl_shift_rot) ) ) # ( !JF1_E_shift_rot_result[4] & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic & (JF1L206)) # (JF1_R_ctrl_logic & ((JF1L403))))) ) );


--JF1_d_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X42_Y6_N52
--register power-up is low

JF1_d_writedata[26] = DFFEAS(JF1L609, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X42_Y6_N55
--register power-up is low

JF1_d_writedata[27] = DFFEAS(JF1L610, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X42_Y6_N59
--register power-up is low

JF1_d_writedata[28] = DFFEAS(JF1L611, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X43_Y6_N58
--register power-up is low

JF1_d_writedata[29] = DFFEAS(JF1L612, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X42_Y6_N50
--register power-up is low

JF1_d_writedata[30] = DFFEAS(JF1L613, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X43_Y6_N40
--register power-up is low

JF1_d_writedata[31] = DFFEAS(JF1L614, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X42_Y6_N26
--register power-up is low

JF1_d_writedata[24] = DFFEAS(JF1L607, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_d_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X42_Y6_N41
--register power-up is low

JF1_d_writedata[25] = DFFEAS(JF1L608, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CG1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X12_Y5_N3
CG1L3 = (!Q1_virtual_ir_scan_reg & (K1_splitter_nodes_receive_1[3] & S1_state[4]));


--EG1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X12_Y5_N6
EG1L55 = ( S1_state[3] & ( (EG1_sr[0] & ((!K1_splitter_nodes_receive_1[3]) # (Q1_virtual_ir_scan_reg))) ) ) # ( !S1_state[3] & ( EG1_sr[0] ) );


--GG3_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X12_Y5_N32
--register power-up is low

GG3_dreg[0] = DFFEAS(GG3L4, GLOBAL(A1L6),  ,  ,  ,  ,  ,  ,  );


--EG1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X12_Y5_N12
EG1L56 = ( !Q1_irf_reg[2][1] & ( S1_state[3] & ( (!Q1_irf_reg[2][0] & (GG3_dreg[0] & (!Q1_virtual_ir_scan_reg & K1_splitter_nodes_receive_1[3]))) ) ) );


--EG1_DRsize.000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X12_Y5_N10
--register power-up is low

EG1_DRsize.000 = DFFEAS(EG1L2, GLOBAL(A1L6),  ,  , CG1_virtual_state_uir,  ,  ,  ,  );


--EG1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X12_Y5_N36
EG1L57 = ( EG1_DRsize.000 & ( EG1L55 & ( (!CG1L3) # (EG1_sr[1]) ) ) ) # ( !EG1_DRsize.000 & ( EG1L55 & ( (!CG1L3) # (A1L7) ) ) ) # ( EG1_DRsize.000 & ( !EG1L55 & ( (!CG1L3 & ((EG1L56))) # (CG1L3 & (EG1_sr[1])) ) ) ) # ( !EG1_DRsize.000 & ( !EG1L55 & ( (!CG1L3 & (EG1L56)) # (CG1L3 & ((A1L7))) ) ) );


--GG2_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X13_Y5_N2
--register power-up is low

GG2_dreg[0] = DFFEAS( , GLOBAL(A1L6),  ,  ,  , GG2_din_s1,  ,  , VCC);


--EC1L222 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~0 at LABCELL_X29_Y2_N42
EC1L222 = ( HF1_entries[1] & ( EC1L266Q ) ) # ( !HF1_entries[1] & ( (HF1_entries[0] & EC1L266Q) ) );


--EC1L223 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~1 at LABCELL_X29_Y2_N45
EC1L223 = ( !EC1_refresh_request & ( !KC1_r_sync_rst ) );


--EC1L224 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2 at LABCELL_X29_Y2_N12
EC1L224 = ( EC1_m_state.000000001 & ( EC1L166 & ( (EC1L128 & (EC1_m_state.100000000 & EC1L223)) ) ) ) # ( !EC1_m_state.000000001 & ( EC1L166 & ( (EC1L223 & (((EC1L128 & EC1_m_state.100000000)) # (EC1L222))) ) ) ) # ( EC1_m_state.000000001 & ( !EC1L166 & ( (EC1L128 & EC1L223) ) ) ) # ( !EC1_m_state.000000001 & ( !EC1L166 & ( (EC1L223 & (((EC1L128 & EC1_m_state.100000000)) # (EC1L222))) ) ) );


--HF1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[29]~16 at LABCELL_X31_Y2_N27
HF1L148 = ( HF1_entry_0[29] & ( (!HF1L118Q) # (HF1_entry_1[29]) ) ) # ( !HF1_entry_0[29] & ( (HF1L118Q & HF1_entry_1[29]) ) );


--HF1L162 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[43]~17 at MLABCELL_X28_Y2_N54
HF1L162 = (!HF1L118Q & (HF1_entry_0[43])) # (HF1L118Q & ((HF1_entry_1[43])));


--EC1_m_next.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 at FF_X28_Y2_N47
--register power-up is low

EC1_m_next.000001000 = DFFEAS(EC1L107, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L92 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~0 at LABCELL_X27_Y2_N45
EC1L92 = ( EC1_refresh_request & ( EC1_m_state.100000000 ) ) # ( !EC1_refresh_request & ( (!HF1L2 & EC1_m_state.100000000) ) );


--EC1L93 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~1 at LABCELL_X27_Y2_N24
EC1L93 = ( EC1L56 & ( EC1L368 & ( EC1L92 ) ) ) # ( !EC1L56 & ( EC1L368 & ( (EC1L92 & ((!EC1L377) # ((!EC1L370) # (EC1_refresh_request)))) ) ) ) # ( EC1L56 & ( !EC1L368 & ( EC1L92 ) ) ) # ( !EC1L56 & ( !EC1L368 & ( EC1L92 ) ) );


--EC1_m_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1] at FF_X25_Y2_N25
--register power-up is low

EC1_m_count[1] = DFFEAS(EC1L118, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L84 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~0 at LABCELL_X27_Y2_N33
EC1L84 = ( EC1_m_state.000000100 & ( !EC1_m_count[1] ) );


--EC1L94 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~2 at LABCELL_X27_Y2_N18
EC1L94 = ( EC1L84 & ( !EC1L93 ) ) # ( !EC1L84 & ( (!EC1L93 & EC1L92) ) );


--EC1L95 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~3 at LABCELL_X27_Y2_N39
EC1L95 = ( EC1_refresh_request & ( !EC1_m_state.000000001 ) ) # ( !EC1_refresh_request & ( (!EC1_m_state.000000001 & ((!HF1L2) # (!EC1L266Q))) ) );


--EC1L96 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~4 at LABCELL_X27_Y2_N12
EC1L96 = ( !EC1L95 & ( (EC1L165 & (((!EC1_refresh_request & EC1L128)) # (EC1L166))) ) );


--EC1L97 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~5 at LABCELL_X27_Y2_N54
EC1L97 = ( EC1_m_count[1] & ( EC1_m_state.000000100 & ( (!EC1L93 & ((EC1L96) # (EC1L92))) ) ) ) # ( EC1_m_count[1] & ( !EC1_m_state.000000100 & ( (!EC1L93 & ((EC1L96) # (EC1L92))) ) ) ) # ( !EC1_m_count[1] & ( !EC1_m_state.000000100 & ( (!EC1L93 & ((!EC1_m_state.000100000 $ (!EC1L96)) # (EC1L92))) ) ) );


--EC1L91 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~0 at MLABCELL_X28_Y2_N42
EC1L91 = ( EC1L94 & ( (!EC1L97 & (EC1_m_next.000001000)) # (EC1L97 & ((HF1L162))) ) ) # ( !EC1L94 & ( (EC1L97 & EC1_m_state.000001000) ) );


--EC1_m_next.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 at FF_X28_Y2_N38
--register power-up is low

EC1_m_next.000010000 = DFFEAS(EC1L111, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L98 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~6 at MLABCELL_X28_Y2_N39
EC1L98 = ( EC1L94 & ( (!EC1L97 & (EC1_m_next.000010000)) # (EC1L97 & ((!HF1L162))) ) ) # ( !EC1L94 & ( (EC1L97 & EC1_m_state.000010000) ) );


--EC1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~0 at MLABCELL_X25_Y2_N15
EC1L100 = ( !EC1_m_state.000000001 & ( EC1L266Q ) );


--EC1L89 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector25~0 at MLABCELL_X25_Y2_N18
EC1L89 = ( EC1L100 & ( (!EC1_refresh_request & !HF1L2) ) );


--EC1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~1 at MLABCELL_X25_Y2_N21
EC1L129 = ( EC1L89 ) # ( !EC1L89 & ( (!EC1_refresh_request & (EC1L128 & ((!EC1L166) # (EC1_m_state.100000000)))) ) );


--HF1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address~0 at MLABCELL_X25_Y4_N48
HF1L117 = ( EC1_f_pop & ( !EC1L128 $ (!HF1_rd_address) ) ) # ( !EC1_f_pop & ( HF1_rd_address ) );


--HF1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[31]~18 at LABCELL_X35_Y2_N51
HF1L150 = ( HF1_entry_0[31] & ( HF1_entry_1[31] ) ) # ( !HF1_entry_0[31] & ( HF1_entry_1[31] & ( HF1L118Q ) ) ) # ( HF1_entry_0[31] & ( !HF1_entry_1[31] & ( !HF1L118Q ) ) );


--JE4_address_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14] at FF_X35_Y6_N19
--register power-up is low

JE4_address_reg[14] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[14],  ,  , VCC);


--JE4L98 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~0 at LABCELL_X36_Y2_N48
JE4L98 = ( JE4_use_reg & ( JE4_address_reg[14] ) ) # ( !JE4_use_reg & ( JE4_address_reg[14] & ( JF1_W_alu_result[14] ) ) ) # ( !JE4_use_reg & ( !JE4_address_reg[14] & ( JF1_W_alu_result[14] ) ) );


--HF1_wr_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address at FF_X29_Y2_N20
--register power-up is low

HF1_wr_address = DFFEAS(HF1L164, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X33_Y6_N42
LE1L10 = ( JF1L1086Q & ( !LE1_read_accepted ) );


--YD9L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~0 at LABCELL_X31_Y4_N3
YD9L8 = ( JF1_d_byteenable[1] & ( JF1_d_byteenable[0] & ( (!ZD9_mem_used[7] & (((!JE4_use_reg) # (JE4_byteen_reg[1])) # (JE4_byteen_reg[0]))) ) ) ) # ( !JF1_d_byteenable[1] & ( JF1_d_byteenable[0] & ( (!ZD9_mem_used[7] & (((!JE4_use_reg) # (JE4_byteen_reg[1])) # (JE4_byteen_reg[0]))) ) ) ) # ( JF1_d_byteenable[1] & ( !JF1_d_byteenable[0] & ( (!ZD9_mem_used[7] & (((!JE4_use_reg) # (JE4_byteen_reg[1])) # (JE4_byteen_reg[0]))) ) ) ) # ( !JF1_d_byteenable[1] & ( !JF1_d_byteenable[0] & ( (!ZD9_mem_used[7] & (JE4_use_reg & ((JE4_byteen_reg[1]) # (JE4_byteen_reg[0])))) ) ) );


--HF1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|always2~0 at LABCELL_X29_Y3_N36
HF1L3 = ( KE1L2 & ( YD9L8 & ( (!ME1L21 & (LE1L10 & (!ME1L20 & !ME1L3))) ) ) );


--YD9L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~1 at LABCELL_X29_Y2_N0
YD9L9 = ( ME1L3 ) # ( !ME1L3 & ( (!YD11L1) # (((!YD9L8) # (ME1L21)) # (ME1L20)) ) );


--HF1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]~0 at LABCELL_X29_Y2_N21
HF1L115 = ( HF1_wr_address & ( (!HF1L1 & ((!YD9L9) # (HF1L3))) ) );


--HF1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]~0 at LABCELL_X29_Y2_N39
HF1L54 = ( YD9L9 & ( !HF1L1 & ( (!HF1_wr_address & HF1L3) ) ) ) # ( !YD9L9 & ( !HF1L1 & ( !HF1_wr_address ) ) );


--HF1L8 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]~0 at LABCELL_X29_Y2_N24
HF1L8 = ( HF1_entries[1] & ( EC1L128 & ( (!HF1_entries[0] & (((!EC1_f_pop)))) # (HF1_entries[0] & (((!HF1L3 & YD9L9)) # (EC1_f_pop))) ) ) ) # ( !HF1_entries[1] & ( EC1L128 & ( (!HF1_entries[0] & (!HF1L3 & (YD9L9 & EC1_f_pop))) # (HF1_entries[0] & (!EC1_f_pop & ((!YD9L9) # (HF1L3)))) ) ) ) # ( HF1_entries[1] & ( !EC1L128 & ( (!HF1_entries[0]) # ((!HF1L3 & YD9L9)) ) ) ) # ( !HF1_entries[1] & ( !EC1L128 & ( (HF1_entries[0] & ((!YD9L9) # (HF1L3))) ) ) );


--HF1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]~1 at LABCELL_X29_Y2_N54
HF1L6 = ( HF1_entries[0] & ( HF1_entries[1] & ( (!EC1L128 & (!HF1L3 & (YD9L9))) # (EC1L128 & (!EC1_f_pop $ (((!YD9L9) # (HF1L3))))) ) ) ) # ( !HF1_entries[0] & ( HF1_entries[1] & ( (EC1L128 & EC1_f_pop) ) ) ) # ( HF1_entries[0] & ( !HF1_entries[1] & ( (!EC1L128 & (!HF1L3 & (YD9L9))) # (EC1L128 & (!EC1_f_pop $ (((!YD9L9) # (HF1L3))))) ) ) ) # ( !HF1_entries[0] & ( !HF1_entries[1] & ( (!EC1L128 & (((!YD9L9)) # (HF1L3))) # (EC1L128 & (!EC1_f_pop $ (((!HF1L3 & YD9L9))))) ) ) );


--JE4_address_reg[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21] at FF_X35_Y6_N37
--register power-up is low

JE4_address_reg[21] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[21],  ,  , VCC);


--JE4L105 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~1 at LABCELL_X35_Y6_N51
JE4L105 = ( JF1_W_alu_result[21] & ( (!JE4_use_reg) # (JE4_address_reg[21]) ) ) # ( !JF1_W_alu_result[21] & ( (JE4_use_reg & JE4_address_reg[21]) ) );


--JE4_address_reg[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22] at FF_X35_Y6_N29
--register power-up is low

JE4_address_reg[22] = DFFEAS(JE4L29, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  ,  ,  );


--JE4L106 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~2 at LABCELL_X35_Y6_N54
JE4L106 = ( JF1_W_alu_result[22] & ( (!JE4_use_reg) # (JE4_address_reg[22]) ) ) # ( !JF1_W_alu_result[22] & ( (JE4_use_reg & JE4_address_reg[22]) ) );


--HF1L159 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[40]~19 at LABCELL_X35_Y2_N3
HF1L159 = ( HF1_entry_1[40] & ( (HF1_entry_0[40]) # (HF1L118Q) ) ) # ( !HF1_entry_1[40] & ( (!HF1L118Q & HF1_entry_0[40]) ) );


--JE4_address_reg[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23] at FF_X35_Y6_N25
--register power-up is low

JE4_address_reg[23] = DFFEAS(JE4L31, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  ,  ,  );


--JE4L107 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~3 at LABCELL_X36_Y2_N54
JE4L107 = ( JE4_use_reg & ( JF1_W_alu_result[23] & ( JE4_address_reg[23] ) ) ) # ( !JE4_use_reg & ( JF1_W_alu_result[23] ) ) # ( JE4_use_reg & ( !JF1_W_alu_result[23] & ( JE4_address_reg[23] ) ) );


--HF1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[41]~20 at LABCELL_X35_Y2_N36
HF1L160 = ( HF1_entry_1[41] & ( (HF1_entry_0[41]) # (HF1L118Q) ) ) # ( !HF1_entry_1[41] & ( (!HF1L118Q & HF1_entry_0[41]) ) );


--JE4_address_reg[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24] at FF_X35_Y6_N44
--register power-up is low

JE4_address_reg[24] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[24],  ,  , VCC);


--JE4L108 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~4 at LABCELL_X35_Y6_N57
JE4L108 = ( JF1_W_alu_result[24] & ( (!JE4_use_reg) # (JE4_address_reg[24]) ) ) # ( !JF1_W_alu_result[24] & ( (JE4_use_reg & JE4_address_reg[24]) ) );


--JE4_address_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11] at FF_X33_Y7_N58
--register power-up is low

JE4_address_reg[11] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[11],  ,  , VCC);


--JE4L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~5 at LABCELL_X31_Y2_N45
JE4L95 = ( JF1_W_alu_result[11] & ( (!JE4_use_reg) # (JE4_address_reg[11]) ) ) # ( !JF1_W_alu_result[11] & ( (JE4_use_reg & JE4_address_reg[11]) ) );


--JE4_address_reg[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25] at FF_X35_Y6_N10
--register power-up is low

JE4_address_reg[25] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[25],  ,  , VCC);


--JE4L109 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~6 at LABCELL_X35_Y6_N0
JE4L109 = ( JF1_W_alu_result[25] & ( (!JE4_use_reg) # (JE4_address_reg[25]) ) ) # ( !JF1_W_alu_result[25] & ( (JE4_address_reg[25] & JE4_use_reg) ) );


--JE4_address_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12] at FF_X33_Y6_N56
--register power-up is low

JE4_address_reg[12] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[12],  ,  , VCC);


--JE4L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~7 at LABCELL_X31_Y2_N33
JE4L96 = ( JE4_address_reg[12] & ( (JF1_W_alu_result[12]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[12] & ( (!JE4_use_reg & JF1_W_alu_result[12]) ) );


--HF1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[30]~21 at LABCELL_X31_Y2_N6
HF1L149 = ( HF1_entry_0[30] & ( (!HF1L118Q) # (HF1_entry_1[30]) ) ) # ( !HF1_entry_0[30] & ( (HF1L118Q & HF1_entry_1[30]) ) );


--JE4_address_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13] at FF_X31_Y4_N52
--register power-up is low

JE4_address_reg[13] = DFFEAS(JE4L19, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  ,  ,  );


--JE4L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~8 at LABCELL_X31_Y2_N42
JE4L97 = ( JE4_address_reg[13] & ( (JF1_W_alu_result[13]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[13] & ( (!JE4_use_reg & JF1_W_alu_result[13]) ) );


--EC1L200 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 at MLABCELL_X25_Y2_N12
EC1L200 = ( KC1_r_sync_rst & ( EC1_active_cs_n ) ) # ( !KC1_r_sync_rst & ( (!EC1L100 & (((EC1_active_cs_n)))) # (EC1L100 & (((HF1L2 & EC1_active_cs_n)) # (EC1_refresh_request))) ) );


--HF1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[32]~22 at LABCELL_X36_Y3_N27
HF1L151 = ( HF1_entry_1[32] & ( (HF1_entry_0[32]) # (HF1L118Q) ) ) # ( !HF1_entry_1[32] & ( (!HF1L118Q & HF1_entry_0[32]) ) );


--JE4_address_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15] at FF_X37_Y6_N26
--register power-up is low

JE4_address_reg[15] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[15],  ,  , VCC);


--JE4L99 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9 at LABCELL_X36_Y3_N39
JE4L99 = ( JE4_address_reg[15] & ( (JF1_W_alu_result[15]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[15] & ( (!JE4_use_reg & JF1_W_alu_result[15]) ) );


--HF1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[33]~23 at LABCELL_X36_Y3_N24
HF1L152 = ( HF1_entry_1[33] & ( (HF1_entry_0[33]) # (HF1L118Q) ) ) # ( !HF1_entry_1[33] & ( (!HF1L118Q & HF1_entry_0[33]) ) );


--JE4_address_reg[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16] at FF_X34_Y6_N4
--register power-up is low

JE4_address_reg[16] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[16],  ,  , VCC);


--JE4L100 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10 at LABCELL_X36_Y3_N0
JE4L100 = ( JF1_W_alu_result[16] & ( (!JE4_use_reg) # (JE4_address_reg[16]) ) ) # ( !JF1_W_alu_result[16] & ( (JE4_use_reg & JE4_address_reg[16]) ) );


--HF1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[34]~24 at LABCELL_X36_Y3_N21
HF1L153 = ( HF1_entry_0[34] & ( (!HF1L118Q) # (HF1_entry_1[34]) ) ) # ( !HF1_entry_0[34] & ( (HF1L118Q & HF1_entry_1[34]) ) );


--JE4_address_reg[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17] at FF_X37_Y3_N41
--register power-up is low

JE4_address_reg[17] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[17],  ,  , VCC);


--JE4L101 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11 at LABCELL_X36_Y3_N15
JE4L101 = ( JE4_address_reg[17] & ( (JF1_W_alu_result[17]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[17] & ( (!JE4_use_reg & JF1_W_alu_result[17]) ) );


--HF1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[35]~25 at LABCELL_X36_Y3_N18
HF1L154 = ( HF1_entry_0[35] & ( (!HF1L118Q) # (HF1_entry_1[35]) ) ) # ( !HF1_entry_0[35] & ( (HF1L118Q & HF1_entry_1[35]) ) );


--JE4_address_reg[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18] at FF_X35_Y6_N46
--register power-up is low

JE4_address_reg[18] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[18],  ,  , VCC);


--JE4L102 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12 at LABCELL_X36_Y3_N12
JE4L102 = ( JE4_address_reg[18] & ( (JF1_W_alu_result[18]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[18] & ( (!JE4_use_reg & JF1_W_alu_result[18]) ) );


--HF1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[36]~26 at LABCELL_X36_Y3_N30
HF1L155 = ( HF1_entry_1[36] & ( (HF1_entry_0[36]) # (HF1L118Q) ) ) # ( !HF1_entry_1[36] & ( (!HF1L118Q & HF1_entry_0[36]) ) );


--JE4_address_reg[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19] at FF_X33_Y5_N37
--register power-up is low

JE4_address_reg[19] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[19],  ,  , VCC);


--JE4L103 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13 at LABCELL_X36_Y3_N3
JE4L103 = ( JF1_W_alu_result[19] & ( (!JE4_use_reg) # (JE4_address_reg[19]) ) ) # ( !JF1_W_alu_result[19] & ( (JE4_use_reg & JE4_address_reg[19]) ) );


--HF1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[37]~27 at LABCELL_X36_Y3_N33
HF1L156 = ( HF1_entry_0[37] & ( (!HF1L118Q) # (HF1_entry_1[37]) ) ) # ( !HF1_entry_0[37] & ( (HF1L118Q & HF1_entry_1[37]) ) );


--JE4_address_reg[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20] at FF_X37_Y3_N43
--register power-up is low

JE4_address_reg[20] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[20],  ,  , VCC);


--JE4L104 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14 at LABCELL_X36_Y3_N36
JE4L104 = ( JE4_address_reg[20] & ( (JF1_W_alu_result[20]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[20] & ( (!JE4_use_reg & JF1_W_alu_result[20]) ) );


--JE4L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15 at LABCELL_X27_Y3_N48
JE4L85 = ( JE4_address_reg[1] & ( JE4_use_reg ) );


--EC1_i_state.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111 at FF_X23_Y2_N31
--register power-up is low

EC1_i_state.111 = DFFEAS(EC1L71, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1_altera_reset_synchronizer_int_chain[4] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X34_Y2_N32
--register power-up is low

KC1_altera_reset_synchronizer_int_chain[4] = DFFEAS(KC1L12, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--KC1_r_sync_rst_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X34_Y2_N17
--register power-up is low

KC1_r_sync_rst_chain[1] = DFFEAS(KC1L21, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--KC1L1 is nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X34_Y2_N12
KC1L1 = ( KC1_altera_reset_synchronizer_int_chain[4] ) # ( !KC1_altera_reset_synchronizer_int_chain[4] & ( (!KC1_r_sync_rst_chain[1] & KC1_r_sync_rst) ) );


--EC1L101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~1 at MLABCELL_X25_Y2_N42
EC1L101 = ( EC1L100 & ( ((EC1_m_state.000100000 & !EC1_m_count[1])) # (EC1_refresh_request) ) ) # ( !EC1L100 & ( (EC1_m_state.000100000 & !EC1_m_count[1]) ) );


--EC1L85 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~1 at LABCELL_X27_Y2_N9
EC1L85 = ( HF1L2 & ( (!EC1_refresh_request & (((EC1L266Q) # (EC1_m_state.000000001)))) # (EC1_refresh_request & (!EC1_m_state.100000000 & (EC1_m_state.000000001))) ) ) # ( !HF1L2 & ( (!EC1_m_state.100000000 & EC1_m_state.000000001) ) );


--EC1L86 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~2 at LABCELL_X27_Y2_N15
EC1L86 = ( EC1_refresh_request & ( !EC1L166 ) ) # ( !EC1_refresh_request & ( (!EC1L166 & !EC1L128) ) );


--EC1L87 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~3 at LABCELL_X27_Y2_N42
EC1L87 = ( EC1L85 & ( (!EC1L165 & (((EC1_m_state.000100000 & !EC1_m_count[1])))) # (EC1L165 & (!EC1L86 $ (((EC1_m_state.000100000 & !EC1_m_count[1]))))) ) ) # ( !EC1L85 & ( (EC1_m_state.000100000 & !EC1_m_count[1]) ) );


--EC1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector31~0 at LABCELL_X24_Y2_N33
EC1L102 = ( EC1L87 & ( (EC1_m_next.010000000 & EC1L84) ) );


--EC1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector32~0 at LABCELL_X27_Y2_N30
EC1L103 = ( HF1L2 & ( (!EC1L128 & ((!EC1L166) # ((!EC1_refresh_request & EC1_m_state.100000000)))) # (EC1L128 & (!EC1_refresh_request & ((EC1_m_state.100000000)))) ) ) # ( !HF1L2 & ( (!EC1L166 & ((!EC1L128) # ((!EC1_refresh_request & EC1_m_state.100000000)))) ) );


--EC1_i_state.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101 at FF_X23_Y2_N26
--register power-up is low

EC1_i_state.101 = DFFEAS(EC1L260, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L265 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done~0 at LABCELL_X23_Y3_N3
EC1L265 = ( EC1_init_done ) # ( !EC1_init_done & ( EC1L261Q ) );


--EC1_m_next.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001 at FF_X29_Y2_N49
--register power-up is low

EC1_m_next.000000001 = DFFEAS(EC1L106, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L88 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~4 at LABCELL_X24_Y2_N24
EC1L88 = ( EC1_m_state.000000001 & ( EC1_m_next.000000001 ) ) # ( !EC1_m_state.000000001 & ( EC1_m_next.000000001 & ( (!EC1L87 & (((!EC1L165) # (EC1L266Q)))) # (EC1L87 & (EC1L84)) ) ) ) # ( EC1_m_state.000000001 & ( !EC1_m_next.000000001 & ( (!EC1L87) # (!EC1L84) ) ) ) # ( !EC1_m_state.000000001 & ( !EC1_m_next.000000001 & ( (!EC1L87 & ((!EC1L165) # (EC1L266Q))) ) ) );


--EC1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~0 at LABCELL_X29_Y2_N33
EC1L108 = ( !EC1L166 & ( EC1L128 ) );


--EC1L90 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector26~0 at LABCELL_X27_Y2_N48
EC1L90 = ( EC1_m_state.000000100 & ( EC1L108 ) ) # ( !EC1_m_state.000000100 & ( EC1L108 & ( (!EC1L165) # (EC1_refresh_request) ) ) ) # ( EC1_m_state.000000100 & ( !EC1L108 & ( ((!EC1L165) # ((EC1_m_state.100000000 & EC1_refresh_request))) # (EC1_m_count[1]) ) ) ) # ( !EC1_m_state.000000100 & ( !EC1L108 & ( (!EC1L165) # ((EC1_m_state.100000000 & EC1_refresh_request)) ) ) );


--EC1L340 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next~17 at LABCELL_X27_Y2_N21
EC1L340 = ( EC1L370 & ( (!HF1L2 & ((!EC1L368) # ((!EC1L377) # (EC1L56)))) ) ) # ( !EC1L370 & ( !HF1L2 ) );


--EC1L99 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector29~0 at LABCELL_X27_Y2_N6
EC1L99 = ( EC1L340 & ( (!EC1_m_state.100000000 & (((EC1_m_count[1] & EC1_m_state.000100000)))) # (EC1_m_state.100000000 & ((!EC1_refresh_request) # ((EC1_m_count[1] & EC1_m_state.000100000)))) ) ) # ( !EC1L340 & ( (EC1_m_count[1] & EC1_m_state.000100000) ) );


--JE4_address_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2] at FF_X24_Y2_N10
--register power-up is low

JE4_address_reg[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[2],  ,  , VCC);


--JE4L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16 at LABCELL_X31_Y2_N54
JE4L86 = ( JE4_address_reg[2] & ( JF1_W_alu_result[2] ) ) # ( !JE4_address_reg[2] & ( JF1_W_alu_result[2] & ( !JE4_use_reg ) ) ) # ( JE4_address_reg[2] & ( !JF1_W_alu_result[2] & ( JE4_use_reg ) ) );


--JE4_address_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3] at FF_X33_Y5_N7
--register power-up is low

JE4_address_reg[3] = DFFEAS(JE4L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  ,  ,  );


--JE4L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17 at MLABCELL_X34_Y4_N0
JE4L87 = ( JE4_use_reg & ( JF1_W_alu_result[3] & ( JE4_address_reg[3] ) ) ) # ( !JE4_use_reg & ( JF1_W_alu_result[3] ) ) # ( JE4_use_reg & ( !JF1_W_alu_result[3] & ( JE4_address_reg[3] ) ) );


--JE4_address_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4] at FF_X33_Y5_N49
--register power-up is low

JE4_address_reg[4] = DFFEAS(JE4L7, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  ,  ,  );


--JE4L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18 at LABCELL_X35_Y3_N27
JE4L88 = ( JE4_address_reg[4] & ( (JE4_use_reg) # (JF1L865Q) ) ) # ( !JE4_address_reg[4] & ( (JF1L865Q & !JE4_use_reg) ) );


--JE4_address_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5] at FF_X34_Y6_N40
--register power-up is low

JE4_address_reg[5] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[5],  ,  , VCC);


--JE4L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19 at MLABCELL_X34_Y4_N45
JE4L89 = (!JE4_use_reg & ((JF1_W_alu_result[5]))) # (JE4_use_reg & (JE4_address_reg[5]));


--JE4_address_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6] at FF_X34_Y6_N22
--register power-up is low

JE4_address_reg[6] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[6],  ,  , VCC);


--JE4L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20 at MLABCELL_X34_Y4_N42
JE4L90 = ( JE4_address_reg[6] & ( (JF1_W_alu_result[6]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[6] & ( (!JE4_use_reg & JF1_W_alu_result[6]) ) );


--JE4_address_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7] at FF_X27_Y2_N58
--register power-up is low

JE4_address_reg[7] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[7],  ,  , VCC);


--JE4L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21 at LABCELL_X35_Y3_N15
JE4L91 = ( JE4_use_reg & ( JE4_address_reg[7] ) ) # ( !JE4_use_reg & ( JF1_W_alu_result[7] ) );


--JE4_address_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8] at FF_X37_Y3_N13
--register power-up is low

JE4_address_reg[8] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38, JF1_W_alu_result[8],  ,  , VCC);


--JE4L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22 at LABCELL_X35_Y3_N18
JE4L92 = ( JE4_address_reg[8] & ( (JF1_W_alu_result[8]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[8] & ( (!JE4_use_reg & JF1_W_alu_result[8]) ) );


--JE4_address_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9] at FF_X37_Y3_N58
--register power-up is low

JE4_address_reg[9] = DFFEAS(JE4L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  ,  ,  );


--JE4L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23 at LABCELL_X35_Y3_N21
JE4L93 = ( JE4_address_reg[9] & ( (JF1_W_alu_result[9]) # (JE4_use_reg) ) ) # ( !JE4_address_reg[9] & ( (!JE4_use_reg & JF1_W_alu_result[9]) ) );


--JE4_address_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10] at FF_X37_Y3_N25
--register power-up is low

JE4_address_reg[10] = DFFEAS(JE4L15, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JE4L38,  ,  ,  ,  );


--JE4L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24 at LABCELL_X36_Y2_N42
JE4L94 = ( JE4_use_reg & ( JE4_address_reg[10] ) ) # ( !JE4_use_reg & ( JF1_W_alu_result[10] ) );


--EC1_ack_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request at FF_X24_Y2_N40
--register power-up is low

EC1_ack_refresh_request = DFFEAS(EC1L83, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7] at FF_X24_Y10_N52
--register power-up is low

EC1_refresh_counter[7] = DFFEAS(EC1L395, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1] at FF_X23_Y10_N4
--register power-up is low

EC1_refresh_counter[1] = DFFEAS(EC1L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0] at FF_X24_Y10_N47
--register power-up is low

EC1_refresh_counter[0] = DFFEAS(EC1L402, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12] at FF_X24_Y10_N41
--register power-up is low

EC1_refresh_counter[12] = DFFEAS(EC1L403, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11] at FF_X24_Y10_N35
--register power-up is low

EC1_refresh_counter[11] = DFFEAS(EC1L404, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10] at FF_X24_Y10_N17
--register power-up is low

EC1_refresh_counter[10] = DFFEAS(EC1L405, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9] at FF_X24_Y10_N14
--register power-up is low

EC1_refresh_counter[9] = DFFEAS(EC1L406, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8] at FF_X24_Y10_N37
--register power-up is low

EC1_refresh_counter[8] = DFFEAS(EC1L397, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L53 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~0 at LABCELL_X24_Y10_N30
EC1L53 = ( !EC1_refresh_counter[10] & ( (EC1_refresh_counter[12] & (EC1_refresh_counter[9] & (!EC1_refresh_counter[11] & EC1_refresh_counter[8]))) ) );


--EC1_refresh_counter[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6] at FF_X24_Y10_N23
--register power-up is low

EC1_refresh_counter[6] = DFFEAS(EC1L407, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5] at FF_X24_Y10_N2
--register power-up is low

EC1_refresh_counter[5] = DFFEAS(EC1L408, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4] at FF_X24_Y10_N59
--register power-up is low

EC1_refresh_counter[4] = DFFEAS(EC1L409, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3] at FF_X24_Y10_N26
--register power-up is low

EC1_refresh_counter[3] = DFFEAS(EC1L410, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_refresh_counter[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2] at FF_X23_Y10_N8
--register power-up is low

EC1_refresh_counter[2] = DFFEAS(EC1L50, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~1 at LABCELL_X23_Y10_N45
EC1L54 = ( !EC1_refresh_counter[6] & ( EC1_refresh_counter[3] & ( (!EC1_refresh_counter[5] & (!EC1_refresh_counter[4] & !EC1_refresh_counter[2])) ) ) );


--EC1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~2 at LABCELL_X24_Y10_N48
EC1L55 = ( !EC1_refresh_counter[1] & ( (EC1L54 & (!EC1_refresh_counter[0] & (EC1L53 & EC1_refresh_counter[7]))) ) );


--EC1L412 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request~0 at LABCELL_X23_Y3_N30
EC1L412 = ( EC1_refresh_request & ( !EC1_ack_refresh_request & ( EC1_init_done ) ) ) # ( !EC1_refresh_request & ( !EC1_ack_refresh_request & ( (EC1L55 & EC1_init_done) ) ) );


--EC1_i_state.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000 at FF_X23_Y2_N37
--register power-up is low

EC1_i_state.000 = DFFEAS(EC1L67, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector0~0 at LABCELL_X23_Y3_N51
EC1L60 = ( EC1_i_cmd[3] & ( EC1_i_state.000 ) ) # ( !EC1_i_cmd[3] & ( (EC1_i_state.000 & !EC1L261Q) ) );


--EC1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~0 at MLABCELL_X25_Y2_N30
EC1L115 = (EC1_refresh_request & EC1L128);


--EC1L112 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~0 at MLABCELL_X25_Y2_N27
EC1L112 = ( !EC1L340 & ( (EC1_m_state.100000000 & !EC1_refresh_request) ) );


--EC1L113 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~1 at MLABCELL_X25_Y2_N9
EC1L113 = ( !EC1_m_state.001000000 & ( (!EC1L112 & (EC1L279 & ((EC1L166) # (EC1L115)))) ) );


--EC1L114 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~2 at MLABCELL_X25_Y2_N33
EC1L114 = ( EC1L100 & ( ((!EC1L113 & EC1_m_next.010000000)) # (EC1_refresh_request) ) ) # ( !EC1L100 & ( (!EC1L113 & EC1_m_next.010000000) ) );


--EC1_i_state.001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001 at FF_X23_Y2_N8
--register power-up is low

EC1_i_state.001 = DFFEAS(EC1L68, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_i_state.011 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011 at FF_X23_Y2_N50
--register power-up is low

EC1_i_state.011 = DFFEAS(EC1L70, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L62 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector2~0 at LABCELL_X23_Y2_N18
EC1L62 = ( !EC1_i_state.001 & ( (!EC1_i_state.011 & (EC1_i_state.000 & ((!EC1_i_state.101) # (EC1_i_cmd[1])))) ) );


--EC1L61 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector1~0 at LABCELL_X23_Y2_N15
EC1L61 = (!EC1_i_state.011 & (EC1_i_state.000 & ((!EC1L261Q) # (EC1_i_cmd[2]))));


--EC1_i_state.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010 at FF_X23_Y2_N55
--register power-up is low

EC1_i_state.010 = DFFEAS(EC1L69, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L63 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector3~0 at LABCELL_X23_Y2_N21
EC1L63 = ( EC1L261Q & ( (!EC1_i_state.011 & (EC1_i_state.000 & (!EC1_i_state.010 & EC1_i_cmd[0]))) ) ) # ( !EC1L261Q & ( (!EC1_i_state.011 & (EC1_i_state.000 & !EC1_i_state.010)) ) );


--EC1L226 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~0 at LABCELL_X31_Y4_N39
EC1L226 = ( JF1_d_byteenable[1] & ( (!JE4_use_reg) # (JE4_byteen_reg[1]) ) ) # ( !JF1_d_byteenable[1] & ( (JE4_use_reg & JE4_byteen_reg[1]) ) );


--EC1L227 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~1 at LABCELL_X30_Y2_N27
EC1L227 = ( !EC1L226 & ( !ME1L3 & ( (YD9L8 & (!ME1L21 & (!ME1L20 & YD11L1))) ) ) );


--EC1L228 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~2 at LABCELL_X31_Y4_N42
EC1L228 = ( JE4_byteen_reg[0] & ( JF1_d_byteenable[0] ) ) # ( !JE4_byteen_reg[0] & ( JF1_d_byteenable[0] & ( !JE4_use_reg ) ) ) # ( JE4_byteen_reg[0] & ( !JF1_d_byteenable[0] & ( JE4_use_reg ) ) );


--EC1L229 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~3 at LABCELL_X30_Y2_N42
EC1L229 = ( !EC1L228 & ( !ME1L3 & ( (YD9L8 & (!ME1L21 & (YD11L1 & !ME1L20))) ) ) );


--PC3_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk at FF_X37_Y13_N59
--register power-up is low

PC3_cur_test_clk = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , A1L31,  ,  , VCC);


--WC3_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X37_Y13_N2
--register power-up is low

WC3_empty_dff = DFFEAS(WC3L3, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X37_Y13_N35
--register power-up is low

WC4_empty_dff = DFFEAS(WC4L3, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--PC3_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk at FF_X37_Y13_N17
--register power-up is low

PC3_last_test_clk = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , PC3_cur_test_clk,  ,  , VCC);


--RC1_read_left_channel is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_left_channel at LABCELL_X37_Y13_N12
RC1_read_left_channel = ( YB1L19Q & ( (WC3_empty_dff & (!PC3_last_test_clk & (WC4_empty_dff & PC3_cur_test_clk))) ) );


--RC1_left_channel_was_read is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read at FF_X37_Y13_N56
--register power-up is low

RC1_left_channel_was_read = DFFEAS(RC1L121, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--RC1L123 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_right_channel~0 at LABCELL_X37_Y13_N51
RC1L123 = ( PC3_last_test_clk & ( (!PC3_cur_test_clk & (YB1L19Q & RC1_left_channel_was_read)) ) );


--RC1L92 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~0 at MLABCELL_X39_Y14_N24
RC1L92 = ( YC3_q_b[15] & ( ((!RC1L123 & (RC1_data_out_shift_reg[14])) # (RC1L123 & ((YC4_q_b[15])))) # (RC1_read_left_channel) ) ) # ( !YC3_q_b[15] & ( (!RC1_read_left_channel & ((!RC1L123 & (RC1_data_out_shift_reg[14])) # (RC1L123 & ((YC4_q_b[15]))))) ) );


--RC1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|always4~0 at LABCELL_X37_Y13_N30
RC1L67 = ( PC3_last_test_clk & ( (YB1_done_dac_channel_sync & !PC3_cur_test_clk) ) ) # ( !PC3_last_test_clk & ( (YB1_done_dac_channel_sync & PC3_cur_test_clk) ) );


--RC1L88 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~1 at MLABCELL_X39_Y14_N51
RC1L88 = (!YB1L13) # ((!RC1L123 & (!RC1_read_left_channel & RC1L67)));


--PC1_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk at FF_X31_Y12_N29
--register power-up is low

PC1_last_test_clk = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , PC1_cur_test_clk,  ,  , VCC);


--PC1_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk at FF_X31_Y12_N35
--register power-up is low

PC1_cur_test_clk = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , A1L26,  ,  , VCC);


--RC1L89 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~2 at MLABCELL_X39_Y14_N21
RC1L89 = ( PC1L3Q & ( (!RC1L67 & PC1_cur_test_clk) ) ) # ( !PC1L3Q & ( !RC1L67 ) );


--RC1L90 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14]~3 at MLABCELL_X39_Y14_N18
RC1L90 = ( YB1L13 & ( !RC1L89 ) ) # ( !YB1L13 );


--YB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos~0 at MLABCELL_X28_Y11_N54
YB1L12 = ( JF1_d_writedata[3] & ( !KC1_r_sync_rst ) );


--YB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal0~0 at MLABCELL_X28_Y12_N3
YB1L6 = ( !JF1_W_alu_result[3] & ( !JF1_W_alu_result[2] ) );


--YB1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~0 at MLABCELL_X28_Y11_N6
YB1L9 = ( YD11L1 & ( YB1L6 & ( ((!ZD1_mem_used[1] & (ME1L12 & JF1_W_alu_result[4]))) # (KC1_r_sync_rst) ) ) ) # ( !YD11L1 & ( YB1L6 & ( KC1_r_sync_rst ) ) ) # ( YD11L1 & ( !YB1L6 & ( KC1_r_sync_rst ) ) ) # ( !YD11L1 & ( !YB1L6 & ( KC1_r_sync_rst ) ) );


--ZB1L125 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~1 at LABCELL_X33_Y12_N12
ZB1L125 = ( !ZB1_s_serial_transfer.STATE_1_PRE_WRITE & ( YD11L1 & ( (YB1L7 & (ME1L12 & (!ZD2_mem_used[1] & !JF1_W_alu_result[4]))) ) ) );


--ZB1L126 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~2 at LABCELL_X33_Y12_N15
ZB1L126 = ( !ZB1_s_serial_transfer.STATE_6_POST_READ & ( YD2L2 & ( (YB1L7 & (ME1L12 & (!JF1_W_alu_result[4] & !ZD2_mem_used[1]))) ) ) );


--ZD2_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0] at FF_X30_Y9_N58
--register power-up is low

ZD2_mem_used[0] = DFFEAS(ZD2L4, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X30_Y9_N9
ZD2L6 = ( AE1L4 & ( ZD2_mem_used[0] & ( (!JF1_W_alu_result[4] & (!AE2_read_latency_shift_reg[0] & ME1L12)) ) ) );


--ZD2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X30_Y9_N36
ZD2L7 = ( ZD2_mem_used[1] & ( ZD2_mem_used[0] & ( (!AE2_read_latency_shift_reg[0]) # ((!ZB1L126 & (ZD2L6 & !ZB1L125))) ) ) ) # ( !ZD2_mem_used[1] & ( ZD2_mem_used[0] & ( (!ZB1L126 & (ZD2L6 & !ZB1L125)) ) ) ) # ( ZD2_mem_used[1] & ( !ZD2_mem_used[0] ) ) # ( !ZD2_mem_used[1] & ( !ZD2_mem_used[0] & ( (!ZB1L126 & (ZD2L6 & !ZB1L125)) ) ) );


--HD1L58 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~0 at LABCELL_X31_Y15_N57
HD1L58 = ( HD1_clk_counter[7] & ( (!HD1_clk_counter[10] & (HD1_clk_counter[9] & HD1_clk_counter[8])) ) );


--HD1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~1 at LABCELL_X31_Y15_N54
HD1L59 = ( HD1_clk_counter[6] & ( (HD1_clk_counter[3] & (HD1_clk_counter[2] & HD1_clk_counter[1])) ) );


--HD1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~2 at LABCELL_X31_Y15_N42
HD1L60 = ( HD1_clk_counter[5] & ( (HD1_clk_counter[4] & (HD1L59 & HD1L58)) ) );


--HD1L61 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~3 at LABCELL_X31_Y15_N45
HD1L61 = ( HD1_clk_counter[11] & ( HD1L60 ) );


--ED1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~1 at MLABCELL_X34_Y15_N24
ED1L9 = ( ED1_counter[1] & ( ED1_counter[4] & ( (!ED1_counter[0] & (!ED1_counter[2] & (ED1_counter[3] & HD1_middle_of_low_level))) ) ) );


--ED1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector4~0 at LABCELL_X33_Y15_N24
ED1L6 = ( ED1_s_serial_protocol.STATE_5_STOP_BIT & ( (!HD1_middle_of_high_level) # ((ED1L9 & ED1_s_serial_protocol.STATE_4_TRANSFER)) ) ) # ( !ED1_s_serial_protocol.STATE_5_STOP_BIT & ( (ED1L9 & ED1_s_serial_protocol.STATE_4_TRANSFER) ) );


--ED1L159 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~0 at LABCELL_X33_Y15_N30
ED1L159 = ( ED1_transfer_complete & ( CD1_auto_init_complete & ( (ZB1_start_external_transfer) # (ED1_s_serial_protocol.STATE_5_STOP_BIT) ) ) ) # ( !ED1_transfer_complete & ( CD1_auto_init_complete & ( ED1_s_serial_protocol.STATE_5_STOP_BIT ) ) ) # ( ED1_transfer_complete & ( !CD1_auto_init_complete & ( (CD1_transfer_data) # (ED1_s_serial_protocol.STATE_5_STOP_BIT) ) ) ) # ( !ED1_transfer_complete & ( !CD1_auto_init_complete & ( ED1_s_serial_protocol.STATE_5_STOP_BIT ) ) );


--ZB1_s_serial_transfer.STATE_4_PRE_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ at FF_X33_Y12_N20
--register power-up is low

ZB1_s_serial_transfer.STATE_4_PRE_READ = DFFEAS(ZB1L116, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ZB1L66 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~0 at LABCELL_X33_Y14_N51
ZB1L66 = ( !ZB1_s_serial_transfer.STATE_1_PRE_WRITE & ( !ZB1_s_serial_transfer.STATE_4_PRE_READ ) );


--ZB1L122 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0 at MLABCELL_X34_Y14_N9
ZB1L122 = ( ZB1_start_external_transfer & ( ZB1L66 & ( (!ZB1_internal_reset & !ED1_transfer_complete) ) ) ) # ( ZB1_start_external_transfer & ( !ZB1L66 & ( (!ZB1_internal_reset & !ED1_transfer_complete) ) ) ) # ( !ZB1_start_external_transfer & ( !ZB1L66 & ( (!ZB1_internal_reset & !ED1_transfer_complete) ) ) );


--CD1_rom_address[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0] at FF_X33_Y13_N34
--register power-up is low

CD1_rom_address[0] = DFFEAS(CD1L41, GLOBAL(VG1L41),  ,  , CD1L34,  ,  ,  ,  );


--CD1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete~0 at LABCELL_X33_Y13_N48
CD1L9 = ( CD1_auto_init_complete ) # ( !CD1_auto_init_complete & ( (CD1L7 & (CD1_rom_address[4] & (CD1_rom_address[5] & !CD1_rom_address[0]))) ) );


--CD1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always1~0 at LABCELL_X33_Y15_N0
CD1L6 = ( !ED1_transfer_complete & ( !CD1_auto_init_complete ) );


--AE4L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter~2 at LABCELL_X23_Y12_N42
AE4L32 = ( !AE4_wait_latency_counter[0] & ( !YD4L1 & ( (AE4L22 & (AE4L29 & ((YD11L1) # (YD2L2)))) ) ) );


--JE3L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|count[0]~0 at MLABCELL_X25_Y10_N57
JE3L10 = ( ME1L17 & ( (!YD4_cp_ready & (((JE3_count[0])))) # (YD4_cp_ready & ((!JE3_use_reg & ((JE3_count[0]) # (KE1L2))) # (JE3_use_reg & ((!JE3_count[0]))))) ) ) # ( !ME1L17 & ( !JE3_count[0] $ (((!YD4_cp_ready) # (!JE3_use_reg))) ) );


--LD1_input_z is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_z at FF_X22_Y13_N50
--register power-up is low

LD1_input_z = DFFEAS(LD1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--JF1_R_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X37_Y7_N1
--register power-up is low

JF1_R_valid = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_D_valid,  ,  , VCC);


--JF1L294 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X45_Y7_N36
JF1L294 = ( !JF1_D_iw[1] & ( JF1_D_iw[0] & ( (!JF1_D_iw[3]) # (!JF1_D_iw[4]) ) ) );


--ME1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~3 at LABCELL_X33_Y6_N48
ME1L22 = ( LE1_read_accepted & ( ME1L15 & ( (!ME1L11 & ((!JF1_W_alu_result[4]) # (JF1_W_alu_result[2]))) ) ) ) # ( !LE1_read_accepted & ( ME1L15 & ( (!ME1L11 & ((!JF1_W_alu_result[4] & (!JF1L1086Q)) # (JF1_W_alu_result[4] & ((JF1_W_alu_result[2]))))) ) ) ) # ( LE1_read_accepted & ( !ME1L15 & ( !ME1L11 ) ) ) # ( !LE1_read_accepted & ( !ME1L15 & ( !ME1L11 ) ) );


--ME1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[8]~4 at LABCELL_X33_Y6_N15
ME1L25 = ( !ME1L6 & ( (ME1L22 & (!ME1L3 & (!ME1L8 & !ME1L21))) ) );


--JE4L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0 at LABCELL_X31_Y5_N48
JE4L41 = ( JE4_count[0] & ( YD9L4 & ( !JE4_use_reg ) ) ) # ( !JE4_count[0] & ( YD9L4 & ( ((KE1L2 & ME1L25)) # (JE4_use_reg) ) ) ) # ( JE4_count[0] & ( !YD9L4 ) );


--YD9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~0 at LABCELL_X30_Y5_N15
YD9L2 = (ZD9_mem_used[0] & ((ZD9_mem[0][87]) # (ZD10_out_valid)));


--ZD9_mem_used[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6] at FF_X31_Y3_N35
--register power-up is low

ZD9_mem_used[6] = DFFEAS(ZD9L88, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L80,  ,  ,  ,  );


--ZD9L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0 at LABCELL_X29_Y3_N12
ZD9L87 = ( ZD9_mem_used[7] & ( YD9L4 & ( (!ME1L25 & (((!YD9L2)))) # (ME1L25 & ((!AE1L4 & (!YD9L2)) # (AE1L4 & ((ZD9_mem_used[6]) # (YD9L2))))) ) ) ) # ( !ZD9_mem_used[7] & ( YD9L4 & ( (ME1L25 & (AE1L4 & (!YD9L2 & ZD9_mem_used[6]))) ) ) ) # ( ZD9_mem_used[7] & ( !YD9L4 & ( !YD9L2 ) ) );


--JE4L112 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0 at LABCELL_X31_Y5_N57
JE4L112 = ( JE4_use_reg & ( ME1L25 & ( (!JE4_count[0]) # (!YD9L4) ) ) ) # ( !JE4_use_reg & ( ME1L25 & ( (KE1L2 & YD9L4) ) ) ) # ( JE4_use_reg & ( !ME1L25 & ( (!JE4_count[0]) # (!YD9L4) ) ) );


--YD9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|WideOr0~0 at LABCELL_X31_Y4_N57
YD9L1 = ( JF1_d_byteenable[0] & ( (!JE4_byteen_reg[1] & (JE4_use_reg & !JE4_byteen_reg[0])) ) ) # ( !JF1_d_byteenable[0] & ( (!JE4_use_reg & (((!JF1_d_byteenable[1])))) # (JE4_use_reg & (!JE4_byteen_reg[1] & (!JE4_byteen_reg[0]))) ) );


--JE4L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]~0 at LABCELL_X31_Y3_N30
JE4L38 = ( YD9L1 & ( (!ZD9_mem_used[7]) # (!JE4_use_reg) ) ) # ( !YD9L1 & ( (!JE4_use_reg) # ((!ZD9_mem_used[7] & !HF1L1)) ) );


--ZB1L127 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~3 at LABCELL_X33_Y12_N48
ZB1L127 = ( YD11L1 & ( (!ZD2_mem_used[1] & (!JF1_W_alu_result[4] & (YB1L7 & ME1L12))) ) );


--ZB1_s_serial_transfer.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE at FF_X33_Y14_N8
--register power-up is low

ZB1_s_serial_transfer.STATE_0_IDLE = DFFEAS(ZB1L118, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ZB1L114 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~12 at LABCELL_X33_Y14_N15
ZB1L114 = ( ZB1L127 & ( !ED1_transfer_complete & ( (!ZB1_internal_reset & (!ZB1_s_serial_transfer.STATE_0_IDLE & CD1_auto_init_complete)) ) ) );


--YD2_m0_read is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read at LABCELL_X33_Y12_N39
YD2_m0_read = ( !ZD2_mem_used[1] & ( (YD2L2 & (ME1L12 & !JF1_W_alu_result[4])) ) );


--ZB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~0 at LABCELL_X33_Y15_N54
ZB1L6 = ( ED1_transfer_complete & ( ZB1_s_serial_transfer.STATE_5_READ_TRANSFER ) );


--ZB1_control_reg[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16] at FF_X33_Y12_N47
--register power-up is low

ZB1_control_reg[16] = DFFEAS(ZB1L44, GLOBAL(VG1L41),  ,  , ZB1L42,  ,  ,  ,  );


--ZB1_control_reg[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17] at FF_X33_Y12_N43
--register power-up is low

ZB1_control_reg[17] = DFFEAS(ZB1L45, GLOBAL(VG1L41),  ,  , ZB1L42,  ,  ,  ,  );


--ZB1L115 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~13 at LABCELL_X33_Y14_N0
ZB1L115 = ( CD1_auto_init_complete & ( !ED1_transfer_complete & ( (!ZB1_s_serial_transfer.STATE_0_IDLE & YB1L7) ) ) );


--ZB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~1 at LABCELL_X33_Y12_N0
ZB1L7 = ( ZB1_control_reg[16] & ( ZB1L127 & ( ZB1L6 ) ) ) # ( !ZB1_control_reg[16] & ( ZB1L127 & ( ZB1L6 ) ) ) # ( ZB1_control_reg[16] & ( !ZB1L127 & ( ZB1L6 ) ) ) # ( !ZB1_control_reg[16] & ( !ZB1L127 & ( ((ZB1L115 & (YD2_m0_read & !ZB1_control_reg[17]))) # (ZB1L6) ) ) );


--DE1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~9 at LABCELL_X30_Y9_N24
DE1L18 = ( ME1L9 & ( ME1L13 & ( CC1_av_waitrequest ) ) );


--ZD3_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X30_Y9_N32
--register power-up is low

ZD3_mem_used[0] = DFFEAS(ZD3L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X30_Y9_N33
ZD3L5 = ( DE1L18 & ( (!ZD3_mem_used[0] & (((ZD3_mem_used[1])))) # (ZD3_mem_used[0] & (!AE3_read_latency_shift_reg[0] & ((ZD3_mem_used[1]) # (AE1L4)))) ) ) # ( !DE1L18 & ( (ZD3_mem_used[1] & ((!AE3_read_latency_shift_reg[0]) # (!ZD3_mem_used[0]))) ) );


--CC1L67 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X29_Y9_N15
CC1L67 = ( !CC1_av_waitrequest & ( (!ZD3_mem_used[1] & (ME1L13 & ME1L9)) ) );


--CC1L68 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X29_Y9_N12
CC1L68 = ( CC1L67 & ( KE1L2 ) );


--DE1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~10 at LABCELL_X33_Y6_N18
DE1L19 = ( ME1L18 & ( (ME1L15 & PD1_rst1) ) );


--ZD5_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0] at FF_X29_Y6_N2
--register power-up is low

ZD5_mem_used[0] = DFFEAS(ZD5L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD5L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X29_Y6_N24
ZD5L5 = ( ZD5_mem_used[1] & ( AE5_read_latency_shift_reg[0] & ( !ZD5_mem_used[0] ) ) ) # ( ZD5_mem_used[1] & ( !AE5_read_latency_shift_reg[0] ) ) # ( !ZD5_mem_used[1] & ( !AE5_read_latency_shift_reg[0] & ( (DE1L19 & (AE5L5 & (ZD5_mem_used[0] & !AE5_wait_latency_counter[1]))) ) ) );


--AE5L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~0 at LABCELL_X33_Y6_N36
AE5L11 = ( !AE5_wait_latency_counter[1] & ( AE5_wait_latency_counter[0] & ( (!ZD5_mem_used[1] & (YD11L1 & (ME1L19 & KE1L2))) ) ) ) # ( AE5_wait_latency_counter[1] & ( !AE5_wait_latency_counter[0] & ( (!ZD5_mem_used[1] & (ME1L19 & KE1L2)) ) ) );


--AE5L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~1 at LABCELL_X33_Y6_N24
AE5L12 = ( !AE5_wait_latency_counter[0] & ( KE1L2 & ( (ME1L19 & (!ZD5_mem_used[1] & ((!YD11L1) # (AE5_wait_latency_counter[1])))) ) ) );


--YD11L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~1 at LABCELL_X27_Y8_N42
YD11L2 = ( ME1L9 & ( !ZD12_mem_used[1] & ( !JF1_W_alu_result[6] ) ) );


--ZD12_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0] at FF_X27_Y8_N28
--register power-up is low

ZD12_mem_used[0] = DFFEAS(ZD12L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD12L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X27_Y8_N18
ZD12L5 = ( ZD12_mem_used[1] & ( (!AE11_read_latency_shift_reg[0]) # (!ZD12_mem_used[0]) ) );


--ZD12L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X27_Y8_N21
ZD12L6 = ( !JF1_W_alu_result[6] & ( (!AE11_read_latency_shift_reg[0] & (ZD12_mem_used[0] & (AE1L4 & ME1L9))) ) );


--ZD12L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X27_Y8_N48
ZD12L7 = ( ZD12L6 & ( AE11_wait_latency_counter[1] & ( ZD12L5 ) ) ) # ( !ZD12L6 & ( AE11_wait_latency_counter[1] & ( ZD12L5 ) ) ) # ( ZD12L6 & ( !AE11_wait_latency_counter[1] & ( (!AE11_wait_latency_counter[0] $ (((!YD11L1) # (!YD11L2)))) # (ZD12L5) ) ) ) # ( !ZD12L6 & ( !AE11_wait_latency_counter[1] & ( ZD12L5 ) ) );


--AE11L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~0 at LABCELL_X27_Y8_N30
AE11L10 = ( AE11_wait_latency_counter[1] & ( YD11L1 & ( (!AE11_wait_latency_counter[0] & (KE1L2 & YD11L2)) ) ) ) # ( !AE11_wait_latency_counter[1] & ( YD11L1 & ( (AE11_wait_latency_counter[0] & (KE1L2 & YD11L2)) ) ) ) # ( AE11_wait_latency_counter[1] & ( !YD11L1 & ( (!AE11_wait_latency_counter[0] & (KE1L2 & YD11L2)) ) ) );


--AE11L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~1 at LABCELL_X27_Y8_N39
AE11L11 = ( !AE11_wait_latency_counter[0] & ( YD11L1 & ( (KE1L2 & (YD11L2 & AE11_wait_latency_counter[1])) ) ) ) # ( !AE11_wait_latency_counter[0] & ( !YD11L1 & ( (KE1L2 & YD11L2) ) ) );


--EE1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X30_Y7_N9
EE1L1 = ( NE1L2 & ( GE1L16 & ( (NE1L1 & NE1L3) ) ) );


--DE1_src5_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src5_valid at MLABCELL_X34_Y6_N12
DE1_src5_valid = ( ME1L4 & ( (ME1L2 & (ME1L5 & (KE1L2 & ME1L1))) ) );


--GE1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~1 at LABCELL_X29_Y7_N9
GE1L17 = ( YE1_top_priority_reg[0] & ( (EE1L1 & YE1_top_priority_reg[1]) ) ) # ( !YE1_top_priority_reg[0] & ( (EE1L1 & ((!DE1_src5_valid) # (YE1_top_priority_reg[1]))) ) );


--EE2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src1_valid~0 at LABCELL_X30_Y7_N51
EE2L2 = ( AE6_read_latency_shift_reg[0] & ( ZD6_mem[0][66] & ( ZD6_mem[0][84] ) ) );


--EE3L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0 at MLABCELL_X34_Y7_N27
EE3L2 = (ZD7_mem[0][84] & (AE7_read_latency_shift_reg[0] & ZD7_mem[0][66]));


--LE2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at MLABCELL_X34_Y7_N12
LE2L2 = ( LE2_read_accepted & ( (!EE3L2 & !EE2L2) ) );


--GE2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~0 at LABCELL_X30_Y7_N21
GE2L21 = ( NE1L2 & ( GE1L16 & ( (!NE1L1) # (!NE1L3) ) ) ) # ( !NE1L2 & ( GE1L16 ) );


--DE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0 at LABCELL_X33_Y6_N6
DE1L23 = ( !ME1L21 & ( KE1L2 & ( (ME1L22 & (!ME1L8 & (!ME1L6 & ME1L3))) ) ) );


--GE2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~1 at LABCELL_X36_Y6_N27
GE2L22 = ( DE1L23 & ( (YE2L6Q & GE2L21) ) ) # ( !DE1L23 & ( (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q))) ) );


--NE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~3 at LABCELL_X30_Y7_N36
NE1L4 = ( NE1L1 & ( (NE1L3 & NE1L2) ) );


--LE2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X36_Y7_N48
LE2L3 = ( !EE2L2 & ( (!JF1_i_read & (!EE3L2 & (DE1L16 & NE1L4))) ) );


--LE2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2 at LABCELL_X36_Y7_N51
LE2L4 = ( !EE2L2 & ( (!JF1_i_read & (!EE3L2 & (!NE1L4 & PD1_rst1))) ) );


--LE2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3 at LABCELL_X36_Y7_N6
LE2L5 = ( GE1L17 & ( LE2L3 ) ) # ( !GE1L17 & ( LE2L3 & ( ((GE2L22 & (!ZD7_mem_used[1] & LE2L4))) # (LE2L2) ) ) ) # ( GE1L17 & ( !LE2L3 & ( ((GE2L22 & (!ZD7_mem_used[1] & LE2L4))) # (LE2L2) ) ) ) # ( !GE1L17 & ( !LE2L3 & ( ((GE2L22 & (!ZD7_mem_used[1] & LE2L4))) # (LE2L2) ) ) );


--JF1_W_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X37_Y7_N8
--register power-up is low

JF1_W_valid = DFFEAS(JF1L958, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1148 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X36_Y7_N0
JF1L1148 = ( JF1_i_read & ( EE2L2 & ( !JF1_W_valid ) ) ) # ( !JF1_i_read & ( EE2L2 & ( !JF1_W_valid ) ) ) # ( JF1_i_read & ( !EE2L2 & ( !JF1_W_valid ) ) ) # ( !JF1_i_read & ( !EE2L2 & ( (EE3L2 & !JF1_W_valid) ) ) );


--JF1_W_cmp_result is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X45_Y6_N31
--register power-up is low

JF1_W_cmp_result = DFFEAS(JF1L390, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X43_Y8_N7
--register power-up is low

JF1_R_ctrl_br = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1L759,  ,  , VCC);


--JF1_R_ctrl_uncond_cti_non_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X39_Y8_N7
--register power-up is low

JF1_R_ctrl_uncond_cti_non_br = DFFEAS(JF1L295, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_br_uncond is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X45_Y7_N1
--register power-up is low

JF1_R_ctrl_br_uncond = DFFEAS(JF1L625, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L751 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X42_Y7_N36
JF1L751 = ( !JF1_R_ctrl_uncond_cti_non_br & ( JF1_R_ctrl_br & ( (!JF1_R_ctrl_br_uncond & !JF1_W_cmp_result) ) ) ) # ( !JF1_R_ctrl_uncond_cti_non_br & ( !JF1_R_ctrl_br & ( !JF1_R_ctrl_br_uncond ) ) );


--JF1_R_ctrl_exception is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X43_Y4_N50
--register power-up is low

JF1_R_ctrl_exception = DFFEAS(JF1L254, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X40_Y6_N56
--register power-up is low

JF1_R_ctrl_break = DFFEAS(JF1L253, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L750 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X40_Y6_N12
JF1L750 = (!JF1_R_ctrl_break & (!JF1_R_ctrl_exception & !JF1L751));


--JF1L749 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X40_Y6_N0
JF1L749 = (JF1_R_ctrl_break & !JF1_R_ctrl_exception);


--JF1L744 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[21]~0 at LABCELL_X36_Y4_N51
JF1L744 = (!JF1L749 & ((!JF1L750 & (JF1L2)) # (JF1L750 & ((JF1L118)))));


--JF1L743 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[20]~1 at LABCELL_X36_Y4_N30
JF1L743 = ( JF1L114 & ( (!JF1L749 & ((JF1L6) # (JF1L750))) ) ) # ( !JF1L114 & ( (!JF1L750 & (!JF1L749 & JF1L6)) ) );


--JF1L741 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[18]~2 at LABCELL_X36_Y4_N33
JF1L741 = (!JF1L749 & ((!JF1L750 & (JF1L10)) # (JF1L750 & ((JF1L142)))));


--JF1L740 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[17]~3 at LABCELL_X36_Y4_N48
JF1L740 = (!JF1L749 & ((!JF1L750 & ((JF1L14))) # (JF1L750 & (JF1L138))));


--JF1L747 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[24]~4 at LABCELL_X40_Y6_N15
JF1L747 = ( JF1L751 & ( (!JF1_R_ctrl_break & (!JF1_R_ctrl_exception & !JF1L18)) ) ) # ( !JF1L751 & ( (!JF1_R_ctrl_break & (!JF1_R_ctrl_exception & !JF1L130)) ) );


--JF1L737 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5 at LABCELL_X40_Y6_N9
JF1L737 = ( JF1_R_ctrl_break & ( JF1L162 & ( !JF1_R_ctrl_exception ) ) ) # ( !JF1_R_ctrl_break & ( JF1L162 & ( (!JF1L22 & (!JF1L750 & !JF1_R_ctrl_exception)) ) ) ) # ( JF1_R_ctrl_break & ( !JF1L162 & ( !JF1_R_ctrl_exception ) ) ) # ( !JF1_R_ctrl_break & ( !JF1L162 & ( (!JF1_R_ctrl_exception & ((!JF1L22) # (JF1L750))) ) ) );


--JF1L736 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~6 at LABCELL_X36_Y5_N27
JF1L736 = ( JF1L26 & ( JF1L158 & ( !JF1L749 ) ) ) # ( !JF1L26 & ( JF1L158 & ( (JF1L750 & !JF1L749) ) ) ) # ( JF1L26 & ( !JF1L158 & ( (!JF1L750 & !JF1L749) ) ) );


--JF1L738 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[15]~7 at LABCELL_X36_Y4_N36
JF1L738 = ( JF1L30 & ( (!JF1L750) # ((JF1L166) # (JF1L749)) ) ) # ( !JF1L30 & ( ((JF1L750 & JF1L166)) # (JF1L749) ) );


--JF1L735 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~8 at LABCELL_X36_Y4_N39
JF1L735 = ( JF1L154 & ( (!JF1L749 & ((JF1L34) # (JF1L750))) ) ) # ( !JF1L154 & ( (!JF1L750 & (!JF1L749 & JF1L34)) ) );


--JF1L734 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~9 at LABCELL_X36_Y5_N33
JF1L734 = ( JF1L150 & ( (!JF1L749 & ((JF1L38) # (JF1L750))) ) ) # ( !JF1L150 & ( (!JF1L750 & (!JF1L749 & JF1L38)) ) );


--JF1L733 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~10 at LABCELL_X36_Y5_N51
JF1L733 = (!JF1L749 & ((!JF1L750 & (JF1L42)) # (JF1L750 & ((JF1L174)))));


--JF1L732 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~11 at LABCELL_X36_Y5_N45
JF1L732 = ( JF1L749 & ( JF1L170 ) ) # ( !JF1L749 & ( JF1L170 & ( (JF1L46) # (JF1L750) ) ) ) # ( JF1L749 & ( !JF1L170 ) ) # ( !JF1L749 & ( !JF1L170 & ( (!JF1L750 & JF1L46) ) ) );


--JF1L739 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[16]~12 at LABCELL_X43_Y4_N3
JF1L739 = ( JF1L50 & ( JF1L134 & ( !JF1L749 ) ) ) # ( !JF1L50 & ( JF1L134 & ( (!JF1L749 & JF1L750) ) ) ) # ( JF1L50 & ( !JF1L134 & ( (!JF1L749 & !JF1L750) ) ) );


--JF1L742 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[19]~13 at LABCELL_X43_Y4_N18
JF1L742 = ( JF1L54 & ( (!JF1L749 & ((!JF1L750) # (JF1L146))) ) ) # ( !JF1L54 & ( (!JF1L749 & (JF1L750 & JF1L146)) ) );


--JF1L746 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[23]~14 at LABCELL_X43_Y4_N21
JF1L746 = ( JF1L126 & ( (!JF1L749 & ((JF1L58) # (JF1L750))) ) ) # ( !JF1L126 & ( (!JF1L749 & (!JF1L750 & JF1L58)) ) );


--JF1L745 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[22]~15 at LABCELL_X36_Y4_N45
JF1L745 = ( JF1L750 & ( JF1L122 & ( !JF1L749 ) ) ) # ( !JF1L750 & ( JF1L122 & ( (JF1L62 & !JF1L749) ) ) ) # ( !JF1L750 & ( !JF1L122 & ( (JF1L62 & !JF1L749) ) ) );


--YE2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg~0 at LABCELL_X36_Y6_N3
YE2L7 = ( AE7L3 & ( (!GE2L21 & (((YE2_top_priority_reg[0])) # (DE1L23))) # (GE2L21 & (!YE2_top_priority_reg[1] & ((YE2_top_priority_reg[0]) # (DE1L23)))) ) ) # ( !AE7L3 & ( (!GE2L21 & (YE2_top_priority_reg[0] & ((!DE1L23) # (!YE2_top_priority_reg[1])))) # (GE2L21 & ((!DE1L23) # ((YE2_top_priority_reg[0])))) ) );


--YE2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg~1 at LABCELL_X36_Y6_N9
YE2L8 = ( AE7L3 & ( (!GE2L21 & (((!YE2_top_priority_reg[0] & DE1L23)) # (YE2_top_priority_reg[1]))) # (GE2L21 & (!YE2_top_priority_reg[0] & (DE1L23))) ) ) # ( !AE7L3 & ( (!GE2L21 & (((!DE1L23 & YE2_top_priority_reg[1])))) # (GE2L21 & (((!YE2_top_priority_reg[0] & !DE1L23)) # (YE2_top_priority_reg[1]))) ) );


--YD7L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|rf_source_valid~0 at LABCELL_X36_Y6_N0
YD7L1 = ( YE2_top_priority_reg[0] & ( (YE2L6Q & (((DE1L23 & LE1L10)) # (GE2L21))) ) ) # ( !YE2_top_priority_reg[0] & ( (!DE1L23 & (GE2L21)) # (DE1L23 & (((GE2L21 & YE2L6Q)) # (LE1L10))) ) );


--ZD7_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0] at FF_X34_Y7_N35
--register power-up is low

ZD7_mem_used[0] = DFFEAS(ZD7L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD7L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X34_Y7_N48
ZD7L11 = ( ZD7_mem_used[1] & ( ZD7_mem_used[0] & ( !AE7_read_latency_shift_reg[0] ) ) ) # ( !ZD7_mem_used[1] & ( ZD7_mem_used[0] & ( (YD7L1 & (!AE7_read_latency_shift_reg[0] & PD1_rst1)) ) ) ) # ( ZD7_mem_used[1] & ( !ZD7_mem_used[0] ) );


--YD8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|m0_write~0 at LABCELL_X31_Y6_N36
YD8L1 = ( !ZD8L6Q & ( ME1L11 ) );


--AE8L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_waitrequest_generated~0 at LABCELL_X31_Y6_N33
AE8L10 = ( YD11L1 & ( (!AE8_wait_latency_counter[1] & (!AE8_wait_latency_counter[0] $ (((!ME1L11) # (ZD8L6Q))))) ) ) # ( !YD11L1 & ( (AE8_wait_latency_counter[0] & !AE8_wait_latency_counter[1]) ) );


--AE8L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~0 at LABCELL_X31_Y6_N51
AE8L18 = ( !AE8L10 & ( (YD8L1 & (KE1L2 & !AE8_wait_latency_counter[0])) ) );


--ZD8_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0] at FF_X31_Y6_N23
--register power-up is low

ZD8_mem_used[0] = DFFEAS(ZD8L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD8L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X31_Y6_N54
ZD8L5 = ( ZD8_mem_used[1] & ( AE8L10 & ( (!ZD8_mem_used[0]) # (!AE8_read_latency_shift_reg[0]) ) ) ) # ( !ZD8_mem_used[1] & ( AE8L10 & ( (ZD8_mem_used[0] & (ME1L11 & (AE1L4 & !AE8_read_latency_shift_reg[0]))) ) ) ) # ( ZD8_mem_used[1] & ( !AE8L10 & ( (!ZD8_mem_used[0]) # (!AE8_read_latency_shift_reg[0]) ) ) );


--AE8L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~1 at LABCELL_X31_Y6_N48
AE8L19 = ( YD11L1 & ( (YD8L1 & (KE1L2 & (!AE8_wait_latency_counter[0] $ (!AE8_wait_latency_counter[1])))) ) ) # ( !YD11L1 & ( (YD8L1 & (KE1L2 & (!AE8_wait_latency_counter[0] & AE8_wait_latency_counter[1]))) ) );


--AE10L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0 at MLABCELL_X28_Y8_N42
AE10L4 = ( !AE10_wait_latency_counter[1] & ( !AE10_wait_latency_counter[0] $ (((!ME1L8) # ((!YD11L1) # (ZD11_mem_used[1])))) ) );


--ZD11_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0] at FF_X28_Y8_N14
--register power-up is low

ZD11_mem_used[0] = DFFEAS(ZD11L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X28_Y8_N54
ZD11L5 = ( ZD11_mem_used[1] & ( AE10L4 & ( (!ZD11_mem_used[0]) # (!AE10_read_latency_shift_reg[0]) ) ) ) # ( !ZD11_mem_used[1] & ( AE10L4 & ( (ME1L8 & (ZD11_mem_used[0] & (AE1L4 & !AE10_read_latency_shift_reg[0]))) ) ) ) # ( ZD11_mem_used[1] & ( !AE10L4 & ( (!ZD11_mem_used[0]) # (!AE10_read_latency_shift_reg[0]) ) ) );


--YD10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0 at MLABCELL_X28_Y8_N45
YD10L1 = (ME1L8 & !ZD11_mem_used[1]);


--AE10L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0 at MLABCELL_X28_Y8_N39
AE10L13 = ( YD11L1 & ( (KE1L2 & (YD10L1 & (!AE10_wait_latency_counter[0] $ (!AE10_wait_latency_counter[1])))) ) ) # ( !YD11L1 & ( (KE1L2 & (YD10L1 & (!AE10_wait_latency_counter[0] & AE10_wait_latency_counter[1]))) ) );


--AE10L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1 at MLABCELL_X28_Y8_N36
AE10L14 = ( !AE10L4 & ( (KE1L2 & (YD10L1 & !AE10_wait_latency_counter[0])) ) );


--YE1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~0 at LABCELL_X29_Y7_N24
YE1L7 = ( YE1_top_priority_reg[0] & ( YE1_top_priority_reg[1] & ( (!EE1L1 & ((!DE1_src5_valid) # ((!BG1_waitrequest & !ZD6_mem_used[1])))) # (EE1L1 & (((ZD6_mem_used[1]) # (BG1_waitrequest)))) ) ) ) # ( !YE1_top_priority_reg[0] & ( YE1_top_priority_reg[1] & ( (!EE1L1 & (DE1_src5_valid & (!BG1_waitrequest & !ZD6_mem_used[1]))) # (EE1L1 & (!DE1_src5_valid & ((ZD6_mem_used[1]) # (BG1_waitrequest)))) ) ) ) # ( YE1_top_priority_reg[0] & ( !YE1_top_priority_reg[1] ) ) # ( !YE1_top_priority_reg[0] & ( !YE1_top_priority_reg[1] & ( (!DE1_src5_valid & (EE1L1 & ((ZD6_mem_used[1]) # (BG1_waitrequest)))) # (DE1_src5_valid & (((!BG1_waitrequest & !ZD6_mem_used[1])))) ) ) );


--YE1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~1 at LABCELL_X29_Y7_N18
YE1L8 = ( YE1_top_priority_reg[1] & ( YE1_top_priority_reg[0] & ( (!EE1L1 & ((!DE1_src5_valid) # ((!ZD6_mem_used[1] & !BG1_waitrequest)))) # (EE1L1 & (((BG1_waitrequest)) # (ZD6_mem_used[1]))) ) ) ) # ( YE1_top_priority_reg[1] & ( !YE1_top_priority_reg[0] & ( (!EE1L1 & ((!DE1_src5_valid) # ((!ZD6_mem_used[1] & !BG1_waitrequest)))) # (EE1L1 & (((DE1_src5_valid) # (BG1_waitrequest)) # (ZD6_mem_used[1]))) ) ) ) # ( !YE1_top_priority_reg[1] & ( !YE1_top_priority_reg[0] & ( (!DE1_src5_valid & (EE1L1 & ((BG1_waitrequest) # (ZD6_mem_used[1])))) # (DE1_src5_valid & (((!ZD6_mem_used[1] & !BG1_waitrequest)))) ) ) );


--ZD1_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0] at FF_X30_Y9_N50
--register power-up is low

ZD1_mem_used[0] = DFFEAS(ZD1L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X30_Y9_N42
ZD1L5 = ( ZD1_mem_used[1] & ( AE1_read_latency_shift_reg[0] & ( !ZD1_mem_used[0] ) ) ) # ( ZD1_mem_used[1] & ( !AE1_read_latency_shift_reg[0] ) ) # ( !ZD1_mem_used[1] & ( !AE1_read_latency_shift_reg[0] & ( (JF1_W_alu_result[4] & (ME1L12 & (ZD1_mem_used[0] & AE1L4))) ) ) );


--MF1_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X23_Y5_N26
--register power-up is low

MF1_write = DFFEAS(MF1L132, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X37_Y3_N35
--register power-up is low

MF1_address[8] = DFFEAS(GE1_src_data[46], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1_jtag_ram_access is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X21_Y6_N1
--register power-up is low

BG1_jtag_ram_access = DFFEAS(BG1L134, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X23_Y5_N45
BG1L191 = ( !MF1_address[8] & ( BG1_jtag_ram_access ) );


--MF1_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X29_Y7_N7
--register power-up is low

MF1_read = DFFEAS(MF1L85, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1_avalon_ociram_readdata_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X23_Y5_N44
--register power-up is low

BG1_avalon_ociram_readdata_ready = DFFEAS(BG1L132, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L192 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X23_Y5_N57
BG1L192 = ( BG1_waitrequest & ( MF1_read & ( (!MF1_write & ((!BG1_avalon_ociram_readdata_ready))) # (MF1_write & (BG1L191)) ) ) ) # ( !BG1_waitrequest & ( MF1_read ) ) # ( BG1_waitrequest & ( !MF1_read & ( (!MF1_write) # (BG1L191) ) ) ) # ( !BG1_waitrequest & ( !MF1_read ) );


--YD6L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 at LABCELL_X29_Y7_N12
YD6L1 = ( YE1_top_priority_reg[1] & ( ((LE1L10 & DE1_src5_valid)) # (EE1L1) ) ) # ( !YE1_top_priority_reg[1] & ( (!YE1_top_priority_reg[0] & ((!DE1_src5_valid & (EE1L1)) # (DE1_src5_valid & ((LE1L10))))) ) );


--ZD6_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X29_Y7_N55
--register power-up is low

ZD6_mem_used[0] = DFFEAS(ZD6L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD6L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X29_Y7_N45
ZD6L11 = ( ZD6_mem_used[1] & ( AE6_read_latency_shift_reg[0] & ( !ZD6_mem_used[0] ) ) ) # ( ZD6_mem_used[1] & ( !AE6_read_latency_shift_reg[0] ) ) # ( !ZD6_mem_used[1] & ( !AE6_read_latency_shift_reg[0] & ( (!BG1_waitrequest & (YD6L1 & ZD6_mem_used[0])) ) ) );


--AE4L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|read_latency_shift_reg~1 at LABCELL_X27_Y10_N3
AE4L23 = ( AE4L22 & ( (!YD4L1 & (AE1L4 & (AE4L27Q & !AE4L30Q))) ) );


--ZD4_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][87] at FF_X27_Y10_N29
--register power-up is low

ZD4_mem[1][87] = DFFEAS(ZD4L17, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD4L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~0 at LABCELL_X27_Y10_N27
ZD4L17 = ( YD2L2 & ( (!ZD4_mem_used[1] & (YD4L1 & (ME1L17))) # (ZD4_mem_used[1] & (((ZD4_mem[1][87])))) ) ) # ( !YD2L2 & ( (ZD4_mem_used[1] & ZD4_mem[1][87]) ) );


--ZD4L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X27_Y10_N57
ZD4L16 = (!ZD4_mem_used[0]) # (YD4L3);


--ZD4L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X27_Y10_N45
ZD4L13 = ( ZD4L21 & ( (!ZD4_mem_used[1] & (((!YD4L3 & ZD4_mem_used[0])) # (ME1L17))) # (ZD4_mem_used[1] & (((ZD4_mem_used[0])))) ) ) # ( !ZD4L21 & ( (ZD4_mem_used[0] & ((!YD4L3) # (ZD4_mem_used[1]))) ) );


--ZD4_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][19] at FF_X25_Y10_N11
--register power-up is low

ZD4_mem[1][19] = DFFEAS(ZD4L18, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD4L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~1 at MLABCELL_X25_Y10_N9
ZD4L18 = ( ZD4_mem[1][19] & ( ZD4_mem_used[1] ) ) # ( ZD4_mem[1][19] & ( !ZD4_mem_used[1] & ( JE3L59 ) ) ) # ( !ZD4_mem[1][19] & ( !ZD4_mem_used[1] & ( JE3L59 ) ) );


--ZD4_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][88] at FF_X25_Y10_N41
--register power-up is low

ZD4_mem[1][88] = DFFEAS(ZD4L19, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE3_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg at FF_X25_Y10_N38
--register power-up is low

JE3_endofpacket_reg = DFFEAS(JE3L42, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD4L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~2 at MLABCELL_X25_Y10_N39
ZD4L19 = ( ZD4_mem_used[1] & ( ZD4_mem[1][88] ) ) # ( !ZD4_mem_used[1] & ( (JE3_endofpacket_reg & (JE3_use_reg & JE3L11Q)) ) );


--ZD4_mem[1][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem[1][85] at FF_X25_Y10_N20
--register power-up is low

ZD4_mem[1][85] = DFFEAS(ZD4L20, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD4L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:filter_0_avalon_slave_0_agent_rsp_fifo|mem~3 at MLABCELL_X25_Y10_N18
ZD4L20 = ( ZD4_mem[1][85] & ( ZD4_mem_used[1] ) ) # ( ZD4_mem[1][85] & ( !ZD4_mem_used[1] ) ) # ( !ZD4_mem[1][85] & ( !ZD4_mem_used[1] ) );


--ZD10_internal_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid at FF_X25_Y4_N19
--register power-up is low

ZD10_internal_out_valid = DFFEAS(ZD10L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_internal_out_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready at LABCELL_X30_Y5_N54
ZD10_internal_out_ready = (!ZD9_mem_used[0]) # ((!ZD10_out_valid) # (!ZD9_mem[0][87]));


--YD9L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rf_source_data[87]~0 at LABCELL_X29_Y3_N39
YD9L10 = ( YD9L1 & ( KE1L2 & ( (!ME1L21 & (LE1L10 & (!ME1L3 & !ME1L20))) ) ) );


--ZD9_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1] at FF_X31_Y3_N26
--register power-up is low

ZD9_mem_used[1] = DFFEAS(ZD9L89, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L80,  ,  ,  ,  );


--YD9L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~1 at LABCELL_X30_Y5_N12
YD9L3 = (ZD9_mem[0][87]) # (ZD10_out_valid);


--ZD9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0 at LABCELL_X30_Y5_N57
ZD9L1 = (!ZD9_mem_used[0]) # (YD9L3);


--ZD9L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X30_Y5_N48
ZD9L76 = ( ZD9_mem_used[1] & ( ZD9_mem_used[0] ) ) # ( !ZD9_mem_used[1] & ( (!YD9L3 & ZD9_mem_used[0]) ) );


--ZD9L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X30_Y5_N0
ZD9L77 = ( ME1L20 & ( ZD9L76 ) ) # ( !ME1L20 & ( ZD9L76 ) ) # ( !ME1L20 & ( !ZD9L76 & ( (AE1L4 & (!ME1L3 & (YD9L4 & !ME1L21))) ) ) );


--ZD9_mem[1][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52] at FF_X31_Y5_N17
--register power-up is low

ZD9_mem[1][52] = DFFEAS(ZD9L21, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]~0 at LABCELL_X31_Y5_N12
ZD9L12 = ( ZD9_mem[1][52] & ( (ZD9_mem[0][52]) # (ZD9L1) ) ) # ( !ZD9_mem[1][52] & ( (!ZD9L1 & ((ZD9_mem[0][52]))) # (ZD9L1 & (!ZD9_mem_used[1])) ) );


--JE4_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg at FF_X36_Y6_N19
--register power-up is low

JE4_endofpacket_reg = DFFEAS(JE4L68, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE4L110 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0 at LABCELL_X31_Y4_N27
JE4L110 = ( JE4_count[0] & ( (JE4_use_reg & JE4_endofpacket_reg) ) );


--AE10L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0 at MLABCELL_X28_Y8_N24
AE10L7 = ( !ZD11_mem_used[1] & ( !AE10_wait_latency_counter[1] & ( (ME1L8 & (!AE10_wait_latency_counter[0] $ (!YD11L1))) ) ) );


--AE10L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X27_Y8_N15
AE10L8 = ( AE10L7 & ( AE1L4 ) );


--AE11L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~1 at LABCELL_X31_Y8_N57
AE11L6 = ( AE1L4 & ( AE11L5 ) );


--AE6L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X29_Y7_N57
AE6L49 = (YD6L1 & DE1L16);


--ZD6_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84] at FF_X29_Y7_N17
--register power-up is low

ZD6_mem[1][84] = DFFEAS(ZD6L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD6L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X29_Y7_N15
ZD6L13 = ( GE1L17 & ( (!ZD6_mem_used[1]) # (ZD6_mem[1][84]) ) ) # ( !GE1L17 & ( (ZD6_mem_used[1] & ZD6_mem[1][84]) ) );


--ZD6L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X29_Y7_N36
ZD6L12 = (!ZD6_mem_used[0]) # (AE6_read_latency_shift_reg[0]);


--ZD6_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66] at FF_X29_Y7_N2
--register power-up is low

ZD6_mem[1][66] = DFFEAS(ZD6L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD6L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X29_Y7_N0
ZD6L14 = ( YD6L1 & ( (!ZD6_mem_used[1]) # (ZD6_mem[1][66]) ) ) # ( !YD6L1 & ( (ZD6_mem_used[1] & ZD6_mem[1][66]) ) );


--AE7L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1 at LABCELL_X35_Y7_N57
AE7L4 = ( AE7L3 & ( YE2L6Q & ( ((DE1L23 & LE1L10)) # (GE2L21) ) ) ) # ( AE7L3 & ( !YE2L6Q & ( (!YE2_top_priority_reg[0] & ((!DE1L23 & (GE2L21)) # (DE1L23 & ((LE1L10))))) ) ) );


--ZD7_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][84] at FF_X35_Y7_N26
--register power-up is low

ZD7_mem[1][84] = DFFEAS(ZD7L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD7L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0 at LABCELL_X35_Y7_N24
ZD7L13 = ( ZD7_mem[1][84] & ( YE2_top_priority_reg[0] & ( ((GE2L21 & YE2L6Q)) # (ZD7_mem_used[1]) ) ) ) # ( !ZD7_mem[1][84] & ( YE2_top_priority_reg[0] & ( (GE2L21 & (YE2L6Q & !ZD7_mem_used[1])) ) ) ) # ( ZD7_mem[1][84] & ( !YE2_top_priority_reg[0] & ( ((GE2L21 & ((!DE1L23) # (YE2L6Q)))) # (ZD7_mem_used[1]) ) ) ) # ( !ZD7_mem[1][84] & ( !YE2_top_priority_reg[0] & ( (GE2L21 & (!ZD7_mem_used[1] & ((!DE1L23) # (YE2L6Q)))) ) ) );


--ZD7L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X34_Y7_N3
ZD7L12 = ( AE7_read_latency_shift_reg[0] ) # ( !AE7_read_latency_shift_reg[0] & ( !ZD7_mem_used[0] ) );


--ZD7_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][66] at FF_X36_Y6_N50
--register power-up is low

ZD7_mem[1][66] = DFFEAS(ZD7L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD7L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1 at LABCELL_X36_Y6_N48
ZD7L14 = ( ZD7_mem[1][66] & ( LE1L10 & ( (((YE2L2 & DE1L23)) # (ZD7_mem_used[1])) # (GE2L22) ) ) ) # ( !ZD7_mem[1][66] & ( LE1L10 & ( (!ZD7_mem_used[1] & (((YE2L2 & DE1L23)) # (GE2L22))) ) ) ) # ( ZD7_mem[1][66] & ( !LE1L10 & ( (ZD7_mem_used[1]) # (GE2L22) ) ) ) # ( !ZD7_mem[1][66] & ( !LE1L10 & ( (GE2L22 & !ZD7_mem_used[1]) ) ) );


--AE1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~1 at LABCELL_X30_Y11_N21
AE1L5 = ( ME1L12 & ( JF1_W_alu_result[4] & ( !ZD1_mem_used[1] ) ) );


--AE1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~2 at LABCELL_X30_Y9_N51
AE1L6 = (AE1L5 & AE1L4);


--AE2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~1 at LABCELL_X30_Y9_N54
AE2L4 = (!ZB1L125 & (ZB1L124 & (!ZB1L126 & AE1L4)));


--AE3L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X30_Y9_N15
AE3L35 = (AE1L4 & DE1L9);


--DE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~11 at LABCELL_X29_Y6_N30
DE1L20 = ( !AE5_wait_latency_counter[1] & ( !ZD5_mem_used[1] & ( (AE5L5 & DE1L19) ) ) );


--AE8L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X31_Y6_N30
AE8L13 = ( YD11L1 & ( (!AE8_wait_latency_counter[0] & (ME1L11 & (!ZD8L6Q & !AE8_wait_latency_counter[1]))) ) ) # ( !YD11L1 & ( (AE8_wait_latency_counter[0] & (ME1L11 & (!ZD8L6Q & !AE8_wait_latency_counter[1]))) ) );


--AE8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X31_Y6_N18
AE8L14 = (AE8L13 & AE1L4);


--DE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~12 at LABCELL_X33_Y7_N51
DE1L21 = ( DE1L17 & ( !YE1L2 ) );


--DE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X31_Y7_N12
DE1L4 = ( !DE1L14 & ( !DE1L21 & ( (!DE1L13 & (!DE1L9 & (!DE1L15 & !DE1L12))) ) ) );


--LE1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X31_Y7_N57
LE1L6 = ( !LE1_end_begintransfer & ( !KE1L1 ) );


--LE1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X31_Y7_N30
LE1L7 = ( DE1L2 & ( DE1L4 & ( (!PD1_rst1 & !LE1L6) ) ) ) # ( !DE1L2 & ( DE1L4 & ( (!LE1L6 & ((!PD1_rst1) # ((!DE1L5 & !AE2L3)))) ) ) ) # ( DE1L2 & ( !DE1L4 & ( (!PD1_rst1 & !LE1L6) ) ) ) # ( !DE1L2 & ( !DE1L4 & ( (!PD1_rst1 & !LE1L6) ) ) );


--JF1_D_iw[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X39_Y9_N43
--register power-up is low

JF1_D_iw[5] = DFFEAS(JF1L665, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1L272 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X37_Y9_N0
JF1L272 = ( JF1_D_iw[1] & ( (JF1_D_iw[0] & (JF1_D_iw[2] & ((!JF1_D_iw[4]) # (!JF1_D_iw[3])))) ) );


--JF1_E_alu_sub is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X37_Y7_N49
--register power-up is low

JF1_E_alu_sub = DFFEAS(JF1L389, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src2[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X43_Y7_N13
--register power-up is low

JF1_E_src2[0] = DFFEAS(JF1L845, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src1[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X42_Y7_N22
--register power-up is low

JF1_E_src1[0] = DFFEAS(JF1L794, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE6_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X29_Y10_N47
--register power-up is low

AE6_av_readdata_pre[4] = DFFEAS(AE6L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_W_status_reg_pie is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X39_Y8_N38
--register power-up is low

JF1_W_status_reg_pie = DFFEAS(JF1L956, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_E_valid_from_R,  ,  ,  ,  );


--JF1_W_ipending_reg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[2] at FF_X30_Y6_N13
--register power-up is low

JF1_W_ipending_reg[2] = DFFEAS(JF1_W_ipending_reg_nxt[2], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_W_ipending_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1] at FF_X29_Y9_N10
--register power-up is low

JF1_W_ipending_reg[1] = DFFEAS(JF1L915, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_W_ipending_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X36_Y11_N1
--register power-up is low

JF1_W_ipending_reg[0] = DFFEAS(JF1_W_ipending_reg_nxt[0], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0 at MLABCELL_X39_Y8_N42
JF1L1149 = ( JF1_W_ipending_reg[2] & ( JF1_W_status_reg_pie ) ) # ( !JF1_W_ipending_reg[2] & ( (JF1_W_status_reg_pie & ((JF1_W_ipending_reg[1]) # (JF1_W_ipending_reg[0]))) ) );


--JF1_hbreak_enabled is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X39_Y8_N26
--register power-up is low

JF1_hbreak_enabled = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_E_valid_from_R, JF1L1143,  ,  , VCC);


--JF1_hbreak_pending is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X36_Y7_N32
--register power-up is low

JF1_hbreak_pending = DFFEAS(JF1L1145, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UF1_jtag_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X21_Y4_N13
--register power-up is low

UF1_jtag_break = DFFEAS(UF1L4, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--JF1_wait_for_one_post_bret_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X36_Y7_N23
--register power-up is low

JF1_wait_for_one_post_bret_inst = DFFEAS(JF1L1155, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X36_Y7_N18
JF1L1146 = ( JF1_hbreak_pending & ( (!JF1_hbreak_enabled & ((!JF1_wait_for_one_post_bret_inst) # (JF1_W_valid))) ) ) # ( !JF1_hbreak_pending & ( (UF1_jtag_break & (!JF1_hbreak_enabled & ((!JF1_wait_for_one_post_bret_inst) # (JF1_W_valid)))) ) );


--JF1L326 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]~0 at LABCELL_X37_Y9_N42
JF1L326 = ( !JF1L1149 & ( !JF1L1146 ) );


--PG1_address_reg_a[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|address_reg_a[0] at FF_X36_Y6_N55
--register power-up is low

PG1_address_reg_a[0] = DFFEAS(GE2_src_data[51], GLOBAL(VG1L41),  ,  , !KC1_r_early_rst,  ,  ,  ,  );


--TE1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X39_Y12_N51
TE1L13 = ( PG1_ram_block1a4 & ( (!PG1_address_reg_a[0]) # (PG1_ram_block1a36) ) ) # ( !PG1_ram_block1a4 & ( (PG1_ram_block1a36 & PG1_address_reg_a[0]) ) );


--JF1L664 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0 at MLABCELL_X39_Y9_N39
JF1L664 = ( TE1L13 & ( JF1L326 & ( ((EE2L2 & AE6L8Q)) # (EE3L2) ) ) ) # ( !TE1L13 & ( JF1L326 & ( (EE2L2 & AE6L8Q) ) ) ) # ( TE1L13 & ( !JF1L326 ) ) # ( !TE1L13 & ( !JF1L326 ) );


--JF1L752 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X36_Y7_N36
JF1L752 = ( EE2L2 & ( !JF1_i_read ) ) # ( !EE2L2 & ( (!JF1_i_read & EE3L2) ) );


--AE6_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X31_Y8_N52
--register power-up is low

AE6_av_readdata_pre[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[0],  ,  , VCC);


--TE1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at MLABCELL_X39_Y10_N39
TE1L5 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a32 ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a0 ) );


--JF1L660 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1 at LABCELL_X37_Y8_N12
JF1L660 = ( TE1L5 & ( (!JF1L1149 & (((AE6_av_readdata_pre[0] & EE2L2)) # (EE3L2))) ) ) # ( !TE1L5 & ( (!JF1L1149 & (AE6_av_readdata_pre[0] & EE2L2)) ) );


--AE6_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X30_Y5_N28
--register power-up is low

AE6_av_readdata_pre[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[1],  ,  , VCC);


--TE1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X43_Y9_N36
TE1L14 = ( PG1_ram_block1a33 & ( (PG1_ram_block1a1) # (PG1_address_reg_a[0]) ) ) # ( !PG1_ram_block1a33 & ( (!PG1_address_reg_a[0] & PG1_ram_block1a1) ) );


--JF1L661 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2 at MLABCELL_X39_Y9_N18
JF1L661 = ( TE1L14 & ( (!JF1L326) # (((EE2L2 & AE6_av_readdata_pre[1])) # (EE3L2)) ) ) # ( !TE1L14 & ( (!JF1L326) # ((EE2L2 & AE6_av_readdata_pre[1])) ) );


--AE6_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X27_Y9_N13
--register power-up is low

AE6_av_readdata_pre[2] = DFFEAS(AE6L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X33_Y10_N9
TE1L15 = ( PG1_ram_block1a2 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a34 ) ) ) # ( !PG1_ram_block1a2 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a34 ) ) ) # ( PG1_ram_block1a2 & ( !PG1_address_reg_a[0] ) );


--JF1L662 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3 at LABCELL_X37_Y8_N15
JF1L662 = ( TE1L15 & ( (!JF1L1149 & (((AE6_av_readdata_pre[2] & EE2L2)) # (EE3L2))) ) ) # ( !TE1L15 & ( (!JF1L1149 & (AE6_av_readdata_pre[2] & EE2L2)) ) );


--AE6_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X29_Y8_N40
--register power-up is low

AE6_av_readdata_pre[3] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[3],  ,  , VCC);


--TE1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X33_Y10_N0
TE1L16 = ( PG1_ram_block1a3 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a35 ) ) ) # ( !PG1_ram_block1a3 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a35 ) ) ) # ( PG1_ram_block1a3 & ( !PG1_address_reg_a[0] ) );


--JF1L663 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4 at MLABCELL_X39_Y9_N24
JF1L663 = ( TE1L16 & ( JF1L326 & ( ((EE2L2 & AE6_av_readdata_pre[3])) # (EE3L2) ) ) ) # ( !TE1L16 & ( JF1L326 & ( (EE2L2 & AE6_av_readdata_pre[3]) ) ) ) # ( TE1L16 & ( !JF1L326 ) ) # ( !TE1L16 & ( !JF1L326 ) );


--JF1_E_src2[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X43_Y7_N17
--register power-up is low

JF1_E_src2[1] = DFFEAS(JF1L846, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src1[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X43_Y5_N55
--register power-up is low

JF1_E_src1[1] = DFFEAS(JF1L795, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L433 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X42_Y6_N18
JF1L433 = (!JF1L280 & (((JF1L102 & JF1L106)) # (JF1L278))) # (JF1L280 & (((!JF1L278) # (JF1L106))));


--JF1L432 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~3 at LABCELL_X42_Y6_N21
JF1L432 = ( JF1L278 & ( (!JF1L280) # (JF1L106) ) ) # ( !JF1L278 & ( ((!JF1L102 & JF1L106)) # (JF1L280) ) );


--JF1_D_iw[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X39_Y9_N49
--register power-up is low

JF1_D_iw[11] = DFFEAS(JF1L672, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1_D_iw[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X39_Y9_N52
--register power-up is low

JF1_D_iw[13] = DFFEAS(JF1L675, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1_D_iw[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X39_Y9_N34
--register power-up is low

JF1_D_iw[15] = DFFEAS(JF1L678, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1_D_iw[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X39_Y9_N46
--register power-up is low

JF1_D_iw[16] = DFFEAS(JF1L679, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1L636 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X45_Y5_N45
JF1L636 = ( JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (JF1_D_iw[14] & (!JF1_D_iw[16] & (JF1_D_iw[12] & !JF1_D_iw[13]))) ) ) );


--JF1L621 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X45_Y7_N21
JF1L621 = ( JF1_D_iw[1] & ( JF1_D_iw[5] & ( (JF1_D_iw[4] & (JF1_D_iw[3] & (!JF1_D_iw[0] & !JF1_D_iw[2]))) ) ) );


--JF1L637 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X45_Y5_N42
JF1L637 = ( JF1_D_iw[11] & ( !JF1_D_iw[15] & ( (JF1_D_iw[14] & (!JF1_D_iw[16] & (!JF1_D_iw[13] & JF1_D_iw[12]))) ) ) );


--JF1L252 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X40_Y6_N39
JF1L252 = ( JF1_D_iw[15] & ( !JF1_D_iw[14] ) );


--JF1L274 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X45_Y5_N48
JF1L274 = ( JF1L621 & ( !JF1_D_iw[11] & ( (!JF1_D_iw[16] & (JF1_D_iw[12] & JF1_D_iw[13])) ) ) );


--JF1_R_ctrl_shift_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X40_Y4_N5
--register power-up is low

JF1_R_ctrl_shift_rot_right = DFFEAS(JF1L288, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L493 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0 at LABCELL_X40_Y3_N15
JF1L493 = ( JF1_E_shift_rot_result[6] & ( (JF1_E_shift_rot_result[4]) # (JF1L779Q) ) ) # ( !JF1_E_shift_rot_result[6] & ( (!JF1L779Q & JF1_E_shift_rot_result[4]) ) );


--JF1L348 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X45_Y6_N42
JF1L348 = ( JF1_D_iw[4] & ( (!JF1L621) # (JF1_D_iw[15]) ) ) # ( !JF1_D_iw[4] & ( (JF1L621 & JF1_D_iw[15]) ) );


--JF1L638 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X45_Y5_N54
JF1L638 = ( JF1_D_iw[14] & ( !JF1_D_iw[15] & ( (!JF1_D_iw[13] & (!JF1_D_iw[12] & (!JF1_D_iw[16] & !JF1_D_iw[11]))) ) ) );


--JF1L622 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X45_Y8_N12
JF1L622 = ( !JF1_D_iw[2] & ( JF1_D_iw[3] & ( (!JF1_D_iw[0] & (!JF1_D_iw[1] & (JF1_D_iw[5] & !JF1_D_iw[4]))) ) ) );


--JF1L623 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X43_Y8_N0
JF1L623 = ( JF1_D_iw[3] & ( !JF1_D_iw[4] & ( (!JF1_D_iw[1] & (!JF1_D_iw[0] & (!JF1_D_iw[2] & !JF1_D_iw[5]))) ) ) );


--JF1L624 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X45_Y8_N30
JF1L624 = ( JF1_D_iw[3] & ( !JF1_D_iw[4] & ( (!JF1_D_iw[5] & (JF1_D_iw[1] & (!JF1_D_iw[0] & JF1_D_iw[2]))) ) ) );


--JF1L625 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X45_Y7_N0
JF1L625 = ( JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[4] & (!JF1_D_iw[3] & (JF1_D_iw[2] & !JF1_D_iw[0]))) ) ) );


--JF1L626 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X43_Y8_N30
JF1L626 = ( JF1_D_iw[3] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[1] & (JF1_D_iw[4] & (!JF1_D_iw[2] & !JF1_D_iw[0]))) ) ) );


--JF1L627 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X43_Y8_N12
JF1L627 = ( !JF1_D_iw[0] & ( JF1_D_iw[5] & ( (!JF1_D_iw[1] & (!JF1_D_iw[4] & (!JF1_D_iw[2] & !JF1_D_iw[3]))) ) ) );


--JF1L346 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X45_Y6_N45
JF1L346 = ( JF1L348 ) # ( !JF1L348 & ( JF1L243 ) );


--JF1L347 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X45_Y6_N24
JF1L347 = (!JF1L621 & ((JF1_D_iw[3]))) # (JF1L621 & (JF1_D_iw[14]));


--JF1L345 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X45_Y6_N27
JF1L345 = ( JF1L347 ) # ( !JF1L347 & ( JF1L243 ) );


--JF1_R_ctrl_src_imm5_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X43_Y6_N22
--register power-up is low

JF1_R_ctrl_src_imm5_shift_rot = DFFEAS(JF1L293, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_hi_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X45_Y7_N14
--register power-up is low

JF1_R_ctrl_hi_imm16 = DFFEAS(JF1L264, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_force_src2_zero is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X43_Y7_N7
--register power-up is low

JF1_R_ctrl_force_src2_zero = DFFEAS(JF1L262, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L586 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~0 at LABCELL_X43_Y6_N15
JF1L586 = ( JF1_R_ctrl_src_imm5_shift_rot ) # ( !JF1_R_ctrl_src_imm5_shift_rot & ( (JF1L766Q) # (JF1_R_ctrl_force_src2_zero) ) );


--JF1_R_src2_use_imm is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X43_Y8_N59
--register power-up is low

JF1_R_src2_use_imm = DFFEAS(JF1L852, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_valid_from_R is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X37_Y7_N32
--register power-up is low

JF1_E_valid_from_R = DFFEAS(JF1L620, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_retaddr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X43_Y7_N2
--register power-up is low

JF1_R_ctrl_retaddr = DFFEAS(JF1L283, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L826 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X37_Y7_N51
JF1L826 = ( JF1_E_valid_from_R & ( ((JF1_R_valid & JF1_R_ctrl_retaddr)) # (JF1_R_ctrl_br) ) ) # ( !JF1_E_valid_from_R & ( (JF1_R_valid & JF1_R_ctrl_retaddr) ) );


--JF1_R_ctrl_jmp_direct is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X43_Y8_N53
--register power-up is low

JF1_R_ctrl_jmp_direct = DFFEAS(JF1L271, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L827 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X43_Y5_N48
JF1L827 = ( JF1_E_valid_from_R & ( JF1_R_ctrl_jmp_direct ) );


--JF1L799 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2 at LABCELL_X40_Y6_N48
JF1L799 = ( JF1L827 & ( JF1L320Q & ( (!JF1L826) # (JF1L66) ) ) ) # ( !JF1L827 & ( JF1L320Q & ( (!JF1L826 & ((PF1_q_b[5]))) # (JF1L826 & (JF1L66)) ) ) ) # ( JF1L827 & ( !JF1L320Q & ( (JF1L66 & JF1L826) ) ) ) # ( !JF1L827 & ( !JF1L320Q & ( (!JF1L826 & ((PF1_q_b[5]))) # (JF1L826 & (JF1L66)) ) ) );


--JF1L639 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X46_Y6_N30
JF1L639 = ( JF1_D_iw[12] & ( JF1_D_iw[16] & ( (!JF1_D_iw[11] & (JF1_D_iw[13] & (!JF1_D_iw[14] & !JF1_D_iw[15]))) ) ) );


--JF1_D_op_rdctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X46_Y6_N36
JF1_D_op_rdctl = ( JF1L639 & ( JF1L621 ) );


--JF1L640 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X45_Y5_N57
JF1L640 = ( JF1_D_iw[15] & ( !JF1_D_iw[14] & ( (!JF1_D_iw[13] & (!JF1_D_iw[12] & (!JF1_D_iw[11] & !JF1_D_iw[16]))) ) ) );


--JF1L641 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X45_Y6_N15
JF1L641 = ( JF1_D_iw[15] & ( !JF1_D_iw[13] & ( (!JF1_D_iw[14] & (JF1_D_iw[16] & (!JF1_D_iw[11] & !JF1_D_iw[12]))) ) ) );


--JF1L249 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X45_Y6_N9
JF1L249 = ( JF1L641 & ( JF1L621 ) ) # ( !JF1L641 & ( (JF1L621 & ((JF1L640) # (JF1L244))) ) );


--JF1L628 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X43_Y8_N33
JF1L628 = ( JF1_D_iw[5] & ( !JF1_D_iw[3] & ( (!JF1_D_iw[1] & (JF1_D_iw[4] & (!JF1_D_iw[0] & !JF1_D_iw[2]))) ) ) );


--JF1L629 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X43_Y8_N3
JF1L629 = ( JF1_D_iw[4] & ( !JF1_D_iw[3] & ( (!JF1_D_iw[1] & (!JF1_D_iw[0] & (!JF1_D_iw[5] & !JF1_D_iw[2]))) ) ) );


--JF1L759 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X43_Y8_N9
JF1L759 = ( JF1_D_iw[1] & ( !JF1_D_iw[0] & ( (JF1_D_iw[2] & ((!JF1_D_iw[3]) # ((!JF1_D_iw[4]) # (!JF1_D_iw[5])))) ) ) );


--JF1L250 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X43_Y8_N45
JF1L250 = (!JF1L629 & (!JF1L759 & !JF1L623));


--JF1L251 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X43_Y8_N24
JF1L251 = ( JF1L622 & ( JF1L627 ) ) # ( !JF1L622 & ( JF1L627 ) ) # ( JF1L622 & ( !JF1L627 ) ) # ( !JF1L622 & ( !JF1L627 & ( (((!JF1L250) # (JF1L628)) # (JF1L626)) # (JF1L249) ) ) );


--JF1L510 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~1 at LABCELL_X40_Y4_N51
JF1L510 = ( JF1_E_shift_rot_result[23] & ( (JF1_E_shift_rot_result[21]) # (JF1_R_ctrl_shift_rot_right) ) ) # ( !JF1_E_shift_rot_result[23] & ( (!JF1_R_ctrl_shift_rot_right & JF1_E_shift_rot_result[21]) ) );


--JF1L816 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[22]~3 at LABCELL_X36_Y4_N6
JF1L816 = ( PF1_q_b[22] & ( (!JF1L826 & ((!JF1L827) # ((JF1_D_iw[26])))) # (JF1L826 & (((JF1L6)))) ) ) # ( !PF1_q_b[22] & ( (!JF1L826 & (JF1L827 & (JF1_D_iw[26]))) # (JF1L826 & (((JF1L6)))) ) );


--JF1_D_iw[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X39_Y9_N22
--register power-up is low

JF1_D_iw[21] = DFFEAS(JF1L685, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1L834 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~0 at LABCELL_X46_Y6_N48
JF1L834 = ( JF1_R_src2_use_imm & ( JF1_D_iw[21] & ( (!JF1L766Q) # (JF1_D_iw[12]) ) ) ) # ( !JF1_R_src2_use_imm & ( JF1_D_iw[21] & ( (!JF1L766Q & ((PF2_q_b[22]))) # (JF1L766Q & (JF1_D_iw[12])) ) ) ) # ( JF1_R_src2_use_imm & ( !JF1_D_iw[21] & ( (JF1L766Q & JF1_D_iw[12]) ) ) ) # ( !JF1_R_src2_use_imm & ( !JF1_D_iw[21] & ( (!JF1L766Q & ((PF2_q_b[22]))) # (JF1L766Q & (JF1_D_iw[12])) ) ) );


--JF1_R_ctrl_unsigned_lo_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X43_Y8_N43
--register power-up is low

JF1_R_ctrl_unsigned_lo_imm16 = DFFEAS(JF1L297, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L844 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X43_Y7_N21
JF1L844 = ( JF1_R_ctrl_force_src2_zero ) # ( !JF1_R_ctrl_force_src2_zero & ( JF1_R_ctrl_unsigned_lo_imm16 ) );


--JF1L511 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~2 at LABCELL_X40_Y4_N21
JF1L511 = ( JF1_E_shift_rot_result[22] & ( (!JF1L779Q) # (JF1_E_shift_rot_result[24]) ) ) # ( !JF1_E_shift_rot_result[22] & ( (JF1_E_shift_rot_result[24] & JF1L779Q) ) );


--JF1L817 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[23]~4 at LABCELL_X40_Y4_N39
JF1L817 = ( JF1L2 & ( ((!JF1L827 & ((PF1_q_b[23]))) # (JF1L827 & (JF1_D_iw[27]))) # (JF1L826) ) ) # ( !JF1L2 & ( (!JF1L826 & ((!JF1L827 & ((PF1_q_b[23]))) # (JF1L827 & (JF1_D_iw[27])))) ) );


--JF1L835 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~2 at LABCELL_X46_Y6_N57
JF1L835 = ( PF2_q_b[23] & ( JF1L766Q & ( JF1_D_iw[13] ) ) ) # ( !PF2_q_b[23] & ( JF1L766Q & ( JF1_D_iw[13] ) ) ) # ( PF2_q_b[23] & ( !JF1L766Q & ( (!JF1_R_src2_use_imm) # (JF1_D_iw[21]) ) ) ) # ( !PF2_q_b[23] & ( !JF1L766Q & ( (JF1_D_iw[21] & JF1_R_src2_use_imm) ) ) );


--JF1L512 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~3 at LABCELL_X40_Y4_N27
JF1L512 = ( JF1_E_shift_rot_result[23] & ( (!JF1_R_ctrl_shift_rot_right) # (JF1_E_shift_rot_result[25]) ) ) # ( !JF1_E_shift_rot_result[23] & ( (JF1_R_ctrl_shift_rot_right & JF1_E_shift_rot_result[25]) ) );


--JF1L818 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[24]~5 at LABCELL_X36_Y4_N3
JF1L818 = ( JF1L827 & ( JF1L826 & ( JF1L62 ) ) ) # ( !JF1L827 & ( JF1L826 & ( JF1L62 ) ) ) # ( JF1L827 & ( !JF1L826 & ( JF1_D_iw[28] ) ) ) # ( !JF1L827 & ( !JF1L826 & ( PF1_q_b[24] ) ) );


--JF1L836 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~3 at LABCELL_X46_Y6_N12
JF1L836 = ( JF1_D_iw[14] & ( ((!JF1_R_src2_use_imm & ((PF2_q_b[24]))) # (JF1_R_src2_use_imm & (JF1_D_iw[21]))) # (JF1L766Q) ) ) # ( !JF1_D_iw[14] & ( (!JF1L766Q & ((!JF1_R_src2_use_imm & ((PF2_q_b[24]))) # (JF1_R_src2_use_imm & (JF1_D_iw[21])))) ) );


--JF1L513 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~4 at LABCELL_X40_Y4_N18
JF1L513 = ( JF1_E_shift_rot_result[26] & ( (JF1L779Q) # (JF1_E_shift_rot_result[24]) ) ) # ( !JF1_E_shift_rot_result[26] & ( (JF1_E_shift_rot_result[24] & !JF1L779Q) ) );


--JF1L819 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[25]~6 at LABCELL_X40_Y4_N36
JF1L819 = ( JF1L58 & ( ((!JF1L827 & (PF1_q_b[25])) # (JF1L827 & ((JF1_D_iw[29])))) # (JF1L826) ) ) # ( !JF1L58 & ( (!JF1L826 & ((!JF1L827 & (PF1_q_b[25])) # (JF1L827 & ((JF1_D_iw[29]))))) ) );


--JF1L837 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~4 at LABCELL_X46_Y6_N6
JF1L837 = ( JF1_R_src2_use_imm & ( PF2_q_b[25] & ( (!JF1L766Q & (JF1_D_iw[21])) # (JF1L766Q & ((JF1_D_iw[15]))) ) ) ) # ( !JF1_R_src2_use_imm & ( PF2_q_b[25] & ( (!JF1L766Q) # (JF1_D_iw[15]) ) ) ) # ( JF1_R_src2_use_imm & ( !PF2_q_b[25] & ( (!JF1L766Q & (JF1_D_iw[21])) # (JF1L766Q & ((JF1_D_iw[15]))) ) ) ) # ( !JF1_R_src2_use_imm & ( !PF2_q_b[25] & ( (JF1_D_iw[15] & JF1L766Q) ) ) );


--JF1L514 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~5 at LABCELL_X40_Y4_N24
JF1L514 = (!JF1_R_ctrl_shift_rot_right & (JF1_E_shift_rot_result[25])) # (JF1_R_ctrl_shift_rot_right & ((JF1L482Q)));


--JF1L820 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[26]~7 at LABCELL_X40_Y6_N36
JF1L820 = ( JF1L18 & ( ((!JF1L827 & ((PF1_q_b[26]))) # (JF1L827 & (JF1_D_iw[30]))) # (JF1L826) ) ) # ( !JF1L18 & ( (!JF1L826 & ((!JF1L827 & ((PF1_q_b[26]))) # (JF1L827 & (JF1_D_iw[30])))) ) );


--JF1L838 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~5 at LABCELL_X46_Y6_N24
JF1L838 = ( JF1_D_iw[16] & ( ((!JF1_R_src2_use_imm & ((PF2_q_b[26]))) # (JF1_R_src2_use_imm & (JF1_D_iw[21]))) # (JF1L766Q) ) ) # ( !JF1_D_iw[16] & ( (!JF1L766Q & ((!JF1_R_src2_use_imm & ((PF2_q_b[26]))) # (JF1_R_src2_use_imm & (JF1_D_iw[21])))) ) );


--JF1L506 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~6 at LABCELL_X40_Y5_N48
JF1L506 = ( JF1_E_shift_rot_result[19] & ( (JF1L779Q) # (JF1_E_shift_rot_result[17]) ) ) # ( !JF1_E_shift_rot_result[19] & ( (JF1_E_shift_rot_result[17] & !JF1L779Q) ) );


--JF1L830 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6 at LABCELL_X45_Y6_N3
JF1L830 = ( PF2_q_b[18] & ( (!JF1L766Q & ((!JF1_R_src2_use_imm) # ((JF1_D_iw[21])))) # (JF1L766Q & (((JF1_D_iw[8])))) ) ) # ( !PF2_q_b[18] & ( (!JF1L766Q & (JF1_R_src2_use_imm & ((JF1_D_iw[21])))) # (JF1L766Q & (((JF1_D_iw[8])))) ) );


--JF1L812 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[18]~8 at LABCELL_X43_Y5_N24
JF1L812 = ( PF1_q_b[18] & ( JF1_D_iw[22] & ( (!JF1L826) # (JF1L50) ) ) ) # ( !PF1_q_b[18] & ( JF1_D_iw[22] & ( (!JF1L826 & ((JF1L827))) # (JF1L826 & (JF1L50)) ) ) ) # ( PF1_q_b[18] & ( !JF1_D_iw[22] & ( (!JF1L826 & ((!JF1L827))) # (JF1L826 & (JF1L50)) ) ) ) # ( !PF1_q_b[18] & ( !JF1_D_iw[22] & ( (JF1L50 & JF1L826) ) ) );


--JF1L507 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~7 at LABCELL_X40_Y5_N42
JF1L507 = ( JF1_E_shift_rot_result[20] & ( (JF1_E_shift_rot_result[18]) # (JF1L779Q) ) ) # ( !JF1_E_shift_rot_result[20] & ( (!JF1L779Q & JF1_E_shift_rot_result[18]) ) );


--JF1L831 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~7 at LABCELL_X45_Y6_N57
JF1L831 = ( PF2_q_b[19] & ( JF1L766Q & ( JF1L320Q ) ) ) # ( !PF2_q_b[19] & ( JF1L766Q & ( JF1L320Q ) ) ) # ( PF2_q_b[19] & ( !JF1L766Q & ( (!JF1_R_src2_use_imm) # (JF1_D_iw[21]) ) ) ) # ( !PF2_q_b[19] & ( !JF1L766Q & ( (JF1_R_src2_use_imm & JF1_D_iw[21]) ) ) );


--JF1L813 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[19]~9 at LABCELL_X36_Y4_N18
JF1L813 = ( JF1L827 & ( JF1L826 & ( JF1L14 ) ) ) # ( !JF1L827 & ( JF1L826 & ( JF1L14 ) ) ) # ( JF1L827 & ( !JF1L826 & ( JF1_D_iw[23] ) ) ) # ( !JF1L827 & ( !JF1L826 & ( PF1_q_b[19] ) ) );


--JF1L508 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~8 at LABCELL_X40_Y5_N45
JF1L508 = ( JF1_E_shift_rot_result[21] & ( (JF1_E_shift_rot_result[19]) # (JF1L779Q) ) ) # ( !JF1_E_shift_rot_result[21] & ( (!JF1L779Q & JF1_E_shift_rot_result[19]) ) );


--JF1L832 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~8 at LABCELL_X46_Y6_N18
JF1L832 = ( JF1L322Q & ( JF1L766Q ) ) # ( JF1L322Q & ( !JF1L766Q & ( (!JF1_R_src2_use_imm & (PF2_q_b[20])) # (JF1_R_src2_use_imm & ((JF1_D_iw[21]))) ) ) ) # ( !JF1L322Q & ( !JF1L766Q & ( (!JF1_R_src2_use_imm & (PF2_q_b[20])) # (JF1_R_src2_use_imm & ((JF1_D_iw[21]))) ) ) );


--JF1L814 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[20]~10 at LABCELL_X36_Y4_N9
JF1L814 = ( JF1_D_iw[24] & ( (!JF1L826 & (((PF1_q_b[20])) # (JF1L827))) # (JF1L826 & (((JF1L10)))) ) ) # ( !JF1_D_iw[24] & ( (!JF1L826 & (!JF1L827 & ((PF1_q_b[20])))) # (JF1L826 & (((JF1L10)))) ) );


--JF1L509 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~9 at LABCELL_X40_Y4_N42
JF1L509 = ( JF1_E_shift_rot_result[22] & ( (JF1_E_shift_rot_result[20]) # (JF1_R_ctrl_shift_rot_right) ) ) # ( !JF1_E_shift_rot_result[22] & ( (!JF1_R_ctrl_shift_rot_right & JF1_E_shift_rot_result[20]) ) );


--JF1L833 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~9 at LABCELL_X46_Y6_N27
JF1L833 = ( JF1L766Q & ( JF1_D_iw[11] ) ) # ( !JF1L766Q & ( (!JF1_R_src2_use_imm & ((PF2_q_b[21]))) # (JF1_R_src2_use_imm & (JF1_D_iw[21])) ) );


--JF1L815 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[21]~11 at LABCELL_X40_Y4_N33
JF1L815 = ( JF1L54 & ( ((!JF1L827 & ((PF1_q_b[21]))) # (JF1L827 & (JF1_D_iw[25]))) # (JF1L826) ) ) # ( !JF1L54 & ( (!JF1L826 & ((!JF1L827 & ((PF1_q_b[21]))) # (JF1L827 & (JF1_D_iw[25])))) ) );


--JF1L501 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~10 at LABCELL_X40_Y5_N24
JF1L501 = ( JF1L779Q & ( JF1_E_shift_rot_result[14] ) ) # ( !JF1L779Q & ( JF1_E_shift_rot_result[12] ) );


--JF1L807 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~12 at LABCELL_X36_Y5_N12
JF1L807 = ( JF1L38 & ( JF1L827 & ( (JF1L826) # (JF1_D_iw[17]) ) ) ) # ( !JF1L38 & ( JF1L827 & ( (JF1_D_iw[17] & !JF1L826) ) ) ) # ( JF1L38 & ( !JF1L827 & ( (PF1_q_b[13]) # (JF1L826) ) ) ) # ( !JF1L38 & ( !JF1L827 & ( (!JF1L826 & PF1_q_b[13]) ) ) );


--JF1_D_iw[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X39_Y9_N13
--register power-up is low

JF1_D_iw[19] = DFFEAS(JF1L683, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1L502 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~11 at LABCELL_X40_Y5_N57
JF1L502 = ( JF1L779Q & ( JF1_E_shift_rot_result[15] ) ) # ( !JF1L779Q & ( JF1_E_shift_rot_result[13] ) );


--JF1_D_iw[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X37_Y8_N52
--register power-up is low

JF1_D_iw[18] = DFFEAS(JF1L682, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1L808 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~13 at LABCELL_X36_Y4_N24
JF1L808 = ( JF1L827 & ( JF1L826 & ( JF1L34 ) ) ) # ( !JF1L827 & ( JF1L826 & ( JF1L34 ) ) ) # ( JF1L827 & ( !JF1L826 & ( JF1_D_iw[18] ) ) ) # ( !JF1L827 & ( !JF1L826 & ( PF1_q_b[14] ) ) );


--JF1_D_iw[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X39_Y9_N10
--register power-up is low

JF1_D_iw[20] = DFFEAS(JF1L684, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  ,  ,  );


--JF1L503 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~12 at LABCELL_X40_Y5_N36
JF1L503 = (!JF1L779Q & (JF1_E_shift_rot_result[14])) # (JF1L779Q & ((JF1_E_shift_rot_result[16])));


--JF1L809 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~14 at LABCELL_X43_Y5_N30
JF1L809 = ( JF1L26 & ( JF1L827 & ( (JF1L826) # (JF1_D_iw[19]) ) ) ) # ( !JF1L26 & ( JF1L827 & ( (JF1_D_iw[19] & !JF1L826) ) ) ) # ( JF1L26 & ( !JF1L827 & ( (JF1L826) # (PF1_q_b[15]) ) ) ) # ( !JF1L26 & ( !JF1L827 & ( (PF1_q_b[15] & !JF1L826) ) ) );


--JF1L504 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~13 at LABCELL_X40_Y5_N39
JF1L504 = (!JF1L779Q & ((JF1_E_shift_rot_result[15]))) # (JF1L779Q & (JF1_E_shift_rot_result[17]));


--JF1L810 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~15 at LABCELL_X40_Y6_N3
JF1L810 = ( JF1_D_iw[20] & ( (!JF1L826 & (((JF1L827) # (PF1_q_b[16])))) # (JF1L826 & (JF1L22)) ) ) # ( !JF1_D_iw[20] & ( (!JF1L826 & (((PF1_q_b[16] & !JF1L827)))) # (JF1L826 & (JF1L22)) ) );


--JF1L828 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~10 at LABCELL_X42_Y7_N48
JF1L828 = ( JF1_D_iw[6] & ( JF1_R_src2_use_imm & ( (JF1_D_iw[21]) # (JF1_R_ctrl_hi_imm16) ) ) ) # ( !JF1_D_iw[6] & ( JF1_R_src2_use_imm & ( (!JF1_R_ctrl_hi_imm16 & JF1_D_iw[21]) ) ) ) # ( JF1_D_iw[6] & ( !JF1_R_src2_use_imm & ( (PF2_q_b[16]) # (JF1_R_ctrl_hi_imm16) ) ) ) # ( !JF1_D_iw[6] & ( !JF1_R_src2_use_imm & ( (!JF1_R_ctrl_hi_imm16 & PF2_q_b[16]) ) ) );


--JF1L505 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~14 at LABCELL_X40_Y5_N6
JF1L505 = (!JF1L779Q & (JF1_E_shift_rot_result[16])) # (JF1L779Q & ((JF1_E_shift_rot_result[18])));


--JF1L811 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[17]~16 at LABCELL_X36_Y4_N57
JF1L811 = ( JF1L827 & ( JF1L826 & ( JF1L30 ) ) ) # ( !JF1L827 & ( JF1L826 & ( JF1L30 ) ) ) # ( JF1L827 & ( !JF1L826 & ( JF1_D_iw[21] ) ) ) # ( !JF1L827 & ( !JF1L826 & ( PF1_q_b[17] ) ) );


--JF1L829 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~11 at LABCELL_X45_Y6_N0
JF1L829 = ( PF2_q_b[17] & ( (!JF1L766Q & ((!JF1_R_src2_use_imm) # ((JF1_D_iw[21])))) # (JF1L766Q & (((JF1L317Q)))) ) ) # ( !PF2_q_b[17] & ( (!JF1L766Q & (JF1_R_src2_use_imm & ((JF1_D_iw[21])))) # (JF1L766Q & (((JF1L317Q)))) ) );


--JF1L499 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~15 at LABCELL_X40_Y5_N27
JF1L499 = (!JF1L779Q & ((JF1L458Q))) # (JF1L779Q & (JF1_E_shift_rot_result[12]));


--JF1L805 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~17 at LABCELL_X43_Y5_N3
JF1L805 = ( JF1L826 & ( PF1_q_b[11] & ( JF1L46 ) ) ) # ( !JF1L826 & ( PF1_q_b[11] & ( (!JF1L827) # (JF1_D_iw[15]) ) ) ) # ( JF1L826 & ( !PF1_q_b[11] & ( JF1L46 ) ) ) # ( !JF1L826 & ( !PF1_q_b[11] & ( (JF1L827 & JF1_D_iw[15]) ) ) );


--JF1L500 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~16 at LABCELL_X40_Y5_N54
JF1L500 = (!JF1L779Q & ((JF1_E_shift_rot_result[11]))) # (JF1L779Q & (JF1_E_shift_rot_result[13]));


--JF1L806 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~18 at LABCELL_X43_Y5_N21
JF1L806 = ( JF1L826 & ( PF1_q_b[12] & ( JF1L42 ) ) ) # ( !JF1L826 & ( PF1_q_b[12] & ( (!JF1L827) # (JF1_D_iw[16]) ) ) ) # ( JF1L826 & ( !PF1_q_b[12] & ( JF1L42 ) ) ) # ( !JF1L826 & ( !PF1_q_b[12] & ( (JF1L827 & JF1_D_iw[16]) ) ) );


--JF1L495 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~17 at LABCELL_X40_Y3_N9
JF1L495 = ( JF1_E_shift_rot_result[8] & ( JF1L779Q ) ) # ( JF1_E_shift_rot_result[8] & ( !JF1L779Q & ( JF1_E_shift_rot_result[6] ) ) ) # ( !JF1_E_shift_rot_result[8] & ( !JF1L779Q & ( JF1_E_shift_rot_result[6] ) ) );


--JF1L801 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~19 at LABCELL_X42_Y7_N54
JF1L801 = ( PF1_q_b[7] & ( JF1_D_iw[11] & ( (!JF1L826) # (JF1L70) ) ) ) # ( !PF1_q_b[7] & ( JF1_D_iw[11] & ( (!JF1L826 & ((JF1L827))) # (JF1L826 & (JF1L70)) ) ) ) # ( PF1_q_b[7] & ( !JF1_D_iw[11] & ( (!JF1L826 & ((!JF1L827))) # (JF1L826 & (JF1L70)) ) ) ) # ( !PF1_q_b[7] & ( !JF1_D_iw[11] & ( (JF1L70 & JF1L826) ) ) );


--JF1L496 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~18 at LABCELL_X40_Y3_N36
JF1L496 = ( JF1_E_shift_rot_result[9] & ( (JF1L779Q) # (JF1_E_shift_rot_result[7]) ) ) # ( !JF1_E_shift_rot_result[9] & ( (JF1_E_shift_rot_result[7] & !JF1L779Q) ) );


--JF1L802 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~20 at LABCELL_X43_Y5_N12
JF1L802 = ( JF1L826 & ( PF1_q_b[8] & ( JF1L74 ) ) ) # ( !JF1L826 & ( PF1_q_b[8] & ( (!JF1L827) # (JF1_D_iw[12]) ) ) ) # ( JF1L826 & ( !PF1_q_b[8] & ( JF1L74 ) ) ) # ( !JF1L826 & ( !PF1_q_b[8] & ( (JF1L827 & JF1_D_iw[12]) ) ) );


--JF1L497 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~19 at LABCELL_X40_Y5_N15
JF1L497 = ( JF1L458Q & ( (JF1_E_shift_rot_result[8]) # (JF1L779Q) ) ) # ( !JF1L458Q & ( (!JF1L779Q & JF1_E_shift_rot_result[8]) ) );


--JF1L803 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~21 at MLABCELL_X39_Y5_N12
JF1L803 = ( JF1_D_iw[13] & ( (!JF1L826 & (((PF1_q_b[9])) # (JF1L827))) # (JF1L826 & (((JF1L78)))) ) ) # ( !JF1_D_iw[13] & ( (!JF1L826 & (!JF1L827 & (PF1_q_b[9]))) # (JF1L826 & (((JF1L78)))) ) );


--JF1L498 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~20 at LABCELL_X40_Y5_N9
JF1L498 = ( JF1_E_shift_rot_result[9] & ( (!JF1L779Q) # (JF1_E_shift_rot_result[11]) ) ) # ( !JF1_E_shift_rot_result[9] & ( (JF1L779Q & JF1_E_shift_rot_result[11]) ) );


--JF1L804 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~22 at MLABCELL_X39_Y5_N0
JF1L804 = ( JF1L82 & ( JF1L826 ) ) # ( JF1L82 & ( !JF1L826 & ( (!JF1L827 & ((PF1_q_b[10]))) # (JF1L827 & (JF1_D_iw[14])) ) ) ) # ( !JF1L82 & ( !JF1L826 & ( (!JF1L827 & ((PF1_q_b[10]))) # (JF1L827 & (JF1_D_iw[14])) ) ) );


--JF1L491 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~21 at LABCELL_X40_Y3_N45
JF1L491 = ( JF1_E_shift_rot_result[2] & ( JF1L779Q & ( JF1_E_shift_rot_result[4] ) ) ) # ( !JF1_E_shift_rot_result[2] & ( JF1L779Q & ( JF1_E_shift_rot_result[4] ) ) ) # ( JF1_E_shift_rot_result[2] & ( !JF1L779Q ) );


--JF1L850 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X43_Y6_N18
JF1L850 = ( !JF1_R_ctrl_src_imm5_shift_rot & ( !JF1_R_src2_use_imm ) );


--JF1L848 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1 at LABCELL_X43_Y7_N54
JF1L848 = ( JF1L320Q & ( (!JF1_R_ctrl_force_src2_zero & (!JF1_R_ctrl_hi_imm16 & ((!JF1L850) # (PF2_q_b[3])))) ) ) # ( !JF1L320Q & ( (PF2_q_b[3] & (JF1L850 & (!JF1_R_ctrl_force_src2_zero & !JF1_R_ctrl_hi_imm16))) ) );


--JF1L797 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~23 at MLABCELL_X39_Y5_N15
JF1L797 = ( JF1L317Q & ( (!JF1L826 & (((PF1_q_b[3])) # (JF1L827))) # (JF1L826 & (((JF1L86)))) ) ) # ( !JF1L317Q & ( (!JF1L826 & (!JF1L827 & ((PF1_q_b[3])))) # (JF1L826 & (((JF1L86)))) ) );


--JF1L494 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~22 at LABCELL_X40_Y3_N24
JF1L494 = ( JF1L779Q & ( JF1_E_shift_rot_result[7] ) ) # ( !JF1L779Q & ( JF1_E_shift_rot_result[5] ) );


--JF1L800 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~24 at LABCELL_X36_Y5_N6
JF1L800 = ( JF1L827 & ( (!JF1L826 & (JF1L322Q)) # (JF1L826 & ((JF1L90))) ) ) # ( !JF1L827 & ( (!JF1L826 & ((PF1_q_b[6]))) # (JF1L826 & (JF1L90)) ) );


--JF1L490 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~23 at LABCELL_X40_Y3_N54
JF1L490 = ( JF1_E_shift_rot_result[1] & ( (!JF1L779Q) # (JF1_E_shift_rot_result[3]) ) ) # ( !JF1_E_shift_rot_result[1] & ( (JF1_E_shift_rot_result[3] & JF1L779Q) ) );


--JF1L796 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~25 at MLABCELL_X39_Y7_N27
JF1L796 = ( JF1_D_iw[6] & ( PF1_q_b[2] & ( (!JF1L826) # (JF1L94) ) ) ) # ( !JF1_D_iw[6] & ( PF1_q_b[2] & ( (!JF1L826 & ((!JF1L827))) # (JF1L826 & (JF1L94)) ) ) ) # ( JF1_D_iw[6] & ( !PF1_q_b[2] & ( (!JF1L826 & ((JF1L827))) # (JF1L826 & (JF1L94)) ) ) ) # ( !JF1_D_iw[6] & ( !PF1_q_b[2] & ( (JF1L94 & JF1L826) ) ) );


--JF1L847 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X43_Y7_N27
JF1L847 = ( PF2_q_b[2] & ( !JF1_R_ctrl_hi_imm16 & ( (!JF1_R_ctrl_force_src2_zero & ((JF1L850) # (JF1_D_iw[8]))) ) ) ) # ( !PF2_q_b[2] & ( !JF1_R_ctrl_hi_imm16 & ( (JF1_D_iw[8] & (!JF1L850 & !JF1_R_ctrl_force_src2_zero)) ) ) );


--JF1L492 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~24 at LABCELL_X40_Y3_N51
JF1L492 = ( JF1_E_shift_rot_result[5] & ( (JF1_E_shift_rot_result[3]) # (JF1L779Q) ) ) # ( !JF1_E_shift_rot_result[5] & ( (!JF1L779Q & JF1_E_shift_rot_result[3]) ) );


--JF1L798 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~26 at MLABCELL_X39_Y6_N27
JF1L798 = ( JF1L826 & ( PF1_q_b[4] & ( JF1L98 ) ) ) # ( !JF1L826 & ( PF1_q_b[4] & ( (!JF1L827) # (JF1_D_iw[8]) ) ) ) # ( JF1L826 & ( !PF1_q_b[4] & ( JF1L98 ) ) ) # ( !JF1L826 & ( !PF1_q_b[4] & ( (JF1L827 & JF1_D_iw[8]) ) ) );


--JF1L849 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3 at LABCELL_X43_Y7_N42
JF1L849 = ( !JF1_R_ctrl_force_src2_zero & ( !JF1_R_ctrl_hi_imm16 & ( (!JF1L850 & ((JF1L322Q))) # (JF1L850 & (PF2_q_b[4])) ) ) );


--JF1L606 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X37_Y9_N39
JF1L606 = ((!JF1L277 & !JF1L279)) # (JF1_D_iw[4]);


--JF1_R_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X43_Y4_N8
--register power-up is low

JF1_R_wr_dst_reg = DFFEAS(JF1_D_wr_dst_reg, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_W_rf_wren is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X43_Y4_N39
JF1_W_rf_wren = ( JF1_R_wr_dst_reg & ( (KC1_r_sync_rst) # (JF1_W_valid) ) ) # ( !JF1_R_wr_dst_reg & ( KC1_r_sync_rst ) );


--JF1_W_control_rd_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X39_Y8_N22
--register power-up is low

JF1_W_control_rd_data[0] = DFFEAS(JF1L393, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_dst_regnum[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X43_Y4_N44
--register power-up is low

JF1_R_dst_regnum[0] = DFFEAS(JF1L299, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_dst_regnum[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X43_Y4_N26
--register power-up is low

JF1_R_dst_regnum[1] = DFFEAS(JF1L301, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_dst_regnum[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X43_Y4_N56
--register power-up is low

JF1_R_dst_regnum[2] = DFFEAS(JF1L303, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_dst_regnum[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X43_Y4_N59
--register power-up is low

JF1_R_dst_regnum[3] = DFFEAS(JF1L305, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_dst_regnum[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X43_Y4_N47
--register power-up is low

JF1_R_dst_regnum[4] = DFFEAS(JF1L307, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L609 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~1 at LABCELL_X42_Y6_N51
JF1L609 = ( PF2_q_b[26] & ( (!JF1L278 & (((PF2_q_b[2])))) # (JF1L278 & ((!JF1L280) # ((PF2_q_b[10])))) ) ) # ( !PF2_q_b[26] & ( (!JF1L278 & (((PF2_q_b[2])))) # (JF1L278 & (JF1L280 & (PF2_q_b[10]))) ) );


--JF1_W_control_rd_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2] at FF_X39_Y8_N4
--register power-up is low

JF1_W_control_rd_data[2] = DFFEAS(JF1L395, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L922 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~0 at MLABCELL_X34_Y8_N42
JF1L922 = ( JF1L770Q & ( JF1_av_ld_byte0_data[2] ) ) # ( !JF1L770Q & ( JF1_av_ld_byte0_data[2] & ( (!JF1_R_ctrl_br_cmp & ((!JF1_R_ctrl_rd_ctl_reg & (JF1_W_alu_result[2])) # (JF1_R_ctrl_rd_ctl_reg & ((JF1_W_control_rd_data[2]))))) ) ) ) # ( !JF1L770Q & ( !JF1_av_ld_byte0_data[2] & ( (!JF1_R_ctrl_br_cmp & ((!JF1_R_ctrl_rd_ctl_reg & (JF1_W_alu_result[2])) # (JF1_R_ctrl_rd_ctl_reg & ((JF1_W_control_rd_data[2]))))) ) ) );


--JF1_av_ld_byte1_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X35_Y10_N55
--register power-up is low

JF1_av_ld_byte1_data[2] = DFFEAS(JF1L993, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L930 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~1 at LABCELL_X36_Y2_N39
JF1L930 = ( JF1_W_alu_result[10] & ( JF1L770Q & ( JF1_av_ld_byte1_data[2] ) ) ) # ( !JF1_W_alu_result[10] & ( JF1L770Q & ( JF1_av_ld_byte1_data[2] ) ) ) # ( JF1_W_alu_result[10] & ( !JF1L770Q & ( !JF1L387 ) ) );


--JF1L610 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~2 at LABCELL_X42_Y6_N54
JF1L610 = ( PF2_q_b[27] & ( (!JF1L278 & (((PF2_q_b[3])))) # (JF1L278 & ((!JF1L280) # ((PF2_q_b[11])))) ) ) # ( !PF2_q_b[27] & ( (!JF1L278 & (((PF2_q_b[3])))) # (JF1L278 & (JF1L280 & ((PF2_q_b[11])))) ) );


--JF1L923 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X37_Y6_N24
JF1L923 = ( JF1_av_ld_byte0_data[3] & ( JF1L387 & ( JF1L770Q ) ) ) # ( JF1_av_ld_byte0_data[3] & ( !JF1L387 & ( (JF1_W_alu_result[3]) # (JF1L770Q) ) ) ) # ( !JF1_av_ld_byte0_data[3] & ( !JF1L387 & ( (!JF1L770Q & JF1_W_alu_result[3]) ) ) );


--JF1_av_ld_byte1_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X35_Y8_N53
--register power-up is low

JF1_av_ld_byte1_data[3] = DFFEAS(JF1L998, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L931 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~3 at LABCELL_X37_Y6_N30
JF1L931 = ( JF1L387 & ( JF1_av_ld_byte1_data[3] & ( JF1L770Q ) ) ) # ( !JF1L387 & ( JF1_av_ld_byte1_data[3] & ( (JF1_W_alu_result[11]) # (JF1L770Q) ) ) ) # ( !JF1L387 & ( !JF1_av_ld_byte1_data[3] & ( (!JF1L770Q & JF1_W_alu_result[11]) ) ) );


--JF1L611 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~3 at LABCELL_X42_Y6_N57
JF1L611 = ( PF2_q_b[28] & ( (!JF1L278 & (((PF2_q_b[4])))) # (JF1L278 & ((!JF1L280) # ((PF2_q_b[12])))) ) ) # ( !PF2_q_b[28] & ( (!JF1L278 & (((PF2_q_b[4])))) # (JF1L278 & (JF1L280 & (PF2_q_b[12]))) ) );


--JF1L924 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~4 at LABCELL_X37_Y6_N39
JF1L924 = ( JF1L770Q & ( JF1_av_ld_byte0_data[4] ) ) # ( !JF1L770Q & ( (JF1_W_alu_result[4] & !JF1L387) ) );


--JF1_av_ld_byte1_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X37_Y9_N16
--register power-up is low

JF1_av_ld_byte1_data[4] = DFFEAS(JF1L1003, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L932 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~5 at LABCELL_X37_Y6_N21
JF1L932 = ( JF1_av_ld_byte1_data[4] & ( ((!JF1L387 & JF1_W_alu_result[12])) # (JF1L770Q) ) ) # ( !JF1_av_ld_byte1_data[4] & ( (!JF1L770Q & (!JF1L387 & JF1_W_alu_result[12])) ) );


--JF1L612 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~4 at LABCELL_X43_Y6_N57
JF1L612 = ( JF1L278 & ( (!JF1L280 & (PF2_q_b[29])) # (JF1L280 & ((PF2_q_b[13]))) ) ) # ( !JF1L278 & ( PF2_q_b[5] ) );


--JF1L925 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~6 at LABCELL_X37_Y6_N18
JF1L925 = ( JF1_W_alu_result[5] & ( (!JF1L770Q & (!JF1L387)) # (JF1L770Q & ((JF1_av_ld_byte0_data[5]))) ) ) # ( !JF1_W_alu_result[5] & ( (JF1L770Q & JF1_av_ld_byte0_data[5]) ) );


--JF1_av_ld_byte1_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X35_Y9_N55
--register power-up is low

JF1_av_ld_byte1_data[5] = DFFEAS(JF1L1007, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L933 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7 at LABCELL_X37_Y6_N3
JF1L933 = ( JF1L387 & ( JF1_av_ld_byte1_data[5] & ( JF1L770Q ) ) ) # ( !JF1L387 & ( JF1_av_ld_byte1_data[5] & ( (JF1L770Q) # (JF1_W_alu_result[13]) ) ) ) # ( !JF1L387 & ( !JF1_av_ld_byte1_data[5] & ( (JF1_W_alu_result[13] & !JF1L770Q) ) ) );


--JF1L613 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~5 at LABCELL_X42_Y6_N48
JF1L613 = ( PF2_q_b[14] & ( (!JF1L278 & (((PF2_q_b[6])))) # (JF1L278 & (((PF2_q_b[30])) # (JF1L280))) ) ) # ( !PF2_q_b[14] & ( (!JF1L278 & (((PF2_q_b[6])))) # (JF1L278 & (!JF1L280 & (PF2_q_b[30]))) ) );


--JF1L926 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~8 at LABCELL_X37_Y6_N42
JF1L926 = ( JF1L387 & ( JF1_W_alu_result[6] & ( (JF1L770Q & JF1_av_ld_byte0_data[6]) ) ) ) # ( !JF1L387 & ( JF1_W_alu_result[6] & ( (!JF1L770Q) # (JF1_av_ld_byte0_data[6]) ) ) ) # ( JF1L387 & ( !JF1_W_alu_result[6] & ( (JF1L770Q & JF1_av_ld_byte0_data[6]) ) ) ) # ( !JF1L387 & ( !JF1_W_alu_result[6] & ( (JF1L770Q & JF1_av_ld_byte0_data[6]) ) ) );


--JF1_av_ld_byte1_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X35_Y9_N4
--register power-up is low

JF1_av_ld_byte1_data[6] = DFFEAS(JF1L1011, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L934 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~9 at MLABCELL_X39_Y6_N21
JF1L934 = ( JF1_av_ld_byte1_data[6] & ( ((JF1_W_alu_result[14] & !JF1L387)) # (JF1L770Q) ) ) # ( !JF1_av_ld_byte1_data[6] & ( (JF1_W_alu_result[14] & (!JF1L387 & !JF1L770Q)) ) );


--JF1L614 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~6 at LABCELL_X43_Y6_N39
JF1L614 = ( PF2_q_b[7] & ( (!JF1L278) # ((!JF1L280 & (PF2_q_b[31])) # (JF1L280 & ((PF2_q_b[15])))) ) ) # ( !PF2_q_b[7] & ( (JF1L278 & ((!JF1L280 & (PF2_q_b[31])) # (JF1L280 & ((PF2_q_b[15]))))) ) );


--JF1L927 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~10 at MLABCELL_X39_Y7_N30
JF1L927 = ( JF1L387 & ( (JF1L770Q & JF1_av_ld_byte0_data[7]) ) ) # ( !JF1L387 & ( (!JF1L770Q & ((JF1_W_alu_result[7]))) # (JF1L770Q & (JF1_av_ld_byte0_data[7])) ) );


--JF1_av_ld_byte1_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X37_Y9_N55
--register power-up is low

JF1_av_ld_byte1_data[7] = DFFEAS(JF1L1015, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L935 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~11 at LABCELL_X37_Y6_N48
JF1L935 = (!JF1L770Q & (((JF1_W_alu_result[15] & !JF1L387)))) # (JF1L770Q & (JF1_av_ld_byte1_data[7]));


--JF1_W_control_rd_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X39_Y8_N1
--register power-up is low

JF1_W_control_rd_data[1] = DFFEAS(JF1L394, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L921 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~12 at MLABCELL_X34_Y8_N12
JF1L921 = ( JF1_R_ctrl_br_cmp & ( JF1_av_ld_byte0_data[1] & ( JF1L770Q ) ) ) # ( !JF1_R_ctrl_br_cmp & ( JF1_av_ld_byte0_data[1] & ( ((!JF1_R_ctrl_rd_ctl_reg & (JF1_W_alu_result[1])) # (JF1_R_ctrl_rd_ctl_reg & ((JF1_W_control_rd_data[1])))) # (JF1L770Q) ) ) ) # ( !JF1_R_ctrl_br_cmp & ( !JF1_av_ld_byte0_data[1] & ( (!JF1L770Q & ((!JF1_R_ctrl_rd_ctl_reg & (JF1_W_alu_result[1])) # (JF1_R_ctrl_rd_ctl_reg & ((JF1_W_control_rd_data[1]))))) ) ) );


--JF1L607 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~7 at LABCELL_X42_Y6_N24
JF1L607 = ( PF2_q_b[8] & ( (!JF1L278 & (((PF2_q_b[0])))) # (JF1L278 & (((PF2_q_b[24])) # (JF1L280))) ) ) # ( !PF2_q_b[8] & ( (!JF1L278 & (((PF2_q_b[0])))) # (JF1L278 & (!JF1L280 & ((PF2_q_b[24])))) ) );


--JF1_av_ld_byte1_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X35_Y9_N10
--register power-up is low

JF1_av_ld_byte1_data[0] = DFFEAS(JF1L989, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L928 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~13 at LABCELL_X35_Y6_N21
JF1L928 = ( JF1_av_ld_byte1_data[0] & ( ((!JF1L387 & JF1_W_alu_result[8])) # (JF1L770Q) ) ) # ( !JF1_av_ld_byte1_data[0] & ( (!JF1L770Q & (!JF1L387 & JF1_W_alu_result[8])) ) );


--JF1L608 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~8 at LABCELL_X42_Y6_N39
JF1L608 = ( PF2_q_b[9] & ( (!JF1L278 & (((PF2_q_b[1])))) # (JF1L278 & (((JF1L280)) # (PF2_q_b[25]))) ) ) # ( !PF2_q_b[9] & ( (!JF1L278 & (((PF2_q_b[1])))) # (JF1L278 & (PF2_q_b[25] & (!JF1L280))) ) );


--JF1_av_ld_byte1_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X36_Y8_N31
--register power-up is low

JF1_av_ld_byte1_data[1] = DFFEAS(JF1L990, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L988,  ,  ,  ,  );


--JF1L929 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~14 at LABCELL_X37_Y6_N9
JF1L929 = ( JF1L387 & ( (JF1L770Q & JF1_av_ld_byte1_data[1]) ) ) # ( !JF1L387 & ( (!JF1L770Q & (JF1_W_alu_result[9])) # (JF1L770Q & ((JF1_av_ld_byte1_data[1]))) ) );


--PD1_state is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X21_Y7_N8
--register power-up is low

PD1_state = AMPP_FUNCTION(A1L6, PD1L50, !Q1_clr_reg);


--PD1_user_saw_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X21_Y7_N14
--register power-up is low

PD1_user_saw_rvalid = AMPP_FUNCTION(A1L6, PD1L86, !Q1_clr_reg);


--PD1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X21_Y7_N18
PD1L73 = AMPP_FUNCTION(!PD1_state, !Q1_irf_reg[1][0], !PD1_td_shift[9], !A1L7, !PD1_count[1], !PD1_user_saw_rvalid);


--PD1_tck_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X23_Y9_N50
--register power-up is low

PD1_tck_t_dav = AMPP_FUNCTION(A1L6, PD1L59, !Q1_clr_reg);


--PD1_td_shift[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X22_Y7_N38
--register power-up is low

PD1_td_shift[1] = AMPP_FUNCTION(A1L6, PD1L77, !Q1_clr_reg, PD1L62);


--PD1_count[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X21_Y7_N35
--register power-up is low

PD1_count[9] = AMPP_FUNCTION(A1L6, PD1L18, !Q1_clr_reg, PD1L62);


--PD1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X25_Y7_N49
--register power-up is low

PD1_rvalid = AMPP_FUNCTION(VG1L41, PD1_rvalid0, !KC1_r_sync_rst, GND);


--PD1L74 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at MLABCELL_X21_Y7_N24
PD1L74 = AMPP_FUNCTION(!PD1_tck_t_dav, !PD1_td_shift[1], !PD1_count[9], !PD1_rvalid, !PD1_state, !PD1L73);


--PD1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X21_Y7_N51
PD1L62 = AMPP_FUNCTION(!K1_splitter_nodes_receive_0[3], !Q1_virtual_ir_scan_reg, !S1_state[4], !S1_state[3]);


--GG3_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X12_Y5_N40
--register power-up is low

GG3_din_s1 = DFFEAS( , GLOBAL(A1L6),  ,  ,  , UF1_monitor_ready,  ,  , VCC);


--BG1_MonDReg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X22_Y6_N31
--register power-up is low

BG1_MonDReg[0] = DFFEAS(BG1L107, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--EG1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X17_Y5_N3
EG1L58 = ( EG1_sr[2] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[0]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[0]))) # (CG1L3) ) ) # ( !EG1_sr[2] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[0]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[0])))) ) );


--EG1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~9 at LABCELL_X12_Y5_N45
EG1L22 = ( Q1_irf_reg[2][0] & ( ((!K1_splitter_nodes_receive_1[3]) # (!S1_state[4])) # (Q1_virtual_ir_scan_reg) ) );


--EG1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~10 at LABCELL_X12_Y5_N0
EG1L23 = ( S1_state[3] & ( (!Q1_virtual_ir_scan_reg & K1_splitter_nodes_receive_1[3]) ) ) # ( !S1_state[3] & ( (!Q1_virtual_ir_scan_reg & (K1_splitter_nodes_receive_1[3] & S1_state[4])) ) );


--CG1_virtual_state_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X8_Y5_N0
CG1_virtual_state_uir = ( S1_state[8] & ( Q1_virtual_ir_scan_reg & ( K1_splitter_nodes_receive_1[3] ) ) );


--GG2_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X13_Y5_N34
--register power-up is low

GG2_din_s1 = DFFEAS( , GLOBAL(A1L6),  ,  ,  , JF1_hbreak_enabled,  ,  , VCC);


--EC1L301Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1 at FF_X30_Y4_N14
--register power-up is low

EC1L301Q = DFFEAS(EC1L161, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L303Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1 at FF_X30_Y4_N11
--register power-up is low

EC1L303Q = DFFEAS(EC1L160, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L305Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1 at FF_X28_Y4_N26
--register power-up is low

EC1L305Q = DFFEAS(EC1L159, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L307Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1 at FF_X28_Y4_N47
--register power-up is low

EC1L307Q = DFFEAS(EC1L158, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L309Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1 at FF_X28_Y4_N2
--register power-up is low

EC1L309Q = DFFEAS(EC1L157, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L311Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1 at FF_X28_Y4_N11
--register power-up is low

EC1L311Q = DFFEAS(EC1L156, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L313Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1 at FF_X30_Y4_N2
--register power-up is low

EC1L313Q = DFFEAS(EC1L155, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L315Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1 at FF_X30_Y4_N23
--register power-up is low

EC1L315Q = DFFEAS(EC1L154, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L317Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1 at FF_X28_Y4_N38
--register power-up is low

EC1L317Q = DFFEAS(EC1L153, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L319Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1 at FF_X28_Y4_N41
--register power-up is low

EC1L319Q = DFFEAS(EC1L152, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L321Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1 at FF_X30_Y4_N50
--register power-up is low

EC1L321Q = DFFEAS(EC1L151, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L323Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1 at FF_X25_Y4_N17
--register power-up is low

EC1L323Q = DFFEAS(EC1L150, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L325Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 at FF_X30_Y4_N53
--register power-up is low

EC1L325Q = DFFEAS(EC1L149, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L327Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 at FF_X30_Y4_N32
--register power-up is low

EC1L327Q = DFFEAS(EC1L148, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L329Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 at FF_X25_Y4_N53
--register power-up is low

EC1L329Q = DFFEAS(EC1L147, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L331Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 at FF_X30_Y4_N35
--register power-up is low

EC1L331Q = DFFEAS(EC1L146, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ED1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1 at MLABCELL_X34_Y15_N3
ED1L34 = ( ED1_shiftreg_data[26] & ( ((!ED1_s_serial_protocol.STATE_0_IDLE) # (ED1_s_serial_protocol.STATE_4_TRANSFER)) # (ED1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) # ( !ED1_shiftreg_data[26] & ( (!ED1_s_serial_protocol.STATE_0_IDLE) # (ED1_s_serial_protocol.STATE_2_RESTART_BIT) ) );


--ED1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 at MLABCELL_X34_Y16_N39
ED1L35 = ( ED1_s_serial_protocol.STATE_4_TRANSFER & ( !ED1_shiftreg_mask[26] ) ) # ( !ED1_s_serial_protocol.STATE_4_TRANSFER );


--HC1_data_out is nios_system:NiosII|nios_system_pin:pin|data_out at FF_X27_Y8_N1
--register power-up is low

HC1_data_out = DFFEAS(HC1L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~1 at LABCELL_X24_Y2_N36
EC1L109 = (!EC1_m_state.010000000 & ((EC1L266Q) # (EC1_m_state.000000001)));


--EC1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~2 at LABCELL_X29_Y2_N9
EC1L110 = ( EC1L109 & ( EC1L108 & ( (!EC1_refresh_request & ((!EC1_m_state.100000000) # (!EC1L340))) ) ) ) # ( EC1L109 & ( !EC1L108 & ( (!EC1_m_state.100000000 & ((!EC1_refresh_request) # ((EC1_m_state.000000001)))) # (EC1_m_state.100000000 & (!EC1_refresh_request & (!EC1L340))) ) ) );


--EC1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~0 at MLABCELL_X28_Y2_N45
EC1L107 = ( EC1_active_rnw & ( (EC1L110 & ((EC1_m_state.000000010) # (EC1_m_next.000001000))) ) ) # ( !EC1_active_rnw & ( (EC1_m_next.000001000 & (!EC1_m_state.000000010 & EC1L110)) ) );


--EC1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~1 at LABCELL_X24_Y2_N30
EC1L116 = ( EC1_m_state.000000001 & ( (EC1_m_state.000001000) # (EC1_m_state.001000000) ) ) # ( !EC1_m_state.000000001 & ( ((!EC1L266Q) # (EC1_m_state.000001000)) # (EC1_m_state.001000000) ) );


--EC1_m_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0] at FF_X25_Y2_N7
--register power-up is low

EC1_m_count[0] = DFFEAS(EC1L127, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~2 at MLABCELL_X25_Y2_N36
EC1L117 = ( !EC1_m_state.010000000 & ( (!EC1_m_count[0]) # ((!EC1_m_count[1]) # ((!EC1_m_state.000100000 & !EC1L344Q))) ) );


--EC1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~3 at MLABCELL_X25_Y2_N24
EC1L118 = ( EC1L119 & ( (!EC1L117) # (((EC1L115 & EC1_m_state.000001000)) # (EC1_m_count[1])) ) ) # ( !EC1L119 & ( (!EC1L117) # ((EC1L115 & EC1_m_state.000001000)) ) );


--EC1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~3 at MLABCELL_X28_Y2_N36
EC1L111 = ( EC1_active_rnw & ( (EC1_m_next.000010000 & (EC1L110 & !EC1_m_state.000000010)) ) ) # ( !EC1_active_rnw & ( (EC1L110 & ((EC1_m_state.000000010) # (EC1_m_next.000010000))) ) );


--HF1L164 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address~0 at LABCELL_X29_Y2_N18
HF1L164 = ( HF1L1 & ( HF1_wr_address ) ) # ( !HF1L1 & ( !HF1_wr_address $ (((!HF1L3 & YD9L9))) ) );


--JE4L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0 at LABCELL_X27_Y3_N51
JE4L34 = ( YD9L4 & ( !JE4_address_reg[1] ) ) # ( !YD9L4 & ( JE4_address_reg[1] ) );


--EC1_i_next.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111 at FF_X23_Y2_N5
--register power-up is low

EC1_i_next.111 = DFFEAS(EC1L77, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_i_count[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2] at FF_X23_Y2_N59
--register power-up is low

EC1_i_count[2] = DFFEAS(EC1L73, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_i_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1] at FF_X23_Y2_N44
--register power-up is low

EC1_i_count[1] = DFFEAS(EC1L243, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector12~0 at LABCELL_X23_Y2_N30
EC1L71 = ( !EC1L245Q & ( (EC1_i_state.011 & (!EC1_i_count[1] & EC1_i_next.111)) ) );


--KC1_altera_reset_synchronizer_int_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X34_Y2_N35
--register power-up is low

KC1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , KC1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--KC1_altera_reset_synchronizer_int_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X22_Y4_N25
--register power-up is low

KC1_altera_reset_synchronizer_int_chain[2] = DFFEAS(KC1L9, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--KC1_r_sync_rst_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X34_Y2_N50
--register power-up is low

KC1_r_sync_rst_chain[2] = DFFEAS(KC1L22, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--KC1L21 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X34_Y2_N15
KC1L21 = ( KC1_r_sync_rst_chain[2] & ( KC1_altera_reset_synchronizer_int_chain[2] ) );


--EC1_i_next.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101 at FF_X23_Y2_N2
--register power-up is low

EC1_i_next.101 = DFFEAS(EC1L75, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L260 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~0 at LABCELL_X23_Y2_N24
EC1L260 = ( EC1L245Q & ( EC1_i_state.101 ) ) # ( !EC1L245Q & ( ((EC1_i_state.011 & (!EC1_i_count[1] & EC1_i_next.101))) # (EC1_i_state.101) ) );


--EC1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~0 at MLABCELL_X25_Y2_N0
EC1L104 = ( !EC1_m_state.001000000 & ( (!EC1_m_state.000100000 & (!EC1L344Q & ((EC1_refresh_request) # (EC1_m_state.000000001)))) ) );


--EC1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~1 at LABCELL_X24_Y2_N54
EC1L105 = ( EC1L104 & ( EC1L115 & ( (EC1L109 & (EC1L166 & ((!EC1_m_state.100000000) # (EC1_m_next.000000001)))) ) ) ) # ( !EC1L104 & ( EC1L115 & ( (EC1L109 & (EC1_m_next.000000001 & EC1L166)) ) ) ) # ( EC1L104 & ( !EC1L115 & ( (EC1L109 & (((EC1L166 & !EC1_m_state.100000000)) # (EC1_m_next.000000001))) ) ) ) # ( !EC1L104 & ( !EC1L115 & ( (EC1L109 & EC1_m_next.000000001) ) ) );


--EC1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~2 at LABCELL_X29_Y2_N48
EC1L106 = ( EC1L340 & ( (!EC1_m_state.100000000 & EC1L105) ) ) # ( !EC1L340 & ( (EC1L105 & ((!EC1_m_state.100000000) # (!EC1_refresh_request))) ) );


--EC1L83 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector23~0 at LABCELL_X24_Y2_N39
EC1L83 = (!EC1_m_state.000000001 & (((!EC1L266Q & EC1_ack_refresh_request)))) # (EC1_m_state.000000001 & (((EC1_ack_refresh_request)) # (EC1_m_state.010000000)));


--EC1L402 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~0 at LABCELL_X24_Y10_N45
EC1L402 = ( EC1L10 & ( !EC1L55 ) );


--EC1L403 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~1 at LABCELL_X24_Y10_N39
EC1L403 = ( EC1L14 & ( EC1L55 ) ) # ( !EC1L14 );


--EC1L404 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~2 at LABCELL_X24_Y10_N33
EC1L404 = ( !EC1L55 & ( EC1L18 ) );


--EC1L405 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~3 at LABCELL_X24_Y10_N15
EC1L405 = ( EC1L22 & ( !EC1L55 ) );


--EC1L406 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~4 at LABCELL_X24_Y10_N12
EC1L406 = (!EC1L26) # (EC1L55);


--EC1L407 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~5 at LABCELL_X24_Y10_N21
EC1L407 = ( EC1L34 & ( !EC1L55 ) );


--EC1L408 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~6 at LABCELL_X24_Y10_N0
EC1L408 = ( EC1L38 & ( !EC1L55 ) );


--EC1L409 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~7 at LABCELL_X24_Y10_N57
EC1L409 = ( EC1L42 & ( !EC1L55 ) );


--EC1L410 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~8 at LABCELL_X24_Y10_N24
EC1L410 = ( EC1L46 & ( EC1L55 ) ) # ( !EC1L46 );


--EC1_i_next.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000 at FF_X22_Y2_N1
--register power-up is low

EC1_i_next.000 = DFFEAS(EC1L247, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L67 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector7~0 at LABCELL_X23_Y2_N36
EC1L67 = ( EC1_i_state.000 & ( EC1_i_next.000 ) ) # ( !EC1_i_state.000 & ( EC1_i_next.000 & ( EC1L55 ) ) ) # ( EC1_i_state.000 & ( !EC1_i_next.000 & ( ((!EC1_i_state.011) # (EC1_i_count[1])) # (EC1_i_count[2]) ) ) ) # ( !EC1_i_state.000 & ( !EC1_i_next.000 & ( (EC1L55 & (((!EC1_i_state.011) # (EC1_i_count[1])) # (EC1_i_count[2]))) ) ) );


--EC1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector8~0 at LABCELL_X23_Y2_N6
EC1L68 = ( EC1L55 & ( !EC1_i_state.000 ) );


--EC1L70 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector10~0 at LABCELL_X23_Y2_N48
EC1L70 = ( EC1_i_state.011 & ( EC1_i_count[1] ) ) # ( !EC1_i_state.011 & ( EC1_i_count[1] & ( ((EC1_i_state.001) # (EC1_i_state.111)) # (EC1_i_state.010) ) ) ) # ( EC1_i_state.011 & ( !EC1_i_count[1] & ( (((EC1_i_state.001) # (EC1_i_state.111)) # (EC1_i_state.010)) # (EC1L245Q) ) ) ) # ( !EC1_i_state.011 & ( !EC1_i_count[1] & ( ((EC1_i_state.001) # (EC1_i_state.111)) # (EC1_i_state.010) ) ) );


--EC1_i_next.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010 at FF_X23_Y2_N10
--register power-up is low

EC1_i_next.010 = DFFEAS(EC1L74, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L69 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector9~0 at LABCELL_X23_Y2_N54
EC1L69 = ( !EC1_i_count[1] & ( (!EC1_i_count[2] & (EC1_i_state.011 & EC1_i_next.010)) ) );


--WC3_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X28_Y13_N49
--register power-up is low

WC3_full_dff = DFFEAS(WC3L8, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--RC1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0 at MLABCELL_X28_Y13_N33
RC1L68 = ( !WC3_full_dff & ( !JF1_W_alu_result[2] & ( JF1_W_alu_result[3] ) ) );


--RC1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1 at MLABCELL_X28_Y11_N3
RC1L69 = ( RC1L68 & ( (ME1L12 & (JF1_W_alu_result[4] & (!ZD1_mem_used[1] & YD11L1))) ) );


--WC3_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X36_Y14_N28
--register power-up is low

WC3_low_addressa[0] = DFFEAS(WC3L11, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X36_Y14_N20
--register power-up is low

WC3_rd_ptr_lsb = DFFEAS(WC3L32, GLOBAL(VG1L41),  ,  , WC3L33,  ,  ,  ,  );


--WC3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X36_Y14_N24
WC3L24 = ( WC3_low_addressa[0] & ( (!RC1_read_left_channel) # (!WC3_rd_ptr_lsb) ) ) # ( !WC3_low_addressa[0] & ( (RC1_read_left_channel & !WC3_rd_ptr_lsb) ) );


--WC3_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X36_Y14_N49
--register power-up is low

WC3_low_addressa[1] = DFFEAS(WC3L13, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X36_Y14_N57
WC3L25 = ( ZC3_counter_reg_bit[0] & ( (WC3_low_addressa[1]) # (RC1_read_left_channel) ) ) # ( !ZC3_counter_reg_bit[0] & ( (!RC1_read_left_channel & WC3_low_addressa[1]) ) );


--WC3_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X36_Y14_N5
--register power-up is low

WC3_low_addressa[2] = DFFEAS(WC3L15, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X36_Y14_N0
WC3L26 = ( ZC3_counter_reg_bit[1] & ( (RC1_read_left_channel) # (WC3_low_addressa[2]) ) ) # ( !ZC3_counter_reg_bit[1] & ( (WC3_low_addressa[2] & !RC1_read_left_channel) ) );


--WC3_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X37_Y14_N26
--register power-up is low

WC3_low_addressa[3] = DFFEAS(WC3L17, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X37_Y14_N27
WC3L27 = ( WC3_low_addressa[3] & ( (!RC1_read_left_channel) # (ZC3_counter_reg_bit[2]) ) ) # ( !WC3_low_addressa[3] & ( (ZC3_counter_reg_bit[2] & RC1_read_left_channel) ) );


--WC3_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X36_Y14_N14
--register power-up is low

WC3_low_addressa[4] = DFFEAS(WC3L19, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X36_Y14_N9
WC3L28 = ( WC3_low_addressa[4] & ( (!RC1_read_left_channel) # (ZC3_counter_reg_bit[3]) ) ) # ( !WC3_low_addressa[4] & ( (RC1_read_left_channel & ZC3_counter_reg_bit[3]) ) );


--WC3_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X36_Y14_N17
--register power-up is low

WC3_low_addressa[5] = DFFEAS(WC3L21, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X36_Y14_N54
WC3L29 = ( WC3_low_addressa[5] & ( (!RC1_read_left_channel) # (ZC3_counter_reg_bit[4]) ) ) # ( !WC3_low_addressa[5] & ( (RC1_read_left_channel & ZC3_counter_reg_bit[4]) ) );


--WC3_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X36_Y14_N53
--register power-up is low

WC3_low_addressa[6] = DFFEAS(WC3L23, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X36_Y14_N6
WC3L30 = ( WC3_low_addressa[6] & ( (!RC1_read_left_channel) # (ZC3_counter_reg_bit[5]) ) ) # ( !WC3_low_addressa[6] & ( (RC1_read_left_channel & ZC3_counter_reg_bit[5]) ) );


--WC3_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X37_Y13_N8
--register power-up is low

WC3_usedw_is_1_dff = DFFEAS(WC3L41, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X37_Y13_N5
--register power-up is low

WC3_usedw_is_0_dff = DFFEAS(WC3L40, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X37_Y13_N26
--register power-up is low

WC3_usedw_is_2_dff = DFFEAS(WC3L44, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC3L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X37_Y13_N0
WC3L3 = ( WC3_usedw_is_1_dff & ( (!RC1_read_left_channel & (WC3_usedw_is_0_dff & YB1L13)) ) ) # ( !WC3_usedw_is_1_dff & ( (YB1L13 & (((!RC1L69 & RC1_read_left_channel)) # (WC3_usedw_is_0_dff))) ) );


--WC4_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X39_Y11_N16
--register power-up is low

WC4_full_dff = DFFEAS(WC4L8, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--RC1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2 at MLABCELL_X28_Y11_N36
RC1L70 = ( !WC4_full_dff & ( (JF1_W_alu_result[3] & JF1_W_alu_result[2]) ) );


--RC1L71 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~3 at MLABCELL_X28_Y11_N0
RC1L71 = ( !ZD1_mem_used[1] & ( (ME1L12 & (JF1_W_alu_result[4] & (RC1L70 & YD11L1))) ) );


--WC4_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X37_Y13_N44
--register power-up is low

WC4_usedw_is_1_dff = DFFEAS(WC4L41, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X37_Y13_N38
--register power-up is low

WC4_usedw_is_0_dff = DFFEAS(WC4L40, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X37_Y13_N19
--register power-up is low

WC4_usedw_is_2_dff = DFFEAS(WC4L44, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X37_Y13_N33
WC4L3 = ( RC1L123 & ( (!WC4_usedw_is_1_dff & (YB1L13 & ((!RC1L71) # (WC4_usedw_is_0_dff)))) ) ) # ( !RC1L123 & ( (YB1L13 & WC4_usedw_is_0_dff) ) );


--YB1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync~0 at LABCELL_X37_Y13_N48
YB1L18 = ( PC3_last_test_clk & ( (!PC3_cur_test_clk) # (YB1_done_dac_channel_sync) ) ) # ( !PC3_last_test_clk & ( YB1_done_dac_channel_sync ) );


--WC4_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X40_Y14_N47
--register power-up is low

WC4_low_addressa[0] = DFFEAS(WC4L11, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X40_Y14_N25
--register power-up is low

WC4_rd_ptr_lsb = DFFEAS(WC4L32, GLOBAL(VG1L41),  ,  , WC4L33,  ,  ,  ,  );


--WC4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X40_Y14_N42
WC4L24 = ( WC4_rd_ptr_lsb & ( (WC4_low_addressa[0] & !RC1L123) ) ) # ( !WC4_rd_ptr_lsb & ( (RC1L123) # (WC4_low_addressa[0]) ) );


--WC4_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X42_Y14_N2
--register power-up is low

WC4_low_addressa[1] = DFFEAS(WC4L13, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X42_Y14_N9
WC4L25 = ( ZC4_counter_reg_bit[0] & ( (WC4_low_addressa[1]) # (RC1L123) ) ) # ( !ZC4_counter_reg_bit[0] & ( (!RC1L123 & WC4_low_addressa[1]) ) );


--WC4_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X42_Y14_N28
--register power-up is low

WC4_low_addressa[2] = DFFEAS(WC4L15, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X42_Y14_N21
WC4L26 = ( ZC4_counter_reg_bit[1] & ( (WC4_low_addressa[2]) # (RC1L123) ) ) # ( !ZC4_counter_reg_bit[1] & ( (!RC1L123 & WC4_low_addressa[2]) ) );


--WC4_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X42_Y14_N5
--register power-up is low

WC4_low_addressa[3] = DFFEAS(WC4L17, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X42_Y14_N51
WC4L27 = ( RC1L123 & ( ZC4_counter_reg_bit[2] ) ) # ( !RC1L123 & ( WC4_low_addressa[3] ) );


--WC4_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X42_Y14_N17
--register power-up is low

WC4_low_addressa[4] = DFFEAS(WC4L19, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X42_Y14_N18
WC4L28 = ( ZC4_counter_reg_bit[3] & ( (WC4_low_addressa[4]) # (RC1L123) ) ) # ( !ZC4_counter_reg_bit[3] & ( (!RC1L123 & WC4_low_addressa[4]) ) );


--WC4_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X42_Y14_N26
--register power-up is low

WC4_low_addressa[5] = DFFEAS(WC4L21, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X42_Y14_N6
WC4L29 = ( ZC4_counter_reg_bit[4] & ( (WC4_low_addressa[5]) # (RC1L123) ) ) # ( !ZC4_counter_reg_bit[4] & ( (!RC1L123 & WC4_low_addressa[5]) ) );


--WC4_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X42_Y14_N50
--register power-up is low

WC4_low_addressa[6] = DFFEAS(WC4L23, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC4L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X42_Y14_N12
WC4L30 = ( RC1L123 & ( ZC4_counter_reg_bit[5] ) ) # ( !RC1L123 & ( WC4_low_addressa[6] ) );


--RC1L121 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read~0 at LABCELL_X37_Y13_N54
RC1L121 = ( RC1_left_channel_was_read & ( RC1_read_left_channel & ( YB1L13 ) ) ) # ( !RC1_left_channel_was_read & ( RC1_read_left_channel & ( YB1L13 ) ) ) # ( RC1_left_channel_was_read & ( !RC1_read_left_channel & ( (YB1L13 & !RC1L123) ) ) );


--RC1L93 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~4 at MLABCELL_X39_Y14_N27
RC1L93 = ( YC4_q_b[14] & ( (!RC1_read_left_channel & (((RC1_data_out_shift_reg[13])) # (RC1L123))) # (RC1_read_left_channel & (((YC3_q_b[14])))) ) ) # ( !YC4_q_b[14] & ( (!RC1_read_left_channel & (!RC1L123 & ((RC1_data_out_shift_reg[13])))) # (RC1_read_left_channel & (((YC3_q_b[14])))) ) );


--ZD2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X30_Y9_N12
ZD2L3 = (ZD2_mem_used[0] & ((!AE2_read_latency_shift_reg[0]) # (ZD2_mem_used[1])));


--ZD2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X30_Y9_N57
ZD2L4 = ( ZD2L3 ) # ( !ZD2L3 & ( (!ZB1L125 & (ZB1L124 & (AE1L4 & !ZB1L126))) ) );


--ED1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~0 at MLABCELL_X34_Y15_N45
ED1L2 = ( !ED1L9 & ( ED1_s_serial_protocol.STATE_4_TRANSFER ) );


--ED1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector3~0 at MLABCELL_X34_Y15_N39
ED1L5 = ( ED1_shiftreg_data[26] & ( (!HD1_middle_of_low_level & (((ED1L2)))) # (HD1_middle_of_low_level & (((!ED1_shiftreg_mask[26] & ED1L2)) # (ED1_s_serial_protocol.STATE_3_START_BIT))) ) ) # ( !ED1_shiftreg_data[26] & ( ((HD1_middle_of_low_level & ED1_s_serial_protocol.STATE_3_START_BIT)) # (ED1L2) ) );


--HD1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level~0 at LABCELL_X31_Y15_N36
HD1L63 = ( !HD1_clk_counter[11] & ( HD1L60 ) );


--ED1_s_serial_protocol.STATE_1_INITIALIZE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE at FF_X33_Y15_N47
--register power-up is low

ED1_s_serial_protocol.STATE_1_INITIALIZE = DFFEAS(ED1L32, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ED1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always4~0 at LABCELL_X33_Y15_N39
ED1L10 = ( ED1L27Q & ( HD1_middle_of_high_level ) );


--ED1L17 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~0 at MLABCELL_X34_Y13_N51
ED1L17 = ( ED1_counter[0] & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & ED1L10) ) ) # ( !ED1_counter[0] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE ) );


--ED1L118 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]~0 at MLABCELL_X34_Y15_N42
ED1L118 = ( HD1_middle_of_low_level & ( (!ED1_s_serial_protocol.STATE_4_TRANSFER & (!ED1_s_serial_protocol.STATE_1_INITIALIZE & !ED1L10)) ) ) # ( !HD1_middle_of_low_level & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & !ED1L10) ) );


--ED1L119 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]~1 at MLABCELL_X34_Y14_N39
ED1L119 = ( KC1_r_sync_rst & ( ED1L118 ) ) # ( !KC1_r_sync_rst & ( ED1L118 & ( (ZB1L124 & (ZB1L74 & YD11L1)) ) ) ) # ( KC1_r_sync_rst & ( !ED1L118 ) ) # ( !KC1_r_sync_rst & ( !ED1L118 ) );


--ED1L71 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~0 at LABCELL_X33_Y15_N18
ED1L71 = ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( HD1_middle_of_high_level & ( !ED1L27Q ) ) ) # ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( !HD1_middle_of_high_level ) );


--ED1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~1 at MLABCELL_X34_Y15_N54
ED1L18 = (ED1L71 & (!ED1_counter[0] $ (!ED1_counter[1])));


--ED1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~2 at MLABCELL_X34_Y15_N57
ED1L19 = (ED1L71 & (!ED1_counter[2] $ (((!ED1_counter[0]) # (!ED1_counter[1])))));


--ED1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Add0~0 at MLABCELL_X34_Y15_N30
ED1L1 = ( ED1_counter[0] & ( (ED1_counter[1] & ED1_counter[2]) ) );


--ED1L20 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~3 at MLABCELL_X34_Y15_N0
ED1L20 = ( ED1L1 & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & ((!ED1_counter[3]) # (ED1L10))) ) ) # ( !ED1L1 & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & ((ED1_counter[3]) # (ED1L10))) ) );


--ED1L21 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~4 at MLABCELL_X34_Y15_N33
ED1L21 = ( ED1L71 & ( !ED1_counter[4] $ (((!ED1_counter[3]) # (!ED1L1))) ) );


--ZB1L116 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~14 at LABCELL_X33_Y12_N18
ZB1L116 = ( ZB1_control_reg[16] & ( !ZB1L127 & ( (ZB1L115 & (YD2_m0_read & !ZB1_internal_reset)) ) ) ) # ( !ZB1_control_reg[16] & ( !ZB1L127 & ( (ZB1L115 & (YD2_m0_read & (!ZB1_internal_reset & ZB1_control_reg[17]))) ) ) );


--CD1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address~0 at LABCELL_X33_Y13_N33
CD1L41 = ( !ZB1_internal_reset & ( !CD1_rom_address[0] ) );


--CD1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]~1 at MLABCELL_X34_Y14_N30
CD1L34 = ( KC1_r_sync_rst & ( ED1_transfer_complete ) ) # ( !KC1_r_sync_rst & ( ED1_transfer_complete & ( ((ZB1L74 & (ZB1L124 & YD11L1))) # (CD1_transfer_data) ) ) ) # ( KC1_r_sync_rst & ( !ED1_transfer_complete ) ) # ( !KC1_r_sync_rst & ( !ED1_transfer_complete & ( (ZB1L74 & (ZB1L124 & YD11L1)) ) ) );


--CD1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~0 at LABCELL_X33_Y13_N54
CD1L1 = ( CD1_rom_address[4] & ( CD1_rom_address[2] & ( (!CD1_rom_address[0]) # ((!CD1_rom_address[1]) # (!CD1_rom_address[3])) ) ) ) # ( !CD1_rom_address[4] & ( CD1_rom_address[2] & ( (CD1_rom_address[0] & (CD1_rom_address[1] & CD1_rom_address[3])) ) ) ) # ( CD1_rom_address[4] & ( !CD1_rom_address[2] ) );


--CD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~1 at LABCELL_X33_Y13_N0
CD1L2 = ( CD1_rom_address[5] & ( CD1_rom_address[2] & ( (!CD1_rom_address[1]) # ((!CD1_rom_address[3]) # ((!CD1_rom_address[0]) # (!CD1_rom_address[4]))) ) ) ) # ( !CD1_rom_address[5] & ( CD1_rom_address[2] & ( (CD1_rom_address[1] & (CD1_rom_address[3] & (CD1_rom_address[0] & CD1_rom_address[4]))) ) ) ) # ( CD1_rom_address[5] & ( !CD1_rom_address[2] ) );


--CD1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~2 at LABCELL_X33_Y13_N30
CD1L3 = ( CD1_rom_address[2] & ( !CD1_rom_address[3] $ (((!CD1_rom_address[0]) # (!CD1_rom_address[1]))) ) ) # ( !CD1_rom_address[2] & ( CD1_rom_address[3] ) );


--CD1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~3 at LABCELL_X33_Y13_N27
CD1L4 = !CD1_rom_address[0] $ (!CD1_rom_address[1]);


--CD1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~4 at LABCELL_X33_Y13_N24
CD1L5 = !CD1_rom_address[2] $ (((!CD1_rom_address[0]) # (!CD1_rom_address[1])));


--JF1_D_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X36_Y7_N4
--register power-up is low

JF1_D_valid = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1L752,  ,  , VCC);


--ZD9_mem_used[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5] at FF_X31_Y3_N8
--register power-up is low

ZD9_mem_used[5] = DFFEAS(ZD9L90, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L80,  ,  ,  ,  );


--ZD9L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~3 at LABCELL_X31_Y3_N33
ZD9L88 = ( ME1L25 & ( ((AE1L4 & (ZD9_mem_used[5] & YD9L4))) # (ZD9_mem_used[7]) ) ) # ( !ME1L25 & ( ZD9_mem_used[7] ) );


--ZD9L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4 at LABCELL_X31_Y3_N48
ZD9L80 = ( YD9L2 & ( ME1L21 ) ) # ( YD9L2 & ( !ME1L21 & ( (!YD9L4) # (((!AE1L4) # (ME1L20)) # (ME1L3)) ) ) ) # ( !YD9L2 & ( !ME1L21 & ( (YD9L4 & (!ME1L3 & (!ME1L20 & AE1L4))) ) ) );


--ZB1_s_serial_transfer.STATE_3_POST_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE at FF_X33_Y14_N44
--register power-up is low

ZB1_s_serial_transfer.STATE_3_POST_WRITE = DFFEAS(ZB1L119, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ZB1L117 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~15 at LABCELL_X33_Y14_N33
ZB1L117 = ( YB1L7 & ( PD1_rst1 & ( (KE1L1 & (!ED1_transfer_complete & CD1_auto_init_complete)) ) ) );


--ZB1L118 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~16 at LABCELL_X33_Y14_N6
ZB1L118 = ( ZB1_s_serial_transfer.STATE_0_IDLE & ( !ZB1_s_serial_transfer.STATE_3_POST_WRITE & ( (!ZB1_internal_reset & !ZB1_s_serial_transfer.STATE_6_POST_READ) ) ) ) # ( !ZB1_s_serial_transfer.STATE_0_IDLE & ( !ZB1_s_serial_transfer.STATE_3_POST_WRITE & ( (ZB1L117 & (ZB1L124 & (!ZB1_internal_reset & !ZB1_s_serial_transfer.STATE_6_POST_READ))) ) ) );


--ZB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector2~0 at LABCELL_X33_Y14_N48
ZB1L5 = ( ED1_transfer_complete & ( ZB1_s_serial_transfer.STATE_4_PRE_READ ) ) # ( !ED1_transfer_complete & ( (ZB1_s_serial_transfer.STATE_5_READ_TRANSFER) # (ZB1_s_serial_transfer.STATE_4_PRE_READ) ) );


--ZB1L44 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~0 at LABCELL_X33_Y12_N45
ZB1L44 = (!ZB1_internal_reset & JF1_d_writedata[16]);


--ZB1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]~1 at MLABCELL_X34_Y12_N18
ZB1L41 = ( YB1L6 & ( JF1_d_byteenable[2] ) );


--ZB1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]~2 at LABCELL_X33_Y12_N24
ZB1L42 = ( ZB1L126 & ( YD11L1 & ( ZB1_internal_reset ) ) ) # ( !ZB1L126 & ( YD11L1 & ( ((ZB1L41 & (ZB1L124 & !ZB1L125))) # (ZB1_internal_reset) ) ) ) # ( ZB1L126 & ( !YD11L1 & ( ZB1_internal_reset ) ) ) # ( !ZB1L126 & ( !YD11L1 & ( ZB1_internal_reset ) ) );


--ZB1L45 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~3 at LABCELL_X33_Y12_N42
ZB1L45 = ( JF1L1117Q & ( !ZB1_internal_reset ) );


--ZD3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X30_Y9_N30
ZD3L3 = ( ZD3_mem_used[1] & ( ((AE1L4 & DE1L9)) # (ZD3_mem_used[0]) ) ) # ( !ZD3_mem_used[1] & ( (!AE3_read_latency_shift_reg[0] & (((AE1L4 & DE1L9)) # (ZD3_mem_used[0]))) # (AE3_read_latency_shift_reg[0] & (AE1L4 & (DE1L9))) ) );


--ZD5L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X29_Y6_N0
ZD5L3 = ( ZD5_mem_used[0] & ( ZD5_mem_used[1] ) ) # ( ZD5_mem_used[0] & ( !ZD5_mem_used[1] & ( (!AE5_read_latency_shift_reg[0]) # ((AE5L5 & (DE1L19 & !AE5_wait_latency_counter[1]))) ) ) ) # ( !ZD5_mem_used[0] & ( !ZD5_mem_used[1] & ( (AE5L5 & (DE1L19 & !AE5_wait_latency_counter[1])) ) ) );


--ZD12L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X27_Y8_N27
ZD12L3 = ( ZD12_mem_used[0] & ( ZD12_mem_used[1] ) ) # ( !ZD12_mem_used[0] & ( ZD12_mem_used[1] & ( (AE1L4 & AE11L5) ) ) ) # ( ZD12_mem_used[0] & ( !ZD12_mem_used[1] & ( (!AE11_read_latency_shift_reg[0]) # ((AE1L4 & AE11L5)) ) ) ) # ( !ZD12_mem_used[0] & ( !ZD12_mem_used[1] & ( (AE1L4 & AE11L5) ) ) );


--LE1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3 at LABCELL_X31_Y7_N18
LE1L4 = ( AE2L3 & ( LE1L1 & ( LE1L3 ) ) ) # ( !AE2L3 & ( LE1L1 & ( (LE1L3 & (((!DE1L4) # (DE1L2)) # (DE1L5))) ) ) ) # ( AE2L3 & ( !LE1L1 & ( LE1L3 ) ) ) # ( !AE2L3 & ( !LE1L1 & ( LE1L3 ) ) );


--JF1L281 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X37_Y7_N24
JF1L281 = (JF1_D_iw[4] & (JF1_D_iw[0] & (!JF1_D_iw[3] & JF1_D_iw[2])));


--JF1_av_ld_aligning_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X34_Y8_N8
--register power-up is low

JF1_av_ld_aligning_data = DFFEAS(JF1L968, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_av_ld_align_cycle[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X34_Y8_N5
--register power-up is low

JF1_av_ld_align_cycle[1] = DFFEAS(JF1L964, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_av_ld_align_cycle[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X34_Y8_N32
--register power-up is low

JF1_av_ld_align_cycle[0] = DFFEAS(JF1L963, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L966 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at MLABCELL_X34_Y8_N0
JF1L966 = ( JF1_av_ld_aligning_data & ( (!JF1_av_ld_align_cycle[1]) # (!JF1_av_ld_align_cycle[0] $ (((!JF1_D_iw[4] & JF1L279)))) ) );


--JF1L967 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X40_Y9_N48
JF1L967 = ( !JF1_av_ld_aligning_data & ( JF1_D_iw[3] ) ) # ( !JF1_av_ld_aligning_data & ( !JF1_D_iw[3] & ( (!JF1_D_iw[4]) # ((!JF1_D_iw[2]) # (!JF1_D_iw[0])) ) ) );


--JF1L968 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2 at MLABCELL_X34_Y8_N6
JF1L968 = ( TE1L3 & ( JF1L967 & ( ((JF1_d_read & ((JE1L36) # (JE2L35)))) # (JF1L966) ) ) ) # ( !TE1L3 & ( JF1L967 & ( (JF1L966) # (JF1_d_read) ) ) ) # ( TE1L3 & ( !JF1L967 & ( JF1L966 ) ) ) # ( !TE1L3 & ( !JF1L967 & ( JF1L966 ) ) );


--JF1_av_ld_waiting_for_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X35_Y7_N38
--register power-up is low

JF1_av_ld_waiting_for_data = DFFEAS(JF1L1075, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L616 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X37_Y7_N36
JF1L616 = ( JF1_R_ctrl_ld & ( JF1L281 & ( ((JF1_E_valid_from_R & JF1L1075)) # (JF1_E_new_inst) ) ) ) # ( JF1_R_ctrl_ld & ( !JF1L281 & ( ((JF1_E_valid_from_R & ((JF1L1075) # (JF1L968)))) # (JF1_E_new_inst) ) ) );


--JF1L617 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X43_Y3_N12
JF1L617 = ( !JF1_E_shift_rot_cnt[3] & ( (!JF1_E_shift_rot_cnt[0] & (!JF1_E_shift_rot_cnt[1] & !JF1_E_shift_rot_cnt[2])) ) );


--JF1L618 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X37_Y7_N3
JF1L618 = ( JF1_E_shift_rot_cnt[4] & ( JF1L617 & ( (JF1_E_valid_from_R & JF1_R_ctrl_shift_rot) ) ) ) # ( !JF1_E_shift_rot_cnt[4] & ( JF1L617 & ( (JF1_E_new_inst & (JF1_E_valid_from_R & JF1_R_ctrl_shift_rot)) ) ) ) # ( JF1_E_shift_rot_cnt[4] & ( !JF1L617 & ( (JF1_E_valid_from_R & JF1_R_ctrl_shift_rot) ) ) ) # ( !JF1_E_shift_rot_cnt[4] & ( !JF1L617 & ( (JF1_E_valid_from_R & JF1_R_ctrl_shift_rot) ) ) );


--JF1L958 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X37_Y7_N6
JF1L958 = ( !JF1L616 & ( !JF1L1088 & ( (!JF1L618 & (JF1_E_valid_from_R & ((!JF1L1141Q) # (LE1L4)))) ) ) );


--JF1_R_compare_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X45_Y6_N25
--register power-up is low

JF1_R_compare_op[0] = DFFEAS(JF1L347, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src1[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X43_Y5_N46
--register power-up is low

JF1_E_src1[29] = DFFEAS(JF1L823, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L428 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25 at LABCELL_X43_Y3_N36
JF1L428 = ( JF1_R_logic_op[0] & ( (!JF1_E_src2[29] & (JF1_E_src1[29] & JF1_R_logic_op[1])) # (JF1_E_src2[29] & (!JF1_E_src1[29] $ (!JF1_R_logic_op[1]))) ) ) # ( !JF1_R_logic_op[0] & ( !JF1_R_logic_op[1] $ (((JF1_E_src1[29]) # (JF1_E_src2[29]))) ) );


--JF1L400 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~26 at LABCELL_X43_Y3_N57
JF1L400 = ( JF1_R_logic_op[1] & ( JF1_E_src2[1] & ( (!JF1_R_logic_op[0]) # (!JF1_E_src1[1]) ) ) ) # ( !JF1_R_logic_op[1] & ( JF1_E_src2[1] & ( (JF1_R_logic_op[0] & JF1_E_src1[1]) ) ) ) # ( JF1_R_logic_op[1] & ( !JF1_E_src2[1] & ( JF1_E_src1[1] ) ) ) # ( !JF1_R_logic_op[1] & ( !JF1_E_src2[1] & ( (!JF1_R_logic_op[0] & !JF1_E_src1[1]) ) ) );


--JF1L399 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~27 at MLABCELL_X39_Y5_N30
JF1L399 = ( JF1_E_src2[0] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[0]))) ) ) # ( !JF1_E_src2[0] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[0])) # (JF1_R_logic_op[1] & ((JF1_E_src1[0]))) ) );


--JF1_E_src1[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X40_Y4_N10
--register power-up is low

JF1_E_src1[27] = DFFEAS(JF1L821, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L426 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28 at MLABCELL_X39_Y4_N33
JF1L426 = ( JF1_R_logic_op[1] & ( (!JF1_E_src1[27] & ((JF1_E_src2[27]))) # (JF1_E_src1[27] & ((!JF1_R_logic_op[0]) # (!JF1_E_src2[27]))) ) ) # ( !JF1_R_logic_op[1] & ( (!JF1_R_logic_op[0] & (!JF1_E_src1[27] & !JF1_E_src2[27])) # (JF1_R_logic_op[0] & (JF1_E_src1[27] & JF1_E_src2[27])) ) );


--JF1_E_src1[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X40_Y4_N2
--register power-up is low

JF1_E_src1[28] = DFFEAS(JF1L822, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L427 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~29 at LABCELL_X42_Y4_N51
JF1L427 = ( JF1_E_src2[28] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1L556Q))) ) ) # ( !JF1_E_src2[28] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1L556Q)) # (JF1_R_logic_op[1] & ((JF1L556Q))) ) );


--JF1_E_src2[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X43_Y6_N7
--register power-up is low

JF1_E_src2[31] = DFFEAS(JF1L843, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_E_src1[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X40_Y4_N7
--register power-up is low

JF1_E_src1[31] = DFFEAS(JF1L825, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L430 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30 at LABCELL_X40_Y4_N15
JF1L430 = ( JF1_E_src2[31] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src1[31]))) ) ) # ( !JF1_E_src2[31] & ( (!JF1_R_logic_op[1] & (!JF1_R_logic_op[0] & !JF1_E_src1[31])) # (JF1_R_logic_op[1] & ((JF1_E_src1[31]))) ) );


--JF1_E_src1[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X40_Y4_N32
--register power-up is low

JF1_E_src1[30] = DFFEAS(JF1L824, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L429 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31 at LABCELL_X40_Y4_N57
JF1L429 = ( JF1_E_src1[30] & ( !JF1_R_logic_op[1] $ (((!JF1_R_logic_op[0]) # (!JF1_E_src2[30]))) ) ) # ( !JF1_E_src1[30] & ( (!JF1_E_src2[30] & (!JF1_R_logic_op[0] & !JF1_R_logic_op[1])) # (JF1_E_src2[30] & ((JF1_R_logic_op[1]))) ) );


--JF1L647 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at MLABCELL_X39_Y4_N0
JF1L647 = ( !JF1L427 & ( (!JF1L409 & (!JF1L430 & !JF1L429)) ) );


--JF1L648 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at MLABCELL_X39_Y4_N18
JF1L648 = ( !JF1L400 & ( !JF1L399 & ( (!JF1L426 & (!JF1L428 & JF1L647)) ) ) );


--JF1L649 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at MLABCELL_X39_Y6_N9
JF1L649 = ( !JF1L415 & ( !JF1L416 ) );


--JF1L650 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X37_Y4_N12
JF1L650 = ( !JF1L411 & ( !JF1L410 & ( (!JF1L422 & (!JF1L423 & (!JF1L421 & !JF1L412))) ) ) );


--JF1L651 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at MLABCELL_X39_Y6_N48
JF1L651 = ( !JF1L425 & ( JF1L649 & ( (!JF1L414 & (!JF1L413 & (!JF1L424 & JF1L650))) ) ) );


--JF1L652 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X37_Y5_N57
JF1L652 = ( !JF1L418 & ( !JF1L406 ) );


--JF1L653 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X37_Y5_N24
JF1L653 = ( !JF1L402 & ( !JF1L401 & ( (!JF1L405 & (!JF1L403 & (!JF1L404 & !JF1L417))) ) ) );


--JF1L654 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X37_Y5_N6
JF1L654 = ( !JF1L407 & ( !JF1L419 & ( (!JF1L408 & (JF1L652 & (JF1L653 & !JF1L420))) ) ) );


--JF1_R_compare_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X45_Y6_N43
--register power-up is low

JF1_R_compare_op[1] = DFFEAS(JF1L348, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L390 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X45_Y6_N30
JF1L390 = ( JF1_R_compare_op[1] & ( JF1L651 & ( (!JF1_R_compare_op[0] & (((JF1L214)))) # (JF1_R_compare_op[0] & ((!JF1L648) # ((!JF1L654)))) ) ) ) # ( !JF1_R_compare_op[1] & ( JF1L651 & ( (!JF1_R_compare_op[0] & (JF1L648 & ((JF1L654)))) # (JF1_R_compare_op[0] & (((!JF1L214)))) ) ) ) # ( JF1_R_compare_op[1] & ( !JF1L651 & ( (JF1_R_compare_op[0]) # (JF1L214) ) ) ) # ( !JF1_R_compare_op[1] & ( !JF1L651 & ( (!JF1L214 & JF1_R_compare_op[0]) ) ) );


--JF1L642 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X40_Y8_N0
JF1L642 = ( !JF1_D_iw[16] & ( !JF1_D_iw[14] & ( (JF1_D_iw[11] & (!JF1_D_iw[12] & (!JF1_D_iw[15] & !JF1_D_iw[13]))) ) ) );


--JF1L643 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X40_Y8_N42
JF1L643 = ( !JF1_D_iw[16] & ( JF1_D_iw[14] & ( (JF1_D_iw[11] & (!JF1_D_iw[12] & (!JF1_D_iw[15] & !JF1_D_iw[13]))) ) ) );


--JF1L271 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X43_Y8_N51
JF1L271 = ( !JF1_D_iw[4] & ( (!JF1_D_iw[2] & (!JF1_D_iw[3] & (!JF1_D_iw[5] & !JF1_D_iw[1]))) ) );


--JF1L295 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at MLABCELL_X39_Y8_N6
JF1L295 = ( JF1L296 & ( (JF1L271) # (JF1L621) ) ) # ( !JF1L296 & ( ((JF1L621 & ((JF1L643) # (JF1L642)))) # (JF1L271) ) );


--JF1L644 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X40_Y8_N24
JF1L644 = ( JF1_D_iw[16] & ( JF1_D_iw[14] & ( (!JF1_D_iw[11] & (JF1_D_iw[12] & (JF1_D_iw[15] & JF1_D_iw[13]))) ) ) );


--JF1L645 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X40_Y8_N54
JF1L645 = ( JF1_D_iw[16] & ( JF1_D_iw[15] & ( (JF1_D_iw[11] & (JF1_D_iw[12] & (JF1_D_iw[14] & JF1_D_iw[13]))) ) ) );


--JF1L630 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X45_Y8_N48
JF1L630 = ( JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[3] & (!JF1_D_iw[4] & (!JF1_D_iw[0] & !JF1_D_iw[2]))) ) ) );


--JF1L631 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X45_Y8_N15
JF1L631 = ( !JF1_D_iw[3] & ( JF1_D_iw[2] & ( (!JF1_D_iw[0] & (!JF1_D_iw[1] & (!JF1_D_iw[4] & JF1_D_iw[5]))) ) ) );


--JF1L632 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X45_Y8_N42
JF1L632 = ( JF1_D_iw[1] & ( JF1_D_iw[5] & ( (JF1_D_iw[3] & (!JF1_D_iw[4] & (!JF1_D_iw[0] & !JF1_D_iw[2]))) ) ) );


--JF1L265 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X45_Y8_N0
JF1L265 = ( !JF1L268 & ( !JF1L632 & ( (!JF1L269 & (!JF1L631 & (!JF1L630 & !JF1L270))) ) ) );


--JF1L254 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X43_Y4_N48
JF1L254 = ( JF1L621 & ( JF1L256 ) ) # ( !JF1L621 & ( JF1L256 & ( !JF1L265 ) ) ) # ( JF1L621 & ( !JF1L256 & ( (!JF1L265) # (JF1L257) ) ) ) # ( !JF1L621 & ( !JF1L256 & ( !JF1L265 ) ) );


--JF1L253 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at LABCELL_X40_Y6_N54
JF1L253 = ( JF1L252 & ( (JF1_D_iw[13] & (JF1_D_iw[16] & (JF1L621 & !JF1_D_iw[12]))) ) );


--ZD7L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X34_Y7_N33
ZD7L9 = ( ZD7_mem_used[0] & ( AE7L4 ) ) # ( !ZD7_mem_used[0] & ( AE7L4 ) ) # ( ZD7_mem_used[0] & ( !AE7L4 & ( (!AE7_read_latency_shift_reg[0]) # (ZD7_mem_used[1]) ) ) );


--ZD8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X31_Y6_N21
ZD8L3 = ( AE8_read_latency_shift_reg[0] & ( (!AE1L4 & (((ZD8_mem_used[1] & ZD8_mem_used[0])))) # (AE1L4 & (((ZD8_mem_used[1] & ZD8_mem_used[0])) # (AE8L13))) ) ) # ( !AE8_read_latency_shift_reg[0] & ( ((AE1L4 & AE8L13)) # (ZD8_mem_used[0]) ) );


--ZD11L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X28_Y8_N12
ZD11L3 = ( AE10_read_latency_shift_reg[0] & ( (!AE10L7 & (ZD11_mem_used[1] & ((ZD11_mem_used[0])))) # (AE10L7 & (((ZD11_mem_used[1] & ZD11_mem_used[0])) # (AE1L4))) ) ) # ( !AE10_read_latency_shift_reg[0] & ( ((AE10L7 & AE1L4)) # (ZD11_mem_used[0]) ) );


--ZD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X30_Y9_N48
ZD1L3 = ( ZD1_mem_used[1] & ( ((AE1L5 & AE1L4)) # (ZD1_mem_used[0]) ) ) # ( !ZD1_mem_used[1] & ( (!AE1L5 & (((!AE1_read_latency_shift_reg[0] & ZD1_mem_used[0])))) # (AE1L5 & (((!AE1_read_latency_shift_reg[0] & ZD1_mem_used[0])) # (AE1L4))) ) );


--YE1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~1 at LABCELL_X35_Y7_N6
YE1L3 = ( DE1_src5_valid & ( !YE1L2 ) );


--MF1L132 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X23_Y5_N24
MF1L132 = ( MF1_write & ( BG1_waitrequest ) ) # ( !MF1_write & ( BG1_waitrequest & ( (!LE1L13Q & (YE1L3 & (!ZD6_mem_used[1] & JF1L1141Q))) ) ) ) # ( !MF1_write & ( !BG1_waitrequest & ( (!LE1L13Q & (YE1L3 & (!ZD6_mem_used[1] & JF1L1141Q))) ) ) );


--GE1_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[46] at LABCELL_X37_Y3_N33
GE1_src_data[46] = ( JF1_W_alu_result[10] & ( ((JF1_F_pc[8] & GE1L17)) # (YE1L3) ) ) # ( !JF1_W_alu_result[10] & ( (JF1_F_pc[8] & GE1L17) ) );


--DG1_jdo[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X21_Y6_N11
--register power-up is low

DG1_jdo[35] = DFFEAS(DG1L61, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--DG1_jdo[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X18_Y5_N10
--register power-up is low

DG1_jdo[17] = DFFEAS(DG1L33, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--DG1_jdo[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X21_Y6_N41
--register power-up is low

DG1_jdo[34] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[34],  ,  , VCC);


--DG1_ir[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X23_Y5_N5
--register power-up is low

DG1_ir[1] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_jxuir, Q1_irf_reg[2][1],  ,  , VCC);


--DG1_ir[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X23_Y5_N2
--register power-up is low

DG1_ir[0] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_jxuir, Q1_irf_reg[2][0],  ,  , VCC);


--DG1_enable_action_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X23_Y5_N19
--register power-up is low

DG1_enable_action_strobe = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , DG1_update_jdo_strobe,  ,  , VCC);


--DG1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X23_Y5_N0
DG1L70 = ( !DG1_ir[0] & ( (DG1_enable_action_strobe & !DG1_ir[1]) ) );


--BG1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at MLABCELL_X21_Y6_N0
BG1L134 = ( DG1_jdo[34] & ( (DG1L70 & ((!DG1_jdo[35] & (!DG1_jdo[17])) # (DG1_jdo[35] & ((BG1L2))))) ) ) # ( !DG1_jdo[34] & ( (DG1L70 & BG1L2) ) );


--MF1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X29_Y7_N6
MF1L85 = ( ZD6_mem_used[1] & ( (BG1_waitrequest & MF1_read) ) ) # ( !ZD6_mem_used[1] & ( (!MF1_read & (YD6L1)) # (MF1_read & ((BG1_waitrequest))) ) );


--BG1L132 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X23_Y5_N42
BG1L132 = ( MF1_read & ( (BG1_waitrequest & ((!MF1_write & (!BG1L191)) # (MF1_write & ((BG1_avalon_ociram_readdata_ready))))) ) ) # ( !MF1_read & ( (BG1_waitrequest & (MF1_write & BG1_avalon_ociram_readdata_ready)) ) );


--ZD6L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X29_Y7_N54
ZD6L9 = ( ZD6_mem_used[1] & ( ZD6_mem_used[0] ) ) # ( !ZD6_mem_used[1] & ( (!BG1_waitrequest & (((!AE6_read_latency_shift_reg[0] & ZD6_mem_used[0])) # (YD6L1))) # (BG1_waitrequest & (((!AE6_read_latency_shift_reg[0] & ZD6_mem_used[0])))) ) );


--JE3L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg~0 at MLABCELL_X25_Y10_N36
JE3L42 = (!JE3_use_reg) # (JE3_endofpacket_reg);


--ZD10_empty is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty at FF_X25_Y4_N10
--register power-up is low

ZD10_empty = DFFEAS(ZD10L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_rd_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0] at FF_X25_Y4_N29
--register power-up is low

ZD10_rd_ptr[0] = DFFEAS(ZD10L10, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_wr_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0] at FF_X25_Y4_N56
--register power-up is low

ZD10_wr_ptr[0] = DFFEAS(ZD10L42, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD10_write,  ,  ,  ,  );


--ZD10_wr_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1] at FF_X25_Y4_N1
--register power-up is low

ZD10_wr_ptr[1] = DFFEAS(ZD10L1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD10_write,  ,  ,  ,  );


--ZD10_rd_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1] at FF_X25_Y4_N26
--register power-up is low

ZD10_rd_ptr[1] = DFFEAS(ZD10L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_wr_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2] at FF_X25_Y4_N59
--register power-up is low

ZD10_wr_ptr[2] = DFFEAS(ZD10L2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD10_write,  ,  ,  ,  );


--ZD10_rd_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2] at FF_X25_Y4_N35
--register power-up is low

ZD10_rd_ptr[2] = DFFEAS(ZD10L12, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0 at MLABCELL_X25_Y4_N30
ZD10L7 = ( ZD10_rd_ptr[2] & ( (!ZD10_rd_ptr[1] & (ZD10L46Q & (!ZD10_rd_ptr[0] $ (ZD10_wr_ptr[1])))) # (ZD10_rd_ptr[1] & ((!ZD10_rd_ptr[0] & (ZD10L46Q & ZD10_wr_ptr[1])) # (ZD10_rd_ptr[0] & (!ZD10L46Q & !ZD10_wr_ptr[1])))) ) ) # ( !ZD10_rd_ptr[2] & ( (!ZD10_rd_ptr[1] & (!ZD10L46Q & (!ZD10_rd_ptr[0] $ (ZD10_wr_ptr[1])))) # (ZD10_rd_ptr[1] & ((!ZD10_rd_ptr[0] & (!ZD10L46Q & ZD10_wr_ptr[1])) # (ZD10_rd_ptr[0] & (ZD10L46Q & !ZD10_wr_ptr[1])))) ) );


--ZD10L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1 at MLABCELL_X25_Y4_N6
ZD10L8 = ( ZD10L7 & ( (ZD10_internal_out_ready & (ZD10_internal_out_valid & (!ZD10_rd_ptr[0] $ (!ZD10_wr_ptr[0])))) ) );


--ZD10L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2 at MLABCELL_X25_Y4_N18
ZD10L9 = ( !ZD10L8 & ( ZD10_empty ) );


--ZD9_mem_used[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2] at FF_X31_Y3_N47
--register power-up is low

ZD9_mem_used[2] = DFFEAS(ZD9L91, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L80,  ,  ,  ,  );


--ZD9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0 at LABCELL_X31_Y5_N9
ZD9L2 = ( ZD9_mem_used[1] & ( YD9L2 ) ) # ( !ZD9_mem_used[1] );


--ZD9L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~5 at LABCELL_X31_Y3_N24
ZD9L89 = ( ZD9_mem_used[2] & ( ME1L25 & ( (!AE1L4) # ((!YD9L4) # (ZD9L78Q)) ) ) ) # ( !ZD9_mem_used[2] & ( ME1L25 & ( (AE1L4 & (ZD9L78Q & YD9L4)) ) ) ) # ( ZD9_mem_used[2] & ( !ME1L25 ) );


--ZD9_mem[2][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52] at FF_X31_Y5_N26
--register power-up is low

ZD9_mem[2][52] = DFFEAS(ZD9L30, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]~1 at LABCELL_X31_Y5_N15
ZD9L21 = ( ZD9_mem_used[2] & ( (!ZD9L2 & ((ZD9_mem[1][52]))) # (ZD9L2 & (ZD9_mem[2][52])) ) ) # ( !ZD9_mem_used[2] & ( (ZD9_mem[1][52]) # (ZD9L2) ) );


--JE4L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0 at LABCELL_X36_Y6_N18
JE4L68 = ( JE4_use_reg & ( JE4_endofpacket_reg ) ) # ( !JE4_use_reg );


--AE6_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X29_Y10_N25
--register power-up is low

AE6_av_readdata_pre[5] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[5],  ,  , VCC);


--TE1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X43_Y9_N30
TE1L17 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a37 ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a37 & ( PG1_ram_block1a5 ) ) ) # ( !PG1_address_reg_a[0] & ( !PG1_ram_block1a37 & ( PG1_ram_block1a5 ) ) );


--JF1L665 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~5 at MLABCELL_X39_Y9_N42
JF1L665 = ( TE1L17 & ( (!JF1L326) # (((EE2L2 & AE6_av_readdata_pre[5])) # (EE3L2)) ) ) # ( !TE1L17 & ( (!JF1L326) # ((EE2L2 & AE6_av_readdata_pre[5])) ) );


--JF1L633 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X45_Y8_N33
JF1L633 = ( JF1_D_iw[4] & ( !JF1_D_iw[3] & ( (!JF1_D_iw[5] & (JF1_D_iw[1] & (JF1_D_iw[2] & !JF1_D_iw[0]))) ) ) );


--JF1L389 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X37_Y7_N48
JF1L389 = ( JF1L245 & ( JF1_R_valid ) ) # ( !JF1L245 & ( (JF1_R_valid & (((JF1L246 & JF1L621)) # (JF1L247))) ) );


--JF1L845 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~4 at LABCELL_X43_Y7_N12
JF1L845 = ( JF1_D_iw[6] & ( (!JF1_R_ctrl_force_src2_zero & (!JF1_R_ctrl_hi_imm16 & ((!JF1L850) # (PF2_q_b[0])))) ) ) # ( !JF1_D_iw[6] & ( (!JF1_R_ctrl_force_src2_zero & (!JF1_R_ctrl_hi_imm16 & (PF2_q_b[0] & JF1L850))) ) );


--JF1L794 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[0]~27 at LABCELL_X42_Y7_N21
JF1L794 = ( !JF1L826 & ( (PF1_q_b[0] & !JF1L827) ) );


--JF1_W_bstatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X39_Y8_N56
--register power-up is low

JF1_W_bstatus_reg = DFFEAS(JF1L894, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_E_valid_from_R,  ,  ,  ,  );


--JF1L655 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X37_Y8_N33
JF1L655 = ( !JF1_D_iw[9] & ( (!JF1_D_iw[10] & (!JF1_D_iw[7] & (!JF1_D_iw[8] & !JF1_D_iw[6]))) ) );


--JF1_R_ctrl_wrctl_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X40_Y8_N17
--register power-up is low

JF1_R_ctrl_wrctl_inst = DFFEAS(JF1_D_op_wrctl, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L954 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at MLABCELL_X39_Y8_N39
JF1L954 = ( JF1_E_src1[0] & ( ((JF1_R_ctrl_wrctl_inst & JF1L655)) # (JF1_W_status_reg_pie) ) ) # ( !JF1_E_src1[0] & ( (JF1_W_status_reg_pie & ((!JF1_R_ctrl_wrctl_inst) # (!JF1L655))) ) );


--JF1L955 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at MLABCELL_X39_Y8_N12
JF1L955 = ( JF1L642 & ( JF1L621 & ( JF1_W_estatus_reg ) ) ) # ( !JF1L642 & ( JF1L621 & ( (!JF1L643 & ((JF1L954))) # (JF1L643 & (JF1_W_bstatus_reg)) ) ) ) # ( JF1L642 & ( !JF1L621 & ( JF1L954 ) ) ) # ( !JF1L642 & ( !JF1L621 & ( JF1L954 ) ) );


--JF1L956 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at MLABCELL_X39_Y8_N36
JF1L956 = ( !JF1L762Q & ( (JF1L955 & !JF1_R_ctrl_exception) ) );


--JF1_W_ienable_reg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2] at FF_X40_Y5_N22
--register power-up is low

JF1_W_ienable_reg[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L908, JF1_E_src1[2],  ,  , VCC);


--RF1_oci_ienable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] at FF_X21_Y6_N32
--register power-up is low

RF1_oci_ienable[2] = DFFEAS(RF1L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  , RF1L20,  ,  ,  ,  );


--JC1_irq_mask[6] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[6] at FF_X30_Y6_N11
--register power-up is low

JC1_irq_mask[6] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[6],  ,  , VCC);


--JC1_edge_capture[6] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[6] at FF_X30_Y6_N29
--register power-up is low

JC1_edge_capture[6] = DFFEAS(JC1L39, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_irq_mask[7] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[7] at FF_X30_Y6_N7
--register power-up is low

JC1_irq_mask[7] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[7],  ,  , VCC);


--JC1_edge_capture[7] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[7] at FF_X30_Y6_N32
--register power-up is low

JC1_edge_capture[7] = DFFEAS(JC1L40, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L1 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~0 at LABCELL_X30_Y6_N6
JC1L1 = ( JC1_irq_mask[7] & ( ((JC1_edge_capture[6] & JC1_irq_mask[6])) # (JC1_edge_capture[7]) ) ) # ( !JC1_irq_mask[7] & ( (JC1_edge_capture[6] & JC1_irq_mask[6]) ) );


--JC1_irq_mask[2] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[2] at FF_X29_Y6_N11
--register power-up is low

JC1_irq_mask[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[2],  ,  , VCC);


--JC1_edge_capture[2] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[2] at FF_X29_Y8_N43
--register power-up is low

JC1_edge_capture[2] = DFFEAS(JC1L41, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_irq_mask[5] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[5] at FF_X29_Y6_N8
--register power-up is low

JC1_irq_mask[5] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[5],  ,  , VCC);


--JC1_edge_capture[5] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[5] at FF_X30_Y6_N25
--register power-up is low

JC1_edge_capture[5] = DFFEAS(JC1L42, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_irq_mask[0] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[0] at FF_X30_Y6_N5
--register power-up is low

JC1_irq_mask[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[0],  ,  , VCC);


--JC1_edge_capture[0] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[0] at FF_X30_Y6_N59
--register power-up is low

JC1_edge_capture[0] = DFFEAS(JC1L43, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_irq_mask[1] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[1] at FF_X30_Y6_N2
--register power-up is low

JC1_irq_mask[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[1],  ,  , VCC);


--JC1_edge_capture[1] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[1] at FF_X30_Y6_N53
--register power-up is low

JC1_edge_capture[1] = DFFEAS(JC1L44, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L2 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~1 at LABCELL_X30_Y6_N0
JC1L2 = ( JC1_irq_mask[1] & ( ((JC1_irq_mask[0] & JC1_edge_capture[0])) # (JC1_edge_capture[1]) ) ) # ( !JC1_irq_mask[1] & ( (JC1_irq_mask[0] & JC1_edge_capture[0]) ) );


--JC1_irq_mask[3] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[3] at FF_X29_Y6_N53
--register power-up is low

JC1_irq_mask[3] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[3],  ,  , VCC);


--JC1_edge_capture[3] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[3] at FF_X29_Y8_N13
--register power-up is low

JC1_edge_capture[3] = DFFEAS(JC1L45, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_irq_mask[4] is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[4] at FF_X29_Y6_N49
--register power-up is low

JC1_irq_mask[4] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[4],  ,  , VCC);


--JC1_edge_capture[4] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[4] at FF_X29_Y6_N20
--register power-up is low

JC1_edge_capture[4] = DFFEAS(JC1L46, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L3 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~2 at LABCELL_X29_Y6_N48
JC1L3 = ( JC1_irq_mask[4] & ( JC1_irq_mask[3] & ( (JC1_edge_capture[3]) # (JC1_edge_capture[4]) ) ) ) # ( !JC1_irq_mask[4] & ( JC1_irq_mask[3] & ( JC1_edge_capture[3] ) ) ) # ( JC1_irq_mask[4] & ( !JC1_irq_mask[3] & ( JC1_edge_capture[4] ) ) );


--JC1L4 is nios_system:NiosII|nios_system_pio_0:pio_0|WideOr0~3 at LABCELL_X29_Y6_N6
JC1L4 = ( JC1_irq_mask[5] & ( JC1_edge_capture[2] & ( (!JC1L3 & (!JC1_irq_mask[2] & (!JC1L2 & !JC1_edge_capture[5]))) ) ) ) # ( !JC1_irq_mask[5] & ( JC1_edge_capture[2] & ( (!JC1L3 & (!JC1_irq_mask[2] & !JC1L2)) ) ) ) # ( JC1_irq_mask[5] & ( !JC1_edge_capture[2] & ( (!JC1L3 & (!JC1L2 & !JC1_edge_capture[5])) ) ) ) # ( !JC1_irq_mask[5] & ( !JC1_edge_capture[2] & ( (!JC1L3 & !JC1L2) ) ) );


--JF1_W_ipending_reg_nxt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[2] at LABCELL_X30_Y6_N12
JF1_W_ipending_reg_nxt[2] = ( JC1L1 & ( (!RF1L12Q & JF1_W_ienable_reg[2]) ) ) # ( !JC1L1 & ( (!JC1L4 & (!RF1L12Q & JF1_W_ienable_reg[2])) ) );


--JF1_W_ienable_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X42_Y8_N1
--register power-up is low

JF1_W_ienable_reg[1] = DFFEAS(JF1L906, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L908,  ,  ,  ,  );


--RF1_oci_ienable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X21_Y6_N34
--register power-up is low

RF1_oci_ienable[1] = DFFEAS(RF1L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  , RF1L20,  ,  ,  ,  );


--CC1_fifo_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X25_Y9_N4
--register power-up is low

CC1_fifo_AE = DFFEAS(CC1L58, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_ien_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X29_Y9_N5
--register power-up is low

CC1_ien_AE = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L78, JF1_d_writedata[1],  ,  , VCC);


--CC1_av_readdata[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X29_Y9_N6
CC1_av_readdata[9] = (CC1_fifo_AE & CC1_ien_AE);


--CC1_ien_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X29_Y9_N55
--register power-up is low

CC1_ien_AF = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L78, JF1_d_writedata[0],  ,  , VCC);


--CC1_pause_irq is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X29_Y9_N53
--register power-up is low

CC1_pause_irq = DFFEAS(CC1L83, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_fifo_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X27_Y9_N7
--register power-up is low

CC1_fifo_AF = DFFEAS(CC1L60, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L64 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X29_Y9_N33
CC1L64 = ( CC1_pause_irq & ( CC1_ien_AF ) ) # ( !CC1_pause_irq & ( (CC1_ien_AF & CC1_fifo_AF) ) );


--JF1L915 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0 at LABCELL_X29_Y9_N9
JF1L915 = ( CC1_av_readdata[9] & ( (!RF1_oci_ienable[1] & JF1_W_ienable_reg[1]) ) ) # ( !CC1_av_readdata[9] & ( (CC1L64 & (!RF1_oci_ienable[1] & JF1_W_ienable_reg[1])) ) );


--JF1_W_ienable_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X39_Y8_N31
--register power-up is low

JF1_W_ienable_reg[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L908, JF1_E_src1[0],  ,  , VCC);


--RF1_oci_ienable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X21_Y6_N17
--register power-up is low

RF1_oci_ienable[0] = DFFEAS(RF1L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  , RF1L20,  ,  ,  ,  );


--NC1_timeout_occurred is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred at FF_X36_Y11_N11
--register power-up is low

NC1_timeout_occurred = DFFEAS(NC1L79, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC1_control_register is nios_system:NiosII|nios_system_timer_0:timer_0|control_register at FF_X36_Y11_N14
--register power-up is low

NC1_control_register = DFFEAS(NC1L46, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_W_ipending_reg_nxt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0] at LABCELL_X36_Y11_N0
JF1_W_ipending_reg_nxt[0] = ( JF1_W_ienable_reg[0] & ( NC1_control_register & ( (NC1_timeout_occurred & !RF1L7Q) ) ) );


--JF1L1143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at MLABCELL_X39_Y8_N27
JF1L1143 = ( JF1L621 & ( ((JF1_hbreak_enabled & !JF1L643)) # (JF1L762Q) ) ) # ( !JF1L621 & ( (JF1L762Q) # (JF1_hbreak_enabled) ) );


--JF1L1145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X36_Y7_N30
JF1L1145 = ( JF1L1146 & ( (!JF1_hbreak_enabled) # (!JF1_hbreak_pending) ) ) # ( !JF1L1146 & ( (!JF1_hbreak_enabled & JF1_hbreak_pending) ) );


--DG1_take_action_ocimem_a is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at MLABCELL_X21_Y6_N3
DG1_take_action_ocimem_a = ( DG1_jdo[34] & ( (DG1L70 & !DG1_jdo[35]) ) );


--DG1_jdo[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X21_Y4_N56
--register power-up is low

DG1_jdo[21] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[21],  ,  , VCC);


--DG1_jdo[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X21_Y4_N5
--register power-up is low

DG1_jdo[20] = DFFEAS(DG1L39, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--UF1_break_on_reset is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X21_Y4_N35
--register power-up is low

UF1_break_on_reset = DFFEAS(UF1L2, GLOBAL(VG1L41),  ,  , DG1_take_action_ocimem_a,  ,  ,  ,  );


--GG1_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X21_Y4_N41
--register power-up is low

GG1_dreg[0] = DFFEAS(GG1L4, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--UF1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at MLABCELL_X21_Y4_N12
UF1L4 = ( UF1_jtag_break & ( UF1_break_on_reset & ( ((!DG1_take_action_ocimem_a) # (!DG1_jdo[20])) # (DG1_jdo[21]) ) ) ) # ( !UF1_jtag_break & ( UF1_break_on_reset & ( (!DG1_take_action_ocimem_a & ((GG1_dreg[0]))) # (DG1_take_action_ocimem_a & (DG1_jdo[21])) ) ) ) # ( UF1_jtag_break & ( !UF1_break_on_reset & ( (!DG1_take_action_ocimem_a & (((!GG1_dreg[0])))) # (DG1_take_action_ocimem_a & (((!DG1_jdo[20])) # (DG1_jdo[21]))) ) ) ) # ( !UF1_jtag_break & ( !UF1_break_on_reset & ( (DG1_jdo[21] & DG1_take_action_ocimem_a) ) ) );


--RF1_oci_single_step_mode is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X22_Y6_N50
--register power-up is low

RF1_oci_single_step_mode = DFFEAS(RF1L18, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X36_Y7_N21
JF1L1155 = ( RF1L19Q & ( ((!JF1L752 & JF1_wait_for_one_post_bret_inst)) # (JF1_hbreak_enabled) ) );


--GE2_src_data[51] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[51] at LABCELL_X36_Y6_N54
GE2_src_data[51] = ( JF1_W_alu_result[15] & ( JF1_F_pc[13] & ( (!GE2L21 & (DE1L23 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (GE2L21 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q)))) ) ) ) # ( !JF1_W_alu_result[15] & ( JF1_F_pc[13] & ( (GE2L21 & (((!YE2_top_priority_reg[0] & !DE1L23)) # (YE2L6Q))) ) ) ) # ( JF1_W_alu_result[15] & ( !JF1_F_pc[13] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) );


--GC1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0 at MLABCELL_X34_Y7_N45
GC1L2 = ( !ZD7_mem_used[1] & ( JF1L1141Q & ( !LE1L13Q ) ) );


--GC1L3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~1 at LABCELL_X40_Y10_N42
GC1L3 = ( ME1L21 & ( GC1L2 ) ) # ( !ME1L21 & ( GC1L2 & ( (!YE2L2) # ((!KE1L2) # ((!ME1L3) # (ME1L20))) ) ) ) # ( ME1L21 & ( !GC1L2 ) ) # ( !ME1L21 & ( !GC1L2 ) );


--QG1_eq_node[1] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1] at LABCELL_X36_Y6_N12
QG1_eq_node[1] = ( GE2L21 & ( DE1L23 & ( (QG1L4 & !GC1L3) ) ) ) # ( !GE2L21 & ( DE1L23 & ( (QG1L4 & !GC1L3) ) ) ) # ( GE2L21 & ( !DE1L23 & ( (JF1_F_pc[13] & (!GC1L3 & ((!YE2_top_priority_reg[0]) # (QG1L4)))) ) ) );


--KC1_r_early_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_early_rst at FF_X34_Y2_N56
--register power-up is low

KC1_r_early_rst = DFFEAS(KC1L13, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--GE2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~2 at LABCELL_X40_Y10_N9
GE2L23 = ( JF1_d_writedata[4] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L21 & !ME1L20))) ) ) );


--GE2_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[38] at LABCELL_X35_Y5_N27
GE2_src_data[38] = ( JF1_F_pc[0] & ( JF1_W_alu_result[2] & ( (!DE1L23 & (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (DE1L23 & (((!YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( !JF1_F_pc[0] & ( JF1_W_alu_result[2] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q & !GE2L21)))) ) ) ) # ( JF1_F_pc[0] & ( !JF1_W_alu_result[2] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) );


--GE2_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[39] at LABCELL_X35_Y5_N24
GE2_src_data[39] = ( JF1_F_pc[1] & ( JF1_W_alu_result[3] & ( (!DE1L23 & (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (DE1L23 & (((!YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( !JF1_F_pc[1] & ( JF1_W_alu_result[3] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q & !GE2L21)))) ) ) ) # ( JF1_F_pc[1] & ( !JF1_W_alu_result[3] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) );


--GE2_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[40] at LABCELL_X35_Y5_N9
GE2_src_data[40] = ( JF1L865Q & ( JF1_F_pc[2] & ( (!DE1L23 & (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (DE1L23 & (((!YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( !JF1L865Q & ( JF1_F_pc[2] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( JF1L865Q & ( !JF1_F_pc[2] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q & !GE2L21)))) ) ) );


--GE2_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[41] at LABCELL_X35_Y5_N15
GE2_src_data[41] = ( JF1_F_pc[3] & ( JF1_W_alu_result[5] & ( (!YE2_top_priority_reg[0] & (((DE1L23)) # (GE2L21))) # (YE2_top_priority_reg[0] & (YE2L6Q & ((DE1L23) # (GE2L21)))) ) ) ) # ( !JF1_F_pc[3] & ( JF1_W_alu_result[5] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) ) # ( JF1_F_pc[3] & ( !JF1_W_alu_result[5] & ( (GE2L21 & (((!YE2_top_priority_reg[0] & !DE1L23)) # (YE2L6Q))) ) ) );


--GE2_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[42] at LABCELL_X35_Y5_N18
GE2_src_data[42] = ( JF1_F_pc[4] & ( JF1_W_alu_result[6] & ( (!DE1L23 & (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (DE1L23 & (((!YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( !JF1_F_pc[4] & ( JF1_W_alu_result[6] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q & !GE2L21)))) ) ) ) # ( JF1_F_pc[4] & ( !JF1_W_alu_result[6] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) );


--GE2_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[43] at LABCELL_X35_Y5_N12
GE2_src_data[43] = ( JF1_F_pc[5] & ( JF1_W_alu_result[7] & ( (!YE2_top_priority_reg[0] & (((DE1L23)) # (GE2L21))) # (YE2_top_priority_reg[0] & (YE2L6Q & ((DE1L23) # (GE2L21)))) ) ) ) # ( !JF1_F_pc[5] & ( JF1_W_alu_result[7] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) ) # ( JF1_F_pc[5] & ( !JF1_W_alu_result[7] & ( (GE2L21 & (((!YE2_top_priority_reg[0] & !DE1L23)) # (YE2L6Q))) ) ) );


--GE2_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[44] at LABCELL_X35_Y5_N3
GE2_src_data[44] = ( JF1_F_pc[6] & ( JF1_W_alu_result[8] & ( (!YE2_top_priority_reg[0] & (((DE1L23)) # (GE2L21))) # (YE2_top_priority_reg[0] & (YE2L6Q & ((DE1L23) # (GE2L21)))) ) ) ) # ( !JF1_F_pc[6] & ( JF1_W_alu_result[8] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) ) # ( JF1_F_pc[6] & ( !JF1_W_alu_result[8] & ( (GE2L21 & (((!YE2_top_priority_reg[0] & !DE1L23)) # (YE2L6Q))) ) ) );


--GE2_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[45] at LABCELL_X35_Y5_N0
GE2_src_data[45] = ( JF1_F_pc[7] & ( JF1_W_alu_result[9] & ( (!YE2_top_priority_reg[0] & (((DE1L23)) # (GE2L21))) # (YE2_top_priority_reg[0] & (YE2L6Q & ((DE1L23) # (GE2L21)))) ) ) ) # ( !JF1_F_pc[7] & ( JF1_W_alu_result[9] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) ) # ( JF1_F_pc[7] & ( !JF1_W_alu_result[9] & ( (GE2L21 & (((!YE2_top_priority_reg[0] & !DE1L23)) # (YE2L6Q))) ) ) );


--GE2_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[46] at LABCELL_X35_Y5_N21
GE2_src_data[46] = ( JF1_F_pc[8] & ( JF1_W_alu_result[10] & ( (!DE1L23 & (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (DE1L23 & (((!YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( !JF1_F_pc[8] & ( JF1_W_alu_result[10] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q & !GE2L21)))) ) ) ) # ( JF1_F_pc[8] & ( !JF1_W_alu_result[10] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) );


--GE2_src_data[47] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[47] at LABCELL_X35_Y5_N6
GE2_src_data[47] = ( JF1_W_alu_result[11] & ( JF1_F_pc[9] & ( (!DE1L23 & (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (DE1L23 & (((!YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( !JF1_W_alu_result[11] & ( JF1_F_pc[9] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( JF1_W_alu_result[11] & ( !JF1_F_pc[9] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q & !GE2L21)))) ) ) );


--GE2_src_data[48] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[48] at LABCELL_X36_Y6_N57
GE2_src_data[48] = ( JF1_W_alu_result[12] & ( JF1_F_pc[10] & ( (!GE2L21 & (DE1L23 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (GE2L21 & ((!YE2_top_priority_reg[0]) # ((YE2L6Q)))) ) ) ) # ( !JF1_W_alu_result[12] & ( JF1_F_pc[10] & ( (GE2L21 & (((!YE2_top_priority_reg[0] & !DE1L23)) # (YE2L6Q))) ) ) ) # ( JF1_W_alu_result[12] & ( !JF1_F_pc[10] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) );


--GE2_src_data[49] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[49] at LABCELL_X36_Y6_N33
GE2_src_data[49] = ( JF1_W_alu_result[13] & ( JF1_F_pc[11] & ( (!GE2L21 & (DE1L23 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (GE2L21 & (((!YE2_top_priority_reg[0]) # (YE2L6Q)))) ) ) ) # ( !JF1_W_alu_result[13] & ( JF1_F_pc[11] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( JF1_W_alu_result[13] & ( !JF1_F_pc[11] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) );


--GE2_src_data[50] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[50] at LABCELL_X36_Y6_N30
GE2_src_data[50] = ( JF1_W_alu_result[14] & ( JF1_F_pc[12] & ( (!GE2L21 & (DE1L23 & ((!YE2_top_priority_reg[0]) # (YE2L6Q)))) # (GE2L21 & (((!YE2_top_priority_reg[0]) # (YE2L6Q)))) ) ) ) # ( !JF1_W_alu_result[14] & ( JF1_F_pc[12] & ( (GE2L21 & (((!DE1L23 & !YE2_top_priority_reg[0])) # (YE2L6Q))) ) ) ) # ( JF1_W_alu_result[14] & ( !JF1_F_pc[12] & ( (DE1L23 & ((!YE2_top_priority_reg[0]) # ((!GE2L21 & YE2L6Q)))) ) ) );


--GE2_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[32] at LABCELL_X36_Y6_N6
GE2_src_data[32] = ( DE1L23 & ( (!JF1_d_byteenable[0] & (GE2L21 & ((YE2L6Q)))) # (JF1_d_byteenable[0] & (((!YE2_top_priority_reg[0]) # (YE2L6Q)))) ) ) # ( !DE1L23 & ( (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q))) ) );


--QG1_eq_node[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[0] at LABCELL_X36_Y6_N36
QG1_eq_node[0] = ( GE2L21 & ( DE1L23 & ( (!QG1L4 & !GC1L3) ) ) ) # ( !GE2L21 & ( DE1L23 & ( (!QG1L4 & !GC1L3) ) ) ) # ( GE2L21 & ( !DE1L23 & ( (!GC1L3 & ((!JF1_F_pc[13]) # ((!QG1L4 & YE2_top_priority_reg[0])))) ) ) ) # ( !GE2L21 & ( !DE1L23 & ( !GC1L3 ) ) );


--MF1_readdata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X21_Y6_N58
--register power-up is low

MF1_readdata[0] = DFFEAS(MF1L82, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--GE2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~3 at LABCELL_X40_Y10_N48
GE2L24 = ( JF1_d_writedata[0] & ( YE2L2 & ( (!ME1L20 & (!ME1L21 & (ME1L3 & KE1L2))) ) ) );


--MF1_readdata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X21_Y6_N28
--register power-up is low

MF1_readdata[1] = DFFEAS(MF1L83, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--GE2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~4 at LABCELL_X40_Y10_N51
GE2L25 = ( JF1_d_writedata[1] & ( YE2L2 & ( (!ME1L20 & (!ME1L21 & (KE1L2 & ME1L3))) ) ) );


--MF1_readdata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X21_Y6_N25
--register power-up is low

MF1_readdata[2] = DFFEAS(MF1L84, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--GE2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~5 at MLABCELL_X47_Y7_N15
GE2L26 = ( JF1_d_writedata[2] & ( YE2L2 & ( (ME1L3 & (!ME1L21 & (KE1L2 & !ME1L20))) ) ) );


--GE2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~6 at LABCELL_X40_Y10_N6
GE2L27 = ( JF1_d_writedata[3] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L20 & !ME1L21))) ) ) );


--JF1L846 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~5 at LABCELL_X43_Y7_N15
JF1L846 = ( JF1L317Q & ( (!JF1_R_ctrl_force_src2_zero & (!JF1_R_ctrl_hi_imm16 & ((!JF1L850) # (PF2_q_b[1])))) ) ) # ( !JF1L317Q & ( (!JF1_R_ctrl_force_src2_zero & (!JF1_R_ctrl_hi_imm16 & (PF2_q_b[1] & JF1L850))) ) );


--JF1L795 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[1]~28 at LABCELL_X43_Y5_N54
JF1L795 = ( !JF1L826 & ( PF1_q_b[1] & ( !JF1L827 ) ) );


--AE6_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X35_Y9_N13
--register power-up is low

AE6_av_readdata_pre[11] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[11],  ,  , VCC);


--JF1L671 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~6 at LABCELL_X37_Y9_N27
JF1L671 = ( EE3L2 & ( (!PG1_address_reg_a[0] & (PG1_ram_block1a11)) # (PG1_address_reg_a[0] & ((PG1_ram_block1a43))) ) );


--JF1L672 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~7 at MLABCELL_X39_Y9_N48
JF1L672 = ( AE6_av_readdata_pre[11] & ( (!JF1L326) # ((JF1L671) # (EE2L2)) ) ) # ( !AE6_av_readdata_pre[11] & ( (!JF1L326) # (JF1L671) ) );


--AE6_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X35_Y9_N34
--register power-up is low

AE6_av_readdata_pre[12] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[12],  ,  , VCC);


--TE1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X46_Y11_N0
TE1L18 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a12 & ( PG1_ram_block1a44 ) ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a12 ) ) # ( PG1_address_reg_a[0] & ( !PG1_ram_block1a12 & ( PG1_ram_block1a44 ) ) );


--JF1L673 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~8 at LABCELL_X36_Y9_N51
JF1L673 = ( !JF1L1149 & ( TE1L18 & ( ((EE2L2 & AE6_av_readdata_pre[12])) # (EE3L2) ) ) ) # ( !JF1L1149 & ( !TE1L18 & ( (EE2L2 & AE6_av_readdata_pre[12]) ) ) );


--AE6_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X31_Y9_N32
--register power-up is low

AE6_av_readdata_pre[13] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[13],  ,  , VCC);


--JF1L674 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~9 at LABCELL_X37_Y9_N9
JF1L674 = ( PG1_ram_block1a45 & ( (EE3L2 & ((PG1_address_reg_a[0]) # (PG1_ram_block1a13))) ) ) # ( !PG1_ram_block1a45 & ( (PG1_ram_block1a13 & (!PG1_address_reg_a[0] & EE3L2)) ) );


--JF1L675 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~10 at MLABCELL_X39_Y9_N51
JF1L675 = ( AE6_av_readdata_pre[13] & ( (!JF1L326) # ((JF1L674) # (EE2L2)) ) ) # ( !AE6_av_readdata_pre[13] & ( (!JF1L326) # (JF1L674) ) );


--AE6_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X35_Y9_N31
--register power-up is low

AE6_av_readdata_pre[14] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[14],  ,  , VCC);


--TE1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at MLABCELL_X47_Y4_N15
TE1L19 = ( PG1_ram_block1a46 & ( (PG1_ram_block1a14) # (PG1_address_reg_a[0]) ) ) # ( !PG1_ram_block1a46 & ( (!PG1_address_reg_a[0] & PG1_ram_block1a14) ) );


--JF1L676 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~11 at LABCELL_X37_Y8_N54
JF1L676 = ( JF1L1149 ) # ( !JF1L1149 & ( (!EE2L2 & (EE3L2 & ((TE1L19)))) # (EE2L2 & (((EE3L2 & TE1L19)) # (AE6_av_readdata_pre[14]))) ) );


--AE6_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X31_Y8_N19
--register power-up is low

AE6_av_readdata_pre[15] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[15],  ,  , VCC);


--JF1L677 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~12 at MLABCELL_X39_Y9_N30
JF1L677 = ( EE3L2 & ( (!PG1_address_reg_a[0] & (PG1_ram_block1a15)) # (PG1_address_reg_a[0] & ((PG1_ram_block1a47))) ) );


--JF1L678 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~13 at MLABCELL_X39_Y9_N33
JF1L678 = ( EE2L2 & ( (!JF1L326) # ((AE6_av_readdata_pre[15]) # (JF1L677)) ) ) # ( !EE2L2 & ( (!JF1L326) # (JF1L677) ) );


--AE6_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X30_Y8_N55
--register power-up is low

AE6_av_readdata_pre[16] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[16],  ,  , VCC);


--JF1L1030 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X43_Y9_N48
JF1L1030 = ( PG1_ram_block1a16 & ( PG1_ram_block1a48 ) ) # ( !PG1_ram_block1a16 & ( PG1_ram_block1a48 & ( PG1_address_reg_a[0] ) ) ) # ( PG1_ram_block1a16 & ( !PG1_ram_block1a48 & ( !PG1_address_reg_a[0] ) ) );


--JF1L679 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~14 at MLABCELL_X39_Y9_N45
JF1L679 = ( EE2L2 & ( (!JF1L326) # (((EE3L2 & JF1L1030)) # (AE6_av_readdata_pre[16])) ) ) # ( !EE2L2 & ( (!JF1L326) # ((EE3L2 & JF1L1030)) ) );


--JF1L287 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X46_Y6_N39
JF1L287 = (JF1_D_iw[12] & (((!JF1_D_iw[16] & JF1_D_iw[11])) # (JF1_D_iw[15])));


--JF1L288 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X40_Y4_N3
JF1L288 = ( JF1_D_iw[14] & ( (JF1L621 & (!JF1_D_iw[13] & JF1L287)) ) );


--JF1L292 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X43_Y6_N12
JF1L292 = ( JF1_D_iw[16] & ( (JF1_D_iw[14] & (JF1_D_iw[15] & !JF1_D_iw[11])) ) ) # ( !JF1_D_iw[16] & ( (!JF1_D_iw[11] & ((!JF1_D_iw[14]) # (JF1_D_iw[15]))) ) );


--JF1L293 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X43_Y6_N21
JF1L293 = ( JF1_D_iw[12] & ( (!JF1_D_iw[13] & (JF1L292 & JF1L621)) ) );


--JF1L264 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X45_Y7_N12
JF1L264 = ( !JF1_D_iw[1] & ( JF1_D_iw[5] & ( (JF1_D_iw[2] & (!JF1_D_iw[0] & ((JF1_D_iw[3]) # (JF1_D_iw[4])))) ) ) );


--JF1L255 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X40_Y8_N12
JF1L255 = ( !JF1L644 & ( (!JF1L260 & (!JF1L259 & (!JF1L645 & !JF1L258))) ) );


--JF1L266 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X45_Y8_N18
JF1L266 = ( !JF1L632 & ( (!JF1L270 & (!JF1L269 & !JF1L268)) ) );


--JF1L634 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X45_Y8_N36
JF1L634 = ( !JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[3] & (!JF1_D_iw[4] & (!JF1_D_iw[0] & !JF1_D_iw[2]))) ) ) );


--JF1L282 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X43_Y7_N48
JF1L282 = ( JF1L285 & ( !JF1L630 & ( (!JF1L634 & !JF1L621) ) ) ) # ( !JF1L285 & ( !JF1L630 & ( !JF1L634 ) ) );


--JF1L635 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X43_Y8_N15
JF1L635 = ( !JF1_D_iw[5] & ( JF1_D_iw[0] & ( (!JF1_D_iw[1] & (!JF1_D_iw[4] & (!JF1_D_iw[3] & !JF1_D_iw[2]))) ) ) );


--JF1L261 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at MLABCELL_X39_Y8_N9
JF1L261 = ( JF1L621 & ( (!JF1L642 & (!JF1L643 & !JF1L635)) ) ) # ( !JF1L621 & ( !JF1L635 ) );


--JF1L262 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X43_Y7_N6
JF1L262 = ( JF1L621 & ( JF1L282 & ( (!JF1L261) # (((!JF1L266) # (!JF1L255)) # (JF1L263)) ) ) ) # ( !JF1L621 & ( JF1L282 & ( (!JF1L261) # (!JF1L266) ) ) ) # ( JF1L621 & ( !JF1L282 ) ) # ( !JF1L621 & ( !JF1L282 ) );


--JF1L248 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X43_Y8_N36
JF1L248 = ( JF1_D_iw[2] & ( JF1_D_iw[5] & ( (!JF1_D_iw[1] & (!JF1_D_iw[0] & ((JF1_D_iw[4]) # (JF1_D_iw[3])))) # (JF1_D_iw[1] & (JF1_D_iw[0] & ((!JF1_D_iw[3]) # (!JF1_D_iw[4])))) ) ) ) # ( !JF1_D_iw[2] & ( JF1_D_iw[5] & ( (!JF1_D_iw[1] & (!JF1_D_iw[0] & ((!JF1_D_iw[3]) # (!JF1_D_iw[4])))) # (JF1_D_iw[1] & (((JF1_D_iw[0])))) ) ) ) # ( JF1_D_iw[2] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[1] & (((!JF1_D_iw[0])))) # (JF1_D_iw[1] & (JF1_D_iw[0] & ((!JF1_D_iw[3]) # (!JF1_D_iw[4])))) ) ) ) # ( !JF1_D_iw[2] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[1] & ((!JF1_D_iw[0]) # ((!JF1_D_iw[3] & !JF1_D_iw[4])))) # (JF1_D_iw[1] & (((JF1_D_iw[0])))) ) ) );


--JF1L852 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X43_Y8_N57
JF1L852 = ( JF1L853 ) # ( !JF1L853 & ( (((JF1L759 & JF1_R_valid)) # (JF1L248)) # (JF1L354) ) );


--JF1L620 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X37_Y7_N30
JF1L620 = ( JF1_R_valid & ( JF1L1141Q ) ) # ( !JF1_R_valid & ( JF1L1141Q & ( (((!LE1L4) # (JF1L618)) # (JF1L1088)) # (JF1L616) ) ) ) # ( JF1_R_valid & ( !JF1L1141Q ) ) # ( !JF1_R_valid & ( !JF1L1141Q & ( ((JF1L618) # (JF1L1088)) # (JF1L616) ) ) );


--JF1L283 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X43_Y7_N0
JF1L283 = ( JF1L257 & ( JF1L266 & ( (!JF1L282) # ((JF1L621) # (JF1L631)) ) ) ) # ( !JF1L257 & ( JF1L266 & ( (!JF1L282) # (((JF1L621 & JF1L284)) # (JF1L631)) ) ) ) # ( JF1L257 & ( !JF1L266 ) ) # ( !JF1L257 & ( !JF1L266 ) );


--AE6_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X36_Y8_N37
--register power-up is low

AE6_av_readdata_pre[9] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[9],  ,  , VCC);


--TE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X42_Y8_N30
TE1L20 = ( PG1_ram_block1a9 & ( (!PG1_address_reg_a[0]) # (PG1_ram_block1a41) ) ) # ( !PG1_ram_block1a9 & ( (PG1_address_reg_a[0] & PG1_ram_block1a41) ) );


--JF1L669 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~15 at LABCELL_X37_Y8_N24
JF1L669 = ( TE1L20 & ( (!JF1L1149 & (((AE6_av_readdata_pre[9] & EE2L2)) # (EE3L2))) ) ) # ( !TE1L20 & ( (!JF1L1149 & (AE6_av_readdata_pre[9] & EE2L2)) ) );


--AE6_av_readdata_pre[26] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X33_Y7_N22
--register power-up is low

AE6_av_readdata_pre[26] = DFFEAS(AE6L40, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at MLABCELL_X39_Y10_N33
TE1L21 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a58 ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a58 & ( PG1_ram_block1a26 ) ) ) # ( !PG1_address_reg_a[0] & ( !PG1_ram_block1a58 & ( PG1_ram_block1a26 ) ) );


--JF1L690 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~16 at LABCELL_X37_Y8_N18
JF1L690 = ( EE2L2 & ( AE6_av_readdata_pre[26] & ( !JF1L1149 ) ) ) # ( !EE2L2 & ( AE6_av_readdata_pre[26] & ( (TE1L21 & (!JF1L1149 & EE3L2)) ) ) ) # ( EE2L2 & ( !AE6_av_readdata_pre[26] & ( (TE1L21 & (!JF1L1149 & EE3L2)) ) ) ) # ( !EE2L2 & ( !AE6_av_readdata_pre[26] & ( (TE1L21 & (!JF1L1149 & EE3L2)) ) ) );


--JF1_av_ld_byte2_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X35_Y9_N50
--register power-up is low

JF1_av_ld_byte2_data[6] = DFFEAS(JF1L1057, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L942 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~15 at LABCELL_X35_Y6_N33
JF1L942 = ( JF1L387 & ( (JF1L770Q & JF1L1028Q) ) ) # ( !JF1L387 & ( (!JF1L770Q & (JF1_W_alu_result[22])) # (JF1L770Q & ((JF1L1028Q))) ) );


--AE6_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X33_Y7_N37
--register power-up is low

AE6_av_readdata_pre[21] = DFFEAS(AE6L31, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1051 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~1 at LABCELL_X42_Y8_N51
JF1L1051 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a53 ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a21 ) );


--JF1L685 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~17 at MLABCELL_X39_Y9_N21
JF1L685 = ( EE2L2 & ( (!JF1L326) # (((EE3L2 & JF1L1051)) # (AE6_av_readdata_pre[21])) ) ) # ( !EE2L2 & ( (!JF1L326) # ((EE3L2 & JF1L1051)) ) );


--JF1L297 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X43_Y8_N42
JF1L297 = ( JF1L628 ) # ( !JF1L628 & ( ((JF1L622) # (JF1L853)) # (JF1L276) ) );


--AE6_av_readdata_pre[27] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X31_Y9_N4
--register power-up is low

AE6_av_readdata_pre[27] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[27],  ,  , VCC);


--TE1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at MLABCELL_X39_Y10_N24
TE1L22 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a27 & ( PG1_ram_block1a59 ) ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a27 ) ) # ( PG1_address_reg_a[0] & ( !PG1_ram_block1a27 & ( PG1_ram_block1a59 ) ) );


--JF1L691 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~18 at LABCELL_X36_Y7_N27
JF1L691 = ( AE6_av_readdata_pre[27] & ( (!JF1L1149 & (((EE3L2 & TE1L22)) # (EE2L2))) ) ) # ( !AE6_av_readdata_pre[27] & ( (!JF1L1149 & (EE3L2 & TE1L22)) ) );


--JF1_av_ld_byte2_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X33_Y8_N1
--register power-up is low

JF1_av_ld_byte2_data[7] = DFFEAS(JF1L1061, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L943 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~16 at LABCELL_X35_Y6_N30
JF1L943 = ( JF1_W_alu_result[23] & ( (!JF1L770Q & (!JF1L387)) # (JF1L770Q & ((JF1_av_ld_byte2_data[7]))) ) ) # ( !JF1_W_alu_result[23] & ( (JF1L770Q & JF1_av_ld_byte2_data[7]) ) );


--AE6_av_readdata_pre[28] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X36_Y9_N16
--register power-up is low

AE6_av_readdata_pre[28] = DFFEAS(AE6L43, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at MLABCELL_X39_Y10_N57
TE1L23 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a60 ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a60 & ( PG1_ram_block1a28 ) ) ) # ( !PG1_address_reg_a[0] & ( !PG1_ram_block1a60 & ( PG1_ram_block1a28 ) ) );


--JF1L692 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~19 at LABCELL_X36_Y7_N24
JF1L692 = ( EE2L2 & ( (!JF1L1149 & (((EE3L2 & TE1L23)) # (AE6_av_readdata_pre[28]))) ) ) # ( !EE2L2 & ( (!JF1L1149 & (EE3L2 & TE1L23)) ) );


--JF1L944 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~17 at LABCELL_X37_Y6_N12
JF1L944 = ( JF1L387 & ( JF1_av_ld_byte3_data[0] & ( JF1L770Q ) ) ) # ( !JF1L387 & ( JF1_av_ld_byte3_data[0] & ( (JF1L770Q) # (JF1_W_alu_result[24]) ) ) ) # ( !JF1L387 & ( !JF1_av_ld_byte3_data[0] & ( (JF1_W_alu_result[24] & !JF1L770Q) ) ) );


--AE6_av_readdata_pre[29] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X33_Y9_N46
--register power-up is low

AE6_av_readdata_pre[29] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[29],  ,  , VCC);


--TE1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at MLABCELL_X47_Y5_N15
TE1L24 = ( PG1_ram_block1a29 & ( (!PG1_address_reg_a[0]) # (PG1_ram_block1a61) ) ) # ( !PG1_ram_block1a29 & ( (PG1_address_reg_a[0] & PG1_ram_block1a61) ) );


--JF1L693 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~20 at LABCELL_X37_Y8_N0
JF1L693 = ( TE1L24 & ( (!JF1L1149 & (((EE2L2 & AE6_av_readdata_pre[29])) # (EE3L2))) ) ) # ( !TE1L24 & ( (EE2L2 & (AE6_av_readdata_pre[29] & !JF1L1149)) ) );


--JF1L945 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~18 at MLABCELL_X39_Y6_N57
JF1L945 = ( JF1_W_alu_result[25] & ( JF1L387 & ( (JF1L770Q & JF1_av_ld_byte3_data[1]) ) ) ) # ( !JF1_W_alu_result[25] & ( JF1L387 & ( (JF1L770Q & JF1_av_ld_byte3_data[1]) ) ) ) # ( JF1_W_alu_result[25] & ( !JF1L387 & ( (!JF1L770Q) # (JF1_av_ld_byte3_data[1]) ) ) ) # ( !JF1_W_alu_result[25] & ( !JF1L387 & ( (JF1L770Q & JF1_av_ld_byte3_data[1]) ) ) );


--JF1L515 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~25 at LABCELL_X40_Y4_N48
JF1L515 = ( JF1_E_shift_rot_result[26] & ( (!JF1_R_ctrl_shift_rot_right) # (JF1_E_shift_rot_result[28]) ) ) # ( !JF1_E_shift_rot_result[26] & ( (JF1_R_ctrl_shift_rot_right & JF1_E_shift_rot_result[28]) ) );


--AE6_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X33_Y9_N28
--register power-up is low

AE6_av_readdata_pre[30] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[30],  ,  , VCC);


--TE1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X50_Y6_N36
TE1L25 = ( PG1_ram_block1a30 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a62 ) ) ) # ( !PG1_ram_block1a30 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a62 ) ) ) # ( PG1_ram_block1a30 & ( !PG1_address_reg_a[0] ) );


--JF1L694 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~21 at LABCELL_X36_Y7_N45
JF1L694 = ( EE3L2 & ( AE6_av_readdata_pre[30] & ( (!JF1L1149 & ((TE1L25) # (EE2L2))) ) ) ) # ( !EE3L2 & ( AE6_av_readdata_pre[30] & ( (!JF1L1149 & EE2L2) ) ) ) # ( EE3L2 & ( !AE6_av_readdata_pre[30] & ( (!JF1L1149 & TE1L25) ) ) );


--JF1L946 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~19 at LABCELL_X37_Y6_N51
JF1L946 = ( JF1_W_alu_result[26] & ( (!JF1L770Q & ((!JF1L387))) # (JF1L770Q & (JF1_av_ld_byte3_data[2])) ) ) # ( !JF1_W_alu_result[26] & ( (JF1L770Q & JF1_av_ld_byte3_data[2]) ) );


--AE6_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X31_Y9_N58
--register power-up is low

AE6_av_readdata_pre[8] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[8],  ,  , VCC);


--TE1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X31_Y9_N15
TE1L26 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a40 ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a8 ) );


--JF1L668 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~22 at LABCELL_X36_Y7_N39
JF1L668 = ( EE2L2 & ( (!JF1L1149 & (((EE3L2 & TE1L26)) # (AE6_av_readdata_pre[8]))) ) ) # ( !EE2L2 & ( (!JF1L1149 & (EE3L2 & TE1L26)) ) );


--JF1_av_ld_byte2_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X35_Y10_N52
--register power-up is low

JF1_av_ld_byte2_data[2] = DFFEAS(JF1L1038, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L938 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20 at LABCELL_X35_Y6_N48
JF1L938 = ( JF1L770Q & ( JF1_av_ld_byte2_data[2] ) ) # ( !JF1L770Q & ( (!JF1L387 & JF1_W_alu_result[18]) ) );


--AE6_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X33_Y7_N34
--register power-up is low

AE6_av_readdata_pre[22] = DFFEAS(AE6L33, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RG1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w22_n0_mux_dataout~0 at MLABCELL_X39_Y10_N48
RG1L1 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a22 & ( PG1_ram_block1a54 ) ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a22 ) ) # ( PG1_address_reg_a[0] & ( !PG1_ram_block1a22 & ( PG1_ram_block1a54 ) ) );


--JF1L686 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~23 at LABCELL_X37_Y8_N3
JF1L686 = ( !JF1L1149 & ( (!EE2L2 & (EE3L2 & (RG1L1))) # (EE2L2 & (((EE3L2 & RG1L1)) # (AE6_av_readdata_pre[22]))) ) );


--JF1_av_ld_byte2_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X33_Y8_N4
--register power-up is low

JF1_av_ld_byte2_data[3] = DFFEAS(JF1L1043, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L939 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~21 at LABCELL_X35_Y6_N15
JF1L939 = ( JF1L770Q & ( JF1L387 & ( JF1_av_ld_byte2_data[3] ) ) ) # ( JF1L770Q & ( !JF1L387 & ( JF1_av_ld_byte2_data[3] ) ) ) # ( !JF1L770Q & ( !JF1L387 & ( JF1_W_alu_result[19] ) ) );


--AE6_av_readdata_pre[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X36_Y9_N22
--register power-up is low

AE6_av_readdata_pre[23] = DFFEAS(AE6L35, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RG1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w23_n0_mux_dataout~0 at LABCELL_X33_Y10_N54
RG1L2 = ( PG1_ram_block1a55 & ( (PG1_address_reg_a[0]) # (PG1_ram_block1a23) ) ) # ( !PG1_ram_block1a55 & ( (PG1_ram_block1a23 & !PG1_address_reg_a[0]) ) );


--JF1L687 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~24 at LABCELL_X37_Y8_N57
JF1L687 = ( AE6_av_readdata_pre[23] & ( (!JF1L1149 & (((EE3L2 & RG1L2)) # (EE2L2))) ) ) # ( !AE6_av_readdata_pre[23] & ( (EE3L2 & (!JF1L1149 & RG1L2)) ) );


--AE6_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X35_Y10_N7
--register power-up is low

AE6_av_readdata_pre[10] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[10],  ,  , VCC);


--TE1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X45_Y4_N12
TE1L27 = ( PG1_ram_block1a42 & ( PG1_ram_block1a10 ) ) # ( !PG1_ram_block1a42 & ( PG1_ram_block1a10 & ( !PG1_address_reg_a[0] ) ) ) # ( PG1_ram_block1a42 & ( !PG1_ram_block1a10 & ( PG1_address_reg_a[0] ) ) );


--JF1L670 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~25 at LABCELL_X37_Y8_N27
JF1L670 = ( AE6_av_readdata_pre[10] & ( (!JF1L1149 & (((EE3L2 & TE1L27)) # (EE2L2))) ) ) # ( !AE6_av_readdata_pre[10] & ( (!JF1L1149 & (EE3L2 & TE1L27)) ) );


--JF1_av_ld_byte2_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X35_Y9_N52
--register power-up is low

JF1_av_ld_byte2_data[4] = DFFEAS(JF1L1048, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L940 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~22 at MLABCELL_X39_Y6_N0
JF1L940 = ( JF1L770Q & ( JF1_av_ld_byte2_data[4] ) ) # ( !JF1L770Q & ( (JF1_W_alu_result[20] & !JF1L387) ) );


--AE6_av_readdata_pre[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X29_Y7_N34
--register power-up is low

AE6_av_readdata_pre[24] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[24],  ,  , VCC);


--TE1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15 at LABCELL_X46_Y11_N21
TE1L28 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a56 ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a56 & ( PG1_ram_block1a24 ) ) ) # ( !PG1_address_reg_a[0] & ( !PG1_ram_block1a56 & ( PG1_ram_block1a24 ) ) );


--JF1L688 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~26 at LABCELL_X36_Y7_N54
JF1L688 = ( EE3L2 & ( TE1L28 & ( !JF1L1149 ) ) ) # ( !EE3L2 & ( TE1L28 & ( (AE6_av_readdata_pre[24] & (!JF1L1149 & EE2L2)) ) ) ) # ( EE3L2 & ( !TE1L28 & ( (AE6_av_readdata_pre[24] & (!JF1L1149 & EE2L2)) ) ) ) # ( !EE3L2 & ( !TE1L28 & ( (AE6_av_readdata_pre[24] & (!JF1L1149 & EE2L2)) ) ) );


--JF1_av_ld_byte2_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X33_Y8_N19
--register power-up is low

JF1_av_ld_byte2_data[5] = DFFEAS(JF1L1053, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L941 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~23 at LABCELL_X35_Y6_N3
JF1L941 = ( JF1_W_alu_result[21] & ( (!JF1L770Q & (!JF1L387)) # (JF1L770Q & ((JF1_av_ld_byte2_data[5]))) ) ) # ( !JF1_W_alu_result[21] & ( (JF1L770Q & JF1_av_ld_byte2_data[5]) ) );


--AE6_av_readdata_pre[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X36_Y9_N37
--register power-up is low

AE6_av_readdata_pre[25] = DFFEAS(AE6L38, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16 at LABCELL_X46_Y11_N15
TE1L29 = ( PG1_ram_block1a25 & ( PG1_ram_block1a57 ) ) # ( !PG1_ram_block1a25 & ( PG1_ram_block1a57 & ( PG1_address_reg_a[0] ) ) ) # ( PG1_ram_block1a25 & ( !PG1_ram_block1a57 & ( !PG1_address_reg_a[0] ) ) );


--JF1L689 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~27 at LABCELL_X36_Y9_N9
JF1L689 = ( !JF1L1149 & ( TE1L29 & ( ((EE2L2 & AE6_av_readdata_pre[25])) # (EE3L2) ) ) ) # ( !JF1L1149 & ( !TE1L29 & ( (EE2L2 & AE6_av_readdata_pre[25]) ) ) );


--AE6_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X36_Y8_N55
--register power-up is low

AE6_av_readdata_pre[17] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[17],  ,  , VCC);


--TE1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17 at LABCELL_X36_Y8_N24
TE1L30 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a17 & ( PG1_ram_block1a49 ) ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a17 ) ) # ( PG1_address_reg_a[0] & ( !PG1_ram_block1a17 & ( PG1_ram_block1a49 ) ) );


--JF1L680 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~28 at LABCELL_X36_Y8_N48
JF1L680 = ( EE3L2 & ( EE2L2 & ( ((AE6_av_readdata_pre[17]) # (TE1L30)) # (JF1L1149) ) ) ) # ( !EE3L2 & ( EE2L2 & ( (AE6_av_readdata_pre[17]) # (JF1L1149) ) ) ) # ( EE3L2 & ( !EE2L2 & ( (TE1L30) # (JF1L1149) ) ) ) # ( !EE3L2 & ( !EE2L2 & ( JF1L1149 ) ) );


--AE6_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X33_Y9_N20
--register power-up is low

AE6_av_readdata_pre[19] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[19],  ,  , VCC);


--JF1L1041 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~2 at LABCELL_X50_Y10_N39
JF1L1041 = ( PG1_ram_block1a19 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a51 ) ) ) # ( !PG1_ram_block1a19 & ( PG1_address_reg_a[0] & ( PG1_ram_block1a51 ) ) ) # ( PG1_ram_block1a19 & ( !PG1_address_reg_a[0] ) );


--JF1L683 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~29 at MLABCELL_X39_Y9_N12
JF1L683 = ( AE6_av_readdata_pre[19] & ( EE2L2 ) ) # ( !AE6_av_readdata_pre[19] & ( EE2L2 & ( (!JF1L326) # ((JF1L1041 & EE3L2)) ) ) ) # ( AE6_av_readdata_pre[19] & ( !EE2L2 & ( (!JF1L326) # ((JF1L1041 & EE3L2)) ) ) ) # ( !AE6_av_readdata_pre[19] & ( !EE2L2 & ( (!JF1L326) # ((JF1L1041 & EE3L2)) ) ) );


--AE6_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X31_Y10_N4
--register power-up is low

AE6_av_readdata_pre[18] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[18],  ,  , VCC);


--JF1L681 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~30 at LABCELL_X35_Y10_N39
JF1L681 = ( PG1_address_reg_a[0] & ( (PG1_ram_block1a50 & EE3L2) ) ) # ( !PG1_address_reg_a[0] & ( (PG1_ram_block1a18 & EE3L2) ) );


--JF1L682 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~31 at LABCELL_X37_Y8_N51
JF1L682 = ( EE2L2 & ( JF1L1149 & ( JF1L1146 ) ) ) # ( !EE2L2 & ( JF1L1149 & ( JF1L1146 ) ) ) # ( EE2L2 & ( !JF1L1149 & ( ((JF1L681) # (AE6_av_readdata_pre[18])) # (JF1L1146) ) ) ) # ( !EE2L2 & ( !JF1L1149 & ( (JF1L681) # (JF1L1146) ) ) );


--AE6_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X39_Y9_N2
--register power-up is low

AE6_av_readdata_pre[20] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[20],  ,  , VCC);


--JF1L1046 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3 at MLABCELL_X39_Y9_N3
JF1L1046 = (!PG1_address_reg_a[0] & (PG1_ram_block1a20)) # (PG1_address_reg_a[0] & ((PG1_ram_block1a52)));


--JF1L684 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~32 at MLABCELL_X39_Y9_N9
JF1L684 = ( AE6_av_readdata_pre[20] & ( EE2L2 ) ) # ( !AE6_av_readdata_pre[20] & ( EE2L2 & ( (!JF1L326) # ((JF1L1046 & EE3L2)) ) ) ) # ( AE6_av_readdata_pre[20] & ( !EE2L2 & ( (!JF1L326) # ((JF1L1046 & EE3L2)) ) ) ) # ( !AE6_av_readdata_pre[20] & ( !EE2L2 & ( (!JF1L326) # ((JF1L1046 & EE3L2)) ) ) );


--JF1_av_ld_byte2_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X35_Y9_N43
--register power-up is low

JF1_av_ld_byte2_data[0] = DFFEAS(JF1L1032, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L936 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~24 at LABCELL_X37_Y6_N57
JF1L936 = ( JF1L770Q & ( JF1L387 & ( JF1_av_ld_byte2_data[0] ) ) ) # ( JF1L770Q & ( !JF1L387 & ( JF1_av_ld_byte2_data[0] ) ) ) # ( !JF1L770Q & ( !JF1L387 & ( JF1_W_alu_result[16] ) ) );


--AE6_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X29_Y10_N44
--register power-up is low

AE6_av_readdata_pre[6] = DFFEAS(AE6L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18 at LABCELL_X48_Y12_N12
TE1L31 = ( PG1_ram_block1a38 & ( (PG1_address_reg_a[0]) # (PG1_ram_block1a6) ) ) # ( !PG1_ram_block1a38 & ( (PG1_ram_block1a6 & !PG1_address_reg_a[0]) ) );


--JF1L666 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~33 at LABCELL_X37_Y8_N42
JF1L666 = ( TE1L31 & ( (!JF1L1149 & (((EE2L2 & AE6L12Q)) # (EE3L2))) ) ) # ( !TE1L31 & ( (EE2L2 & (!JF1L1149 & AE6L12Q)) ) );


--JF1_av_ld_byte2_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X36_Y8_N23
--register power-up is low

JF1_av_ld_byte2_data[1] = DFFEAS(JF1L1035, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L937 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~25 at MLABCELL_X39_Y6_N33
JF1L937 = ( JF1L770Q & ( JF1L387 & ( JF1L1022Q ) ) ) # ( JF1L770Q & ( !JF1L387 & ( JF1L1022Q ) ) ) # ( !JF1L770Q & ( !JF1L387 & ( JF1_W_alu_result[17] ) ) );


--AE6_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X30_Y5_N10
--register power-up is low

AE6_av_readdata_pre[7] = DFFEAS(AE6L15, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19 at MLABCELL_X39_Y10_N9
TE1L32 = ( PG1_ram_block1a39 & ( PG1_ram_block1a7 ) ) # ( !PG1_ram_block1a39 & ( PG1_ram_block1a7 & ( !PG1_address_reg_a[0] ) ) ) # ( PG1_ram_block1a39 & ( !PG1_ram_block1a7 & ( PG1_address_reg_a[0] ) ) );


--JF1L667 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~34 at LABCELL_X37_Y8_N45
JF1L667 = ( !JF1L1149 & ( (!EE2L2 & (EE3L2 & ((TE1L32)))) # (EE2L2 & (((EE3L2 & TE1L32)) # (AE6_av_readdata_pre[7]))) ) );


--JF1L489 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~26 at LABCELL_X40_Y3_N18
JF1L489 = (!JF1L779Q & (JF1_E_shift_rot_result[0])) # (JF1L779Q & ((JF1_E_shift_rot_result[2])));


--JF1L300 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X43_Y4_N15
JF1L300 = ( JF1_D_iw[23] & ( (JF1_D_iw[18]) # (JF1L248) ) ) # ( !JF1_D_iw[23] & ( (!JF1L248 & JF1_D_iw[18]) ) );


--JF1L301 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X43_Y4_N24
JF1L301 = ( JF1L634 & ( JF1L267 ) ) # ( !JF1L634 & ( JF1L267 & ( (JF1L300 & (JF1L265 & !JF1L621)) ) ) ) # ( JF1L634 & ( !JF1L267 ) ) # ( !JF1L634 & ( !JF1L267 & ( (JF1L300 & (JF1L265 & ((!JF1L257) # (!JF1L621)))) ) ) );


--JF1L298 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2 at LABCELL_X43_Y4_N12
JF1L298 = ( JF1_D_iw[22] & ( (JF1_D_iw[17]) # (JF1L248) ) ) # ( !JF1_D_iw[22] & ( (!JF1L248 & JF1_D_iw[17]) ) );


--JF1L299 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3 at LABCELL_X43_Y4_N42
JF1L299 = ( JF1L634 & ( JF1L298 ) ) # ( !JF1L634 & ( JF1L298 ) ) # ( JF1L634 & ( !JF1L298 ) ) # ( !JF1L634 & ( !JF1L298 & ( (!JF1L265) # ((JF1L621 & ((JF1L267) # (JF1L257)))) ) ) );


--JF1L306 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~4 at LABCELL_X43_Y4_N33
JF1L306 = ( JF1_D_iw[26] & ( (JF1_D_iw[21]) # (JF1L248) ) ) # ( !JF1_D_iw[26] & ( (!JF1L248 & JF1_D_iw[21]) ) );


--JF1L307 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~5 at LABCELL_X43_Y4_N45
JF1L307 = ( JF1L634 & ( JF1L306 ) ) # ( !JF1L634 & ( JF1L306 ) ) # ( JF1L634 & ( !JF1L306 ) ) # ( !JF1L634 & ( !JF1L306 & ( (!JF1L265) # ((JF1L621 & ((JF1L257) # (JF1L267)))) ) ) );


--JF1L302 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6 at LABCELL_X43_Y4_N36
JF1L302 = ( JF1L248 & ( JF1_D_iw[24] ) ) # ( !JF1L248 & ( JF1_D_iw[19] ) );


--JF1L303 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7 at LABCELL_X43_Y4_N54
JF1L303 = ( JF1L634 & ( JF1L302 ) ) # ( !JF1L634 & ( JF1L302 ) ) # ( JF1L634 & ( !JF1L302 ) ) # ( !JF1L634 & ( !JF1L302 & ( (!JF1L265) # ((JF1L621 & ((JF1L267) # (JF1L257)))) ) ) );


--JF1L304 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8 at LABCELL_X43_Y4_N30
JF1L304 = (!JF1L248 & (JF1_D_iw[20])) # (JF1L248 & ((JF1_D_iw[25])));


--JF1L305 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9 at LABCELL_X43_Y4_N57
JF1L305 = ( JF1L634 & ( JF1L304 ) ) # ( !JF1L634 & ( JF1L304 ) ) # ( JF1L634 & ( !JF1L304 ) ) # ( !JF1L634 & ( !JF1L304 & ( (!JF1L265) # ((JF1L621 & ((JF1L257) # (JF1L267)))) ) ) );


--JF1L353 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X43_Y8_N54
JF1L353 = ( !JF1L635 & ( (!JF1L354 & !JF1L759) ) );


--JF1_D_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X43_Y4_N6
JF1_D_wr_dst_reg = ( JF1L305 & ( JF1L301 & ( JF1L353 ) ) ) # ( !JF1L305 & ( JF1L301 & ( JF1L353 ) ) ) # ( JF1L305 & ( !JF1L301 & ( JF1L353 ) ) ) # ( !JF1L305 & ( !JF1L301 & ( (JF1L353 & (((JF1L307) # (JF1L299)) # (JF1L303))) ) ) );


--YD4_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|rp_valid at LABCELL_X27_Y10_N54
YD4_rp_valid = ( ZD4_mem[0][87] & ( (AE4_read_latency_shift_reg[0]) # (ZD4_mem_used[0]) ) ) # ( !ZD4_mem[0][87] & ( AE4_read_latency_shift_reg[0] ) );


--VE4L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X27_Y10_N6
VE4L15 = ( ZD4_mem_used[0] & ( ZD4_mem[0][87] & ( !ZD4_mem[0][19] ) ) ) # ( !ZD4_mem_used[0] & ( ZD4_mem[0][87] & ( (!VE4_burst_uncompress_address_base[1] & !VE4_burst_uncompress_address_offset[1]) ) ) ) # ( ZD4_mem_used[0] & ( !ZD4_mem[0][87] & ( (!AE4_read_latency_shift_reg[0] & (!VE4_burst_uncompress_address_base[1] & ((!VE4_burst_uncompress_address_offset[1])))) # (AE4_read_latency_shift_reg[0] & (((!ZD4_mem[0][19])))) ) ) ) # ( !ZD4_mem_used[0] & ( !ZD4_mem[0][87] & ( (!VE4_burst_uncompress_address_base[1] & !VE4_burst_uncompress_address_offset[1]) ) ) );


--AE4_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[0] at FF_X18_Y14_N32
--register power-up is low

AE4_av_readdata_pre[0] = DFFEAS(AC1L99, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X27_Y10_N12
TE1L6 = ( ZD4_mem[0][88] & ( AE4_av_readdata_pre[0] & ( (YD4_rp_valid & (((JE1_data_reg[0] & ZD4_mem[0][52])) # (VE4L15))) ) ) ) # ( !ZD4_mem[0][88] & ( AE4_av_readdata_pre[0] & ( (YD4_rp_valid & ((!ZD4_mem[0][52] & ((VE4L15))) # (ZD4_mem[0][52] & (JE1_data_reg[0] & !VE4L15)))) ) ) ) # ( ZD4_mem[0][88] & ( !AE4_av_readdata_pre[0] & ( (JE1_data_reg[0] & (ZD4_mem[0][52] & YD4_rp_valid)) ) ) ) # ( !ZD4_mem[0][88] & ( !AE4_av_readdata_pre[0] & ( (JE1_data_reg[0] & (ZD4_mem[0][52] & (YD4_rp_valid & !VE4L15))) ) ) );


--TE1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2 at LABCELL_X30_Y8_N27
TE1L7 = ( ZD10_out_payload[0] & ( ((ZD9_mem[0][52] & JE2_data_reg[0])) # (VE9L15) ) ) # ( !ZD10_out_payload[0] & ( (ZD9_mem[0][52] & JE2_data_reg[0]) ) );


--AE5_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0] at FF_X31_Y10_N34
--register power-up is low

AE5_av_readdata_pre[0] = DFFEAS(AE5L3, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE8_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0] at FF_X31_Y8_N17
--register power-up is low

AE8_av_readdata_pre[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[0],  ,  , VCC);


--AE10_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0] at FF_X31_Y8_N14
--register power-up is low

AE10_av_readdata_pre[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , NC1_readdata[0],  ,  , VCC);


--TE1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3 at LABCELL_X31_Y8_N12
TE1L8 = ( AE10_av_readdata_pre[0] & ( AE5_read_latency_shift_reg[0] & ( (!AE5_av_readdata_pre[0] & (!AE10_read_latency_shift_reg[0] & ((!AE8_read_latency_shift_reg[0]) # (!AE8_av_readdata_pre[0])))) ) ) ) # ( !AE10_av_readdata_pre[0] & ( AE5_read_latency_shift_reg[0] & ( (!AE5_av_readdata_pre[0] & ((!AE8_read_latency_shift_reg[0]) # (!AE8_av_readdata_pre[0]))) ) ) ) # ( AE10_av_readdata_pre[0] & ( !AE5_read_latency_shift_reg[0] & ( (!AE10_read_latency_shift_reg[0] & ((!AE8_read_latency_shift_reg[0]) # (!AE8_av_readdata_pre[0]))) ) ) ) # ( !AE10_av_readdata_pre[0] & ( !AE5_read_latency_shift_reg[0] & ( (!AE8_read_latency_shift_reg[0]) # (!AE8_av_readdata_pre[0]) ) ) );


--AE11_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|av_readdata_pre[0] at FF_X31_Y8_N50
--register power-up is low

AE11_av_readdata_pre[0] = DFFEAS(HC1_readdata[0], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4 at LABCELL_X31_Y8_N51
TE1L9 = ( AE11_av_readdata_pre[0] & ( ((EE2L1 & AE6_av_readdata_pre[0])) # (AE11_read_latency_shift_reg[0]) ) ) # ( !AE11_av_readdata_pre[0] & ( (EE2L1 & AE6_av_readdata_pre[0]) ) );


--TE1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5 at MLABCELL_X39_Y10_N12
TE1L10 = ( PG1_address_reg_a[0] & ( EE3L1 & ( (!PG1_ram_block1a32 & TE1L12) ) ) ) # ( !PG1_address_reg_a[0] & ( EE3L1 & ( (!PG1_ram_block1a0 & TE1L12) ) ) ) # ( PG1_address_reg_a[0] & ( !EE3L1 & ( TE1L12 ) ) ) # ( !PG1_address_reg_a[0] & ( !EE3L1 & ( TE1L12 ) ) );


--TE1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6 at LABCELL_X31_Y8_N24
TE1L11 = ( TE1L7 & ( TE1L9 ) ) # ( !TE1L7 & ( TE1L9 ) ) # ( TE1L7 & ( !TE1L9 & ( (!TE1L10) # ((!TE1L8) # ((JE2L35) # (TE1L6))) ) ) ) # ( !TE1L7 & ( !TE1L9 & ( (!TE1L10) # ((!TE1L8) # (TE1L6)) ) ) );


--JF1L1073 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at MLABCELL_X34_Y8_N27
JF1L1073 = ( JF1_av_ld_aligning_data & ( (!JF1_av_ld_align_cycle[1] & (((!JF1_av_ld_align_cycle[0] & JF1_W_alu_result[0])) # (JF1_W_alu_result[1]))) # (JF1_av_ld_align_cycle[1] & (JF1_W_alu_result[1] & (!JF1_av_ld_align_cycle[0] & JF1_W_alu_result[0]))) ) );


--JF1L973 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at MLABCELL_X34_Y8_N54
JF1L973 = ( JF1_av_ld_aligning_data & ( (!JF1_av_ld_align_cycle[1] & (((JF1_W_alu_result[0] & !JF1_av_ld_align_cycle[0])) # (JF1_W_alu_result[1]))) # (JF1_av_ld_align_cycle[1] & (JF1_W_alu_result[0] & (!JF1_av_ld_align_cycle[0] & JF1_W_alu_result[1]))) ) ) # ( !JF1_av_ld_aligning_data );


--JF1L656 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1 at LABCELL_X37_Y8_N36
JF1L656 = ( !JF1_D_iw[8] & ( (!JF1_D_iw[9] & !JF1_D_iw[10]) ) );


--JF1L657 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at MLABCELL_X39_Y8_N48
JF1L657 = ( JF1_D_iw[6] & ( (!JF1L317Q & JF1L656) ) );


--JF1L391 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X37_Y8_N39
JF1L391 = ( JF1_D_iw[8] & ( (!JF1_D_iw[9] & (JF1_W_ipending_reg[0] & !JF1_D_iw[10])) ) );


--JF1L392 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at MLABCELL_X39_Y8_N30
JF1L392 = ( JF1_W_ienable_reg[0] & ( JF1L656 & ( (!JF1_D_iw[6] & ((!JF1L317Q & (JF1L391)) # (JF1L317Q & ((JF1_W_bstatus_reg))))) # (JF1_D_iw[6] & (((JF1L317Q)))) ) ) ) # ( !JF1_W_ienable_reg[0] & ( JF1L656 & ( (!JF1_D_iw[6] & ((!JF1L317Q & (JF1L391)) # (JF1L317Q & ((JF1_W_bstatus_reg))))) ) ) ) # ( JF1_W_ienable_reg[0] & ( !JF1L656 & ( (!JF1_D_iw[6] & (JF1L391 & !JF1L317Q)) ) ) ) # ( !JF1_W_ienable_reg[0] & ( !JF1L656 & ( (!JF1_D_iw[6] & (JF1L391 & !JF1L317Q)) ) ) );


--JF1L393 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at MLABCELL_X39_Y8_N21
JF1L393 = ( JF1_W_estatus_reg & ( (!JF1L655 & (((JF1L392)) # (JF1L657))) # (JF1L655 & (((JF1_W_status_reg_pie)))) ) ) # ( !JF1_W_estatus_reg & ( (!JF1L655 & (JF1L392)) # (JF1L655 & ((JF1_W_status_reg_pie))) ) );


--JF1L355 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~26 at MLABCELL_X39_Y4_N12
JF1L355 = ( JF1L399 & ( (!JF1_R_ctrl_shift_rot & (((JF1L102)) # (JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[0])))) ) ) # ( !JF1L399 & ( (!JF1_R_ctrl_shift_rot & (!JF1_R_ctrl_logic & (JF1L102))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[0])))) ) );


--AE4_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[2] at FF_X18_Y14_N38
--register power-up is low

AE4_av_readdata_pre[2] = DFFEAS(AC1L131, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20 at LABCELL_X31_Y10_N39
TE1L33 = ( AE4_av_readdata_pre[2] & ( ((JE1_data_reg[2] & ZD4_mem[0][52])) # (VE4L15) ) ) # ( !AE4_av_readdata_pre[2] & ( (JE1_data_reg[2] & ZD4_mem[0][52]) ) );


--TE1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21 at LABCELL_X30_Y8_N39
TE1L34 = ( JE2_data_reg[2] & ( ((VE9L15 & ZD10_out_payload[2])) # (ZD9_mem[0][52]) ) ) # ( !JE2_data_reg[2] & ( (VE9L15 & ZD10_out_payload[2]) ) );


--AE8_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2] at FF_X29_Y8_N20
--register power-up is low

AE8_av_readdata_pre[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[2],  ,  , VCC);


--TE1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22 at LABCELL_X29_Y8_N18
TE1L35 = ( AE8_av_readdata_pre[2] & ( EE2L1 & ( (AE8_read_latency_shift_reg[0]) # (AE6_av_readdata_pre[2]) ) ) ) # ( !AE8_av_readdata_pre[2] & ( EE2L1 & ( AE6_av_readdata_pre[2] ) ) ) # ( AE8_av_readdata_pre[2] & ( !EE2L1 & ( AE8_read_latency_shift_reg[0] ) ) );


--TE1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23 at LABCELL_X33_Y10_N12
TE1L36 = ( PG1_ram_block1a34 & ( TE1L97 & ( (!EE3L1) # ((!PG1_address_reg_a[0] & !PG1_ram_block1a2)) ) ) ) # ( !PG1_ram_block1a34 & ( TE1L97 & ( ((!PG1_ram_block1a2) # (!EE3L1)) # (PG1_address_reg_a[0]) ) ) );


--TE1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24 at MLABCELL_X34_Y8_N48
TE1L37 = ( JE1L36 & ( TE1L34 & ( (((!TE1L36) # (TE1L35)) # (JE2L35)) # (TE1L33) ) ) ) # ( !JE1L36 & ( TE1L34 & ( ((!TE1L36) # (TE1L35)) # (JE2L35) ) ) ) # ( JE1L36 & ( !TE1L34 & ( ((!TE1L36) # (TE1L35)) # (TE1L33) ) ) ) # ( !JE1L36 & ( !TE1L34 & ( (!TE1L36) # (TE1L35) ) ) );


--JF1L659 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0 at MLABCELL_X39_Y8_N18
JF1L659 = ( JF1L656 & ( (JF1_D_iw[6] & JF1L317Q) ) );


--JF1L900 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]~0 at LABCELL_X37_Y8_N30
JF1L900 = ( JF1_D_iw[8] & ( (!JF1_D_iw[10] & (!JF1_D_iw[7] & (!JF1_D_iw[9] & !JF1_D_iw[6]))) ) ) # ( !JF1_D_iw[8] & ( (!JF1_D_iw[10] & (JF1_D_iw[7] & (!JF1_D_iw[9] & JF1_D_iw[6]))) ) );


--JF1L395 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[2]~3 at MLABCELL_X39_Y8_N3
JF1L395 = ( JF1_W_ipending_reg[2] & ( (JF1L900 & ((!JF1L659) # (JF1_W_ienable_reg[2]))) ) ) # ( !JF1_W_ipending_reg[2] & ( (JF1L659 & (JF1L900 & JF1_W_ienable_reg[2])) ) );


--JF1L753 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at MLABCELL_X34_Y8_N57
JF1L753 = ( JF1_W_alu_result[0] & ( (!JF1_av_ld_align_cycle[0] & ((!JF1_av_ld_align_cycle[1]) # (JF1_W_alu_result[1]))) # (JF1_av_ld_align_cycle[0] & (JF1_W_alu_result[1] & !JF1_av_ld_align_cycle[1])) ) ) # ( !JF1_W_alu_result[0] & ( (JF1_W_alu_result[1] & !JF1_av_ld_align_cycle[1]) ) );


--AE4_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[10] at FF_X18_Y13_N2
--register power-up is low

AE4_av_readdata_pre[10] = DFFEAS(AC1L103, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25 at LABCELL_X30_Y7_N12
TE1L38 = ( JE1_data_reg[10] & ( ((VE4L15 & AE4_av_readdata_pre[10])) # (ZD4_mem[0][52]) ) ) # ( !JE1_data_reg[10] & ( (VE4L15 & AE4_av_readdata_pre[10]) ) );


--TE1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26 at LABCELL_X30_Y8_N51
TE1L39 = ( JE2_data_reg[10] & ( ((ZD10_out_payload[10] & VE9L15)) # (ZD9_mem[0][52]) ) ) # ( !JE2_data_reg[10] & ( (ZD10_out_payload[10] & VE9L15) ) );


--AE3_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X33_Y9_N53
--register power-up is low

AE3_av_readdata_pre[10] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , CC1_ac,  ,  , VCC);


--AE5_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30] at FF_X29_Y6_N17
--register power-up is low

AE5_av_readdata_pre[30] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_W_alu_result[2],  ,  , VCC);


--TE1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27 at LABCELL_X29_Y6_N42
TE1L40 = ( AE5_read_latency_shift_reg[0] & ( AE5_av_readdata_pre[30] ) );


--TE1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28 at LABCELL_X33_Y9_N51
TE1L41 = ( AE3_av_readdata_pre[10] & ( AE1L3Q & ( (!AE3_read_latency_shift_reg[0] & (!YB1_readdata[10] & !TE1L40)) ) ) ) # ( !AE3_av_readdata_pre[10] & ( AE1L3Q & ( (!YB1_readdata[10] & !TE1L40) ) ) ) # ( AE3_av_readdata_pre[10] & ( !AE1L3Q & ( (!AE3_read_latency_shift_reg[0] & !TE1L40) ) ) ) # ( !AE3_av_readdata_pre[10] & ( !AE1L3Q & ( !TE1L40 ) ) );


--JF1_R_ctrl_ld_signed is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X37_Y9_N2
--register power-up is low

JF1_R_ctrl_ld_signed = DFFEAS(JF1L272, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L959 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X37_Y9_N6
JF1L959 = ( JF1L280 & ( (JF1_R_ctrl_ld_signed & JF1_av_ld_byte1_data[7]) ) ) # ( !JF1L280 & ( (JF1_av_ld_byte0_data[7] & JF1_R_ctrl_ld_signed) ) );


--JF1L993 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~0 at LABCELL_X35_Y10_N54
JF1L993 = ( JF1L959 & ( JF1L994 ) ) # ( !JF1L959 & ( JF1L994 & ( (!JF1_av_ld_aligning_data) # (JF1L995) ) ) ) # ( JF1L959 & ( !JF1L994 & ( (!JF1L995) # ((!JF1_av_ld_aligning_data & (TE1L27 & EE3L1))) ) ) ) # ( !JF1L959 & ( !JF1L994 & ( (!JF1_av_ld_aligning_data & ((!JF1L995) # ((TE1L27 & EE3L1)))) ) ) );


--JF1L988 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X37_Y9_N3
JF1L988 = ( JF1L973 ) # ( !JF1L973 & ( (!JF1L279) # (JF1_D_iw[4]) ) );


--JF1L947 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26 at MLABCELL_X39_Y4_N3
JF1L947 = ( JF1L387 & ( (JF1_av_ld_byte3_data[3] & JF1L770Q) ) ) # ( !JF1L387 & ( (!JF1L770Q & ((JF1_W_alu_result[27]))) # (JF1L770Q & (JF1_av_ld_byte3_data[3])) ) );


--AE4_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[3] at FF_X18_Y14_N41
--register power-up is low

AE4_av_readdata_pre[3] = DFFEAS(AC1L135, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29 at LABCELL_X31_Y10_N45
TE1L42 = ( JE1_data_reg[3] & ( ((AE4_av_readdata_pre[3] & VE4L15)) # (ZD4_mem[0][52]) ) ) # ( !JE1_data_reg[3] & ( (AE4_av_readdata_pre[3] & VE4L15) ) );


--TE1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30 at LABCELL_X30_Y8_N36
TE1L43 = ( ZD10_out_payload[3] & ( ((ZD9_mem[0][52] & JE2_data_reg[3])) # (VE9L15) ) ) # ( !ZD10_out_payload[3] & ( (ZD9_mem[0][52] & JE2_data_reg[3]) ) );


--AE8_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3] at FF_X29_Y8_N38
--register power-up is low

AE8_av_readdata_pre[3] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[3],  ,  , VCC);


--TE1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31 at LABCELL_X29_Y8_N36
TE1L44 = ( AE8_av_readdata_pre[3] & ( ((AE6_av_readdata_pre[3] & EE2L1)) # (AE8_read_latency_shift_reg[0]) ) ) # ( !AE8_av_readdata_pre[3] & ( (AE6_av_readdata_pre[3] & EE2L1) ) );


--ZB1_readdata[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[3] at FF_X30_Y14_N1
--register power-up is low

ZB1_readdata[3] = DFFEAS(ZB1L92, GLOBAL(VG1L41),  ,  , ZB1L81,  ,  ,  ,  );


--TE1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~32 at LABCELL_X33_Y10_N45
TE1L45 = ( PG1_ram_block1a35 & ( TE1L98 & ( (!EE3L1) # ((!PG1_ram_block1a3 & !PG1_address_reg_a[0])) ) ) ) # ( !PG1_ram_block1a35 & ( TE1L98 & ( (!EE3L1) # ((!PG1_ram_block1a3) # (PG1_address_reg_a[0])) ) ) );


--TE1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~33 at LABCELL_X35_Y8_N12
TE1L46 = ( TE1L43 & ( TE1L44 ) ) # ( !TE1L43 & ( TE1L44 ) ) # ( TE1L43 & ( !TE1L44 & ( ((!TE1L45) # ((JE1L36 & TE1L42))) # (JE2L35) ) ) ) # ( !TE1L43 & ( !TE1L44 & ( (!TE1L45) # ((JE1L36 & TE1L42)) ) ) );


--AE4_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[11] at FF_X18_Y13_N5
--register power-up is low

AE4_av_readdata_pre[11] = DFFEAS(AC1L107, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L996 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~1 at LABCELL_X35_Y9_N12
JF1L996 = ( AE6_av_readdata_pre[11] & ( YB1_readdata[11] & ( (AE1_read_latency_shift_reg[0]) # (EE2L1) ) ) ) # ( !AE6_av_readdata_pre[11] & ( YB1_readdata[11] & ( AE1_read_latency_shift_reg[0] ) ) ) # ( AE6_av_readdata_pre[11] & ( !YB1_readdata[11] & ( EE2L1 ) ) );


--JF1L997 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~2 at LABCELL_X37_Y9_N48
JF1L997 = ( PG1_address_reg_a[0] & ( !JF1L996 & ( (!JF1L1002 & ((!PG1_ram_block1a43) # (!EE3L1))) ) ) ) # ( !PG1_address_reg_a[0] & ( !JF1L996 & ( (!JF1L1002 & ((!PG1_ram_block1a11) # (!EE3L1))) ) ) );


--JF1L998 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3 at LABCELL_X35_Y8_N51
JF1L998 = ( JF1L753 & ( JF1L997 & ( (JF1_av_ld_aligning_data & JF1_av_ld_byte2_data[3]) ) ) ) # ( !JF1L753 & ( JF1L997 & ( (JF1_av_ld_aligning_data & JF1L959) ) ) ) # ( JF1L753 & ( !JF1L997 & ( (!JF1_av_ld_aligning_data) # (JF1_av_ld_byte2_data[3]) ) ) ) # ( !JF1L753 & ( !JF1L997 & ( (!JF1_av_ld_aligning_data) # (JF1L959) ) ) );


--JF1L948 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~27 at MLABCELL_X39_Y4_N30
JF1L948 = ( JF1L387 & ( (JF1_av_ld_byte3_data[4] & JF1L770Q) ) ) # ( !JF1L387 & ( (!JF1L770Q & ((JF1_W_alu_result[28]))) # (JF1L770Q & (JF1_av_ld_byte3_data[4])) ) );


--AE4_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[4] at FF_X18_Y14_N44
--register power-up is low

AE4_av_readdata_pre[4] = DFFEAS(AC1L139, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34 at MLABCELL_X34_Y9_N36
TE1L47 = ( JE2_data_reg[4] & ( ((VE9L15 & ZD10_out_payload[4])) # (ZD9_mem[0][52]) ) ) # ( !JE2_data_reg[4] & ( (VE9L15 & ZD10_out_payload[4]) ) );


--ZB1_readdata[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4] at FF_X30_Y14_N46
--register power-up is low

ZB1_readdata[4] = DFFEAS(ZB1L93, GLOBAL(VG1L41),  ,  , ZB1L81,  ,  ,  ,  );


--TE1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35 at LABCELL_X30_Y10_N30
TE1L48 = ( !AE3_read_latency_shift_reg[0] & ( AE3_av_readdata_pre[4] & ( (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # ((!YB1_readdata[4])))) # (AE2_read_latency_shift_reg[0] & (!ZB1_readdata[4] & ((!AE1L3Q) # (!YB1_readdata[4])))) ) ) ) # ( AE3_read_latency_shift_reg[0] & ( !AE3_av_readdata_pre[4] & ( (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # ((!YB1_readdata[4])))) # (AE2_read_latency_shift_reg[0] & (!ZB1_readdata[4] & ((!AE1L3Q) # (!YB1_readdata[4])))) ) ) ) # ( !AE3_read_latency_shift_reg[0] & ( !AE3_av_readdata_pre[4] & ( (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # ((!YB1_readdata[4])))) # (AE2_read_latency_shift_reg[0] & (!ZB1_readdata[4] & ((!AE1L3Q) # (!YB1_readdata[4])))) ) ) );


--AE8_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4] at FF_X29_Y6_N41
--register power-up is low

AE8_av_readdata_pre[4] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[4],  ,  , VCC);


--TE1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~36 at LABCELL_X29_Y6_N39
TE1L49 = ( AE5_av_readdata_pre[30] & ( ((AE8_read_latency_shift_reg[0] & AE8_av_readdata_pre[4])) # (AE5_read_latency_shift_reg[0]) ) ) # ( !AE5_av_readdata_pre[30] & ( (AE8_read_latency_shift_reg[0] & AE8_av_readdata_pre[4]) ) );


--TE1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~37 at MLABCELL_X34_Y10_N51
TE1L50 = ( EE3L1 & ( TE1L100 & ( ((!TE1L48) # ((JE2L35 & TE1L47))) # (TE1L13) ) ) ) # ( !EE3L1 & ( TE1L100 & ( (!TE1L48) # ((JE2L35 & TE1L47)) ) ) ) # ( EE3L1 & ( !TE1L100 ) ) # ( !EE3L1 & ( !TE1L100 ) );


--AE4_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[12] at FF_X18_Y13_N8
--register power-up is low

AE4_av_readdata_pre[12] = DFFEAS(AC1L111, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38 at LABCELL_X30_Y7_N54
TE1L51 = ( JE1_data_reg[12] & ( (JE1L36 & (((VE4L15 & AE4_av_readdata_pre[12])) # (ZD4_mem[0][52]))) ) ) # ( !JE1_data_reg[12] & ( (VE4L15 & (AE4_av_readdata_pre[12] & JE1L36)) ) );


--TE1L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39 at MLABCELL_X34_Y9_N21
TE1L52 = ( JE2_data_reg[12] & ( ((VE9L15 & ZD10_out_payload[12])) # (ZD9_mem[0][52]) ) ) # ( !JE2_data_reg[12] & ( (VE9L15 & ZD10_out_payload[12]) ) );


--AE3_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X35_Y9_N41
--register power-up is low

AE3_av_readdata_pre[12] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , UD2_b_non_empty,  ,  , VCC);


--TE1L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40 at LABCELL_X35_Y9_N39
TE1L53 = (!AE3_read_latency_shift_reg[0] & (AE1_read_latency_shift_reg[0] & (YB1_readdata[12]))) # (AE3_read_latency_shift_reg[0] & (((AE1_read_latency_shift_reg[0] & YB1_readdata[12])) # (AE3_av_readdata_pre[12])));


--JF1L1003 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4 at LABCELL_X37_Y9_N15
JF1L1003 = ( JF1L1005 & ( TE1L18 & ( (!JF1_av_ld_aligning_data & ((EE3L1) # (TE1L51))) ) ) ) # ( !JF1L1005 & ( TE1L18 ) ) # ( JF1L1005 & ( !TE1L18 & ( (!JF1_av_ld_aligning_data & TE1L51) ) ) ) # ( !JF1L1005 & ( !TE1L18 ) );


--JF1L949 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~28 at MLABCELL_X39_Y4_N51
JF1L949 = ( JF1_av_ld_byte3_data[5] & ( ((!JF1L387 & JF1_W_alu_result[29])) # (JF1L770Q) ) ) # ( !JF1_av_ld_byte3_data[5] & ( (!JF1L770Q & (!JF1L387 & JF1_W_alu_result[29])) ) );


--AE4_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[5] at FF_X18_Y14_N47
--register power-up is low

AE4_av_readdata_pre[5] = DFFEAS(AC1L143, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~41 at LABCELL_X30_Y8_N30
TE1L54 = ( ZD9_mem[0][52] & ( ((ZD10_out_payload[5] & VE9L15)) # (JE2_data_reg[5]) ) ) # ( !ZD9_mem[0][52] & ( (ZD10_out_payload[5] & VE9L15) ) );


--ZB1_readdata[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5] at FF_X30_Y14_N37
--register power-up is low

ZB1_readdata[5] = DFFEAS(ZB1L94, GLOBAL(VG1L41),  ,  , ZB1L81,  ,  ,  ,  );


--TE1L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42 at LABCELL_X30_Y10_N0
TE1L55 = ( AE3_read_latency_shift_reg[0] & ( ZB1_readdata[5] & ( (!AE3_av_readdata_pre[5] & (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[5])))) ) ) ) # ( !AE3_read_latency_shift_reg[0] & ( ZB1_readdata[5] & ( (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[5]))) ) ) ) # ( AE3_read_latency_shift_reg[0] & ( !ZB1_readdata[5] & ( (!AE3_av_readdata_pre[5] & ((!AE1L3Q) # (!YB1_readdata[5]))) ) ) ) # ( !AE3_read_latency_shift_reg[0] & ( !ZB1_readdata[5] & ( (!AE1L3Q) # (!YB1_readdata[5]) ) ) );


--AE8_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5] at FF_X29_Y6_N38
--register power-up is low

AE8_av_readdata_pre[5] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[5],  ,  , VCC);


--TE1L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~43 at LABCELL_X29_Y6_N36
TE1L56 = ( AE5_av_readdata_pre[30] & ( ((AE8_read_latency_shift_reg[0] & AE8_av_readdata_pre[5])) # (AE5_read_latency_shift_reg[0]) ) ) # ( !AE5_av_readdata_pre[30] & ( (AE8_read_latency_shift_reg[0] & AE8_av_readdata_pre[5]) ) );


--TE1L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~44 at MLABCELL_X34_Y10_N30
TE1L57 = ( EE3L1 & ( TE1L55 & ( ((!TE1L102) # ((TE1L54 & JE2L35))) # (TE1L17) ) ) ) # ( !EE3L1 & ( TE1L55 & ( (!TE1L102) # ((TE1L54 & JE2L35)) ) ) ) # ( EE3L1 & ( !TE1L55 ) ) # ( !EE3L1 & ( !TE1L55 ) );


--AE4_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[13] at FF_X18_Y13_N11
--register power-up is low

AE4_av_readdata_pre[13] = DFFEAS(AC1L115, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE3_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X30_Y9_N19
--register power-up is low

AE3_av_readdata_pre[13] = DFFEAS(AE3L23, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~45 at LABCELL_X30_Y9_N21
TE1L58 = ( AE3_read_latency_shift_reg[0] & ( ((AE1_read_latency_shift_reg[0] & YB1_readdata[13])) # (AE3_av_readdata_pre[13]) ) ) # ( !AE3_read_latency_shift_reg[0] & ( (AE1_read_latency_shift_reg[0] & YB1_readdata[13]) ) );


--JF1L1006 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~5 at LABCELL_X37_Y9_N30
JF1L1006 = ( PG1_address_reg_a[0] & ( PG1_ram_block1a45 & ( (!JF1_av_ld_aligning_data & ((!JF1L1010) # (EE3L1))) ) ) ) # ( !PG1_address_reg_a[0] & ( PG1_ram_block1a45 & ( (!JF1_av_ld_aligning_data & ((!JF1L1010) # ((PG1_ram_block1a13 & EE3L1)))) ) ) ) # ( PG1_address_reg_a[0] & ( !PG1_ram_block1a45 & ( (!JF1_av_ld_aligning_data & !JF1L1010) ) ) ) # ( !PG1_address_reg_a[0] & ( !PG1_ram_block1a45 & ( (!JF1_av_ld_aligning_data & ((!JF1L1010) # ((PG1_ram_block1a13 & EE3L1)))) ) ) );


--JF1L1007 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~6 at LABCELL_X35_Y9_N54
JF1L1007 = ( JF1L959 & ( ((JF1_av_ld_aligning_data & ((!JF1L753) # (JF1_av_ld_byte2_data[5])))) # (JF1L1006) ) ) # ( !JF1L959 & ( ((JF1L753 & (JF1_av_ld_byte2_data[5] & JF1_av_ld_aligning_data))) # (JF1L1006) ) );


--JF1L950 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29 at MLABCELL_X39_Y4_N48
JF1L950 = ( JF1_W_alu_result[30] & ( (!JF1L770Q & (!JF1L387)) # (JF1L770Q & ((JF1_av_ld_byte3_data[6]))) ) ) # ( !JF1_W_alu_result[30] & ( (JF1_av_ld_byte3_data[6] & JF1L770Q) ) );


--AE4_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[6] at FF_X18_Y14_N50
--register power-up is low

AE4_av_readdata_pre[6] = DFFEAS(AC1L147, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46 at MLABCELL_X34_Y9_N0
TE1L59 = ( JE2_data_reg[6] & ( ((ZD10_out_payload[6] & VE9L15)) # (ZD9_mem[0][52]) ) ) # ( !JE2_data_reg[6] & ( (ZD10_out_payload[6] & VE9L15) ) );


--ZB1_readdata[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[6] at FF_X30_Y14_N22
--register power-up is low

ZB1_readdata[6] = DFFEAS(ZB1L95, GLOBAL(VG1L41),  ,  , ZB1L81,  ,  ,  ,  );


--TE1L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47 at LABCELL_X30_Y10_N18
TE1L60 = ( !AE3_read_latency_shift_reg[0] & ( AE3_av_readdata_pre[6] & ( (!ZB1_readdata[6] & ((!YB1_readdata[6]) # ((!AE1L3Q)))) # (ZB1_readdata[6] & (!AE2_read_latency_shift_reg[0] & ((!YB1_readdata[6]) # (!AE1L3Q)))) ) ) ) # ( AE3_read_latency_shift_reg[0] & ( !AE3_av_readdata_pre[6] & ( (!ZB1_readdata[6] & ((!YB1_readdata[6]) # ((!AE1L3Q)))) # (ZB1_readdata[6] & (!AE2_read_latency_shift_reg[0] & ((!YB1_readdata[6]) # (!AE1L3Q)))) ) ) ) # ( !AE3_read_latency_shift_reg[0] & ( !AE3_av_readdata_pre[6] & ( (!ZB1_readdata[6] & ((!YB1_readdata[6]) # ((!AE1L3Q)))) # (ZB1_readdata[6] & (!AE2_read_latency_shift_reg[0] & ((!YB1_readdata[6]) # (!AE1L3Q)))) ) ) );


--AE8_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6] at FF_X29_Y6_N14
--register power-up is low

AE8_av_readdata_pre[6] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[6],  ,  , VCC);


--TE1L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48 at LABCELL_X29_Y6_N12
TE1L61 = ( AE8_av_readdata_pre[6] & ( AE5_read_latency_shift_reg[0] & ( (AE8_read_latency_shift_reg[0]) # (AE5_av_readdata_pre[30]) ) ) ) # ( !AE8_av_readdata_pre[6] & ( AE5_read_latency_shift_reg[0] & ( AE5_av_readdata_pre[30] ) ) ) # ( AE8_av_readdata_pre[6] & ( !AE5_read_latency_shift_reg[0] & ( AE8_read_latency_shift_reg[0] ) ) );


--TE1L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~49 at MLABCELL_X34_Y10_N3
TE1L62 = ( TE1L31 & ( TE1L60 & ( (!TE1L104) # (((TE1L59 & JE2L35)) # (EE3L1)) ) ) ) # ( !TE1L31 & ( TE1L60 & ( (!TE1L104) # ((TE1L59 & JE2L35)) ) ) ) # ( TE1L31 & ( !TE1L60 ) ) # ( !TE1L31 & ( !TE1L60 ) );


--AE4_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[14] at FF_X18_Y13_N14
--register power-up is low

AE4_av_readdata_pre[14] = DFFEAS(AC1L119, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50 at LABCELL_X31_Y10_N48
TE1L63 = ( JE1_data_reg[14] & ( (JE1L36 & (((AE4_av_readdata_pre[14] & VE4L15)) # (ZD4_mem[0][52]))) ) ) # ( !JE1_data_reg[14] & ( (AE4_av_readdata_pre[14] & (VE4L15 & JE1L36)) ) );


--TE1L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51 at MLABCELL_X34_Y9_N9
TE1L64 = (!VE9L15 & (((JE2_data_reg[14] & ZD9_mem[0][52])))) # (VE9L15 & (((JE2_data_reg[14] & ZD9_mem[0][52])) # (ZD10_out_payload[14])));


--AE3_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X35_Y9_N38
--register power-up is low

AE3_av_readdata_pre[14] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , CC1_woverflow,  ,  , VCC);


--TE1L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52 at LABCELL_X35_Y9_N36
TE1L65 = (!AE3_read_latency_shift_reg[0] & (AE1_read_latency_shift_reg[0] & (YB1_readdata[14]))) # (AE3_read_latency_shift_reg[0] & (((AE1_read_latency_shift_reg[0] & YB1_readdata[14])) # (AE3_av_readdata_pre[14])));


--JF1L1011 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~7 at LABCELL_X35_Y9_N3
JF1L1011 = ( JF1L1013 & ( EE3L1 & ( (!JF1_av_ld_aligning_data & ((TE1L63) # (TE1L19))) ) ) ) # ( !JF1L1013 & ( EE3L1 ) ) # ( JF1L1013 & ( !EE3L1 & ( (!JF1_av_ld_aligning_data & TE1L63) ) ) ) # ( !JF1L1013 & ( !EE3L1 ) );


--JF1L951 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~30 at MLABCELL_X39_Y4_N57
JF1L951 = ( JF1_W_alu_result[31] & ( JF1L387 & ( (JF1L1072Q & JF1L770Q) ) ) ) # ( !JF1_W_alu_result[31] & ( JF1L387 & ( (JF1L1072Q & JF1L770Q) ) ) ) # ( JF1_W_alu_result[31] & ( !JF1L387 & ( (!JF1L770Q) # (JF1L1072Q) ) ) ) # ( !JF1_W_alu_result[31] & ( !JF1L387 & ( (JF1L1072Q & JF1L770Q) ) ) );


--AE4_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[7] at FF_X18_Y14_N53
--register power-up is low

AE4_av_readdata_pre[7] = DFFEAS(AC1L151, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53 at MLABCELL_X28_Y8_N51
TE1L66 = ( JE1_data_reg[7] & ( ((AE4_av_readdata_pre[7] & VE4L15)) # (ZD4_mem[0][52]) ) ) # ( !JE1_data_reg[7] & ( (AE4_av_readdata_pre[7] & VE4L15) ) );


--TE1L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54 at MLABCELL_X34_Y7_N39
TE1L67 = ( ZD9_mem[0][52] & ( ((VE9L15 & ZD10_out_payload[7])) # (JE2_data_reg[7]) ) ) # ( !ZD9_mem[0][52] & ( (VE9L15 & ZD10_out_payload[7]) ) );


--AE8_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7] at FF_X30_Y6_N17
--register power-up is low

AE8_av_readdata_pre[7] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[7],  ,  , VCC);


--TE1L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55 at LABCELL_X30_Y6_N15
TE1L68 = ( AE8_read_latency_shift_reg[0] & ( ((EE2L1 & AE6_av_readdata_pre[7])) # (AE8_av_readdata_pre[7]) ) ) # ( !AE8_read_latency_shift_reg[0] & ( (EE2L1 & AE6_av_readdata_pre[7]) ) );


--ZB1_readdata[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7] at FF_X30_Y14_N19
--register power-up is low

ZB1_readdata[7] = DFFEAS(ZB1L96, GLOBAL(VG1L41),  ,  , ZB1L81,  ,  ,  ,  );


--TE1L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~56 at MLABCELL_X39_Y10_N18
TE1L69 = ( PG1_ram_block1a39 & ( PG1_ram_block1a7 & ( (TE1L105 & !EE3L1) ) ) ) # ( !PG1_ram_block1a39 & ( PG1_ram_block1a7 & ( (TE1L105 & ((!EE3L1) # (PG1_address_reg_a[0]))) ) ) ) # ( PG1_ram_block1a39 & ( !PG1_ram_block1a7 & ( (TE1L105 & ((!PG1_address_reg_a[0]) # (!EE3L1))) ) ) ) # ( !PG1_ram_block1a39 & ( !PG1_ram_block1a7 & ( TE1L105 ) ) );


--TE1L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57 at MLABCELL_X34_Y8_N21
TE1L70 = ( TE1L66 & ( JE2L35 & ( (((!TE1L69) # (JE1L36)) # (TE1L67)) # (TE1L68) ) ) ) # ( !TE1L66 & ( JE2L35 & ( ((!TE1L69) # (TE1L67)) # (TE1L68) ) ) ) # ( TE1L66 & ( !JE2L35 & ( ((!TE1L69) # (JE1L36)) # (TE1L68) ) ) ) # ( !TE1L66 & ( !JE2L35 & ( (!TE1L69) # (TE1L68) ) ) );


--AE4_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[15] at FF_X18_Y13_N17
--register power-up is low

AE4_av_readdata_pre[15] = DFFEAS(AC1L123, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE3_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X31_Y8_N32
--register power-up is low

AE3_av_readdata_pre[15] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , CC1_rvalid,  ,  , VCC);


--TE1L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58 at LABCELL_X31_Y8_N30
TE1L71 = ( AE1L3Q & ( ((AE3_read_latency_shift_reg[0] & AE3_av_readdata_pre[15])) # (YB1_readdata[15]) ) ) # ( !AE1L3Q & ( (AE3_read_latency_shift_reg[0] & AE3_av_readdata_pre[15]) ) );


--JF1L1014 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~8 at MLABCELL_X39_Y9_N57
JF1L1014 = ( PG1_ram_block1a47 & ( PG1_address_reg_a[0] & ( (!JF1_av_ld_aligning_data & ((!JF1L1018) # (EE3L1))) ) ) ) # ( !PG1_ram_block1a47 & ( PG1_address_reg_a[0] & ( (!JF1L1018 & !JF1_av_ld_aligning_data) ) ) ) # ( PG1_ram_block1a47 & ( !PG1_address_reg_a[0] & ( (!JF1_av_ld_aligning_data & ((!JF1L1018) # ((PG1_ram_block1a15 & EE3L1)))) ) ) ) # ( !PG1_ram_block1a47 & ( !PG1_address_reg_a[0] & ( (!JF1_av_ld_aligning_data & ((!JF1L1018) # ((PG1_ram_block1a15 & EE3L1)))) ) ) );


--JF1L1015 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~9 at LABCELL_X37_Y9_N54
JF1L1015 = ( JF1L1014 ) # ( !JF1L1014 & ( (JF1_av_ld_aligning_data & ((!JF1L753 & (JF1L959)) # (JF1L753 & ((JF1_av_ld_byte2_data[7]))))) ) );


--JF1L356 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~27 at MLABCELL_X39_Y4_N15
JF1L356 = ( JF1L106 & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic) # ((JF1L400)))) # (JF1_R_ctrl_shift_rot & (((JF1L448Q)))) ) ) # ( !JF1L106 & ( (!JF1_R_ctrl_shift_rot & (JF1_R_ctrl_logic & (JF1L400))) # (JF1_R_ctrl_shift_rot & (((JF1L448Q)))) ) );


--AE4_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[1] at FF_X18_Y14_N35
--register power-up is low

AE4_av_readdata_pre[1] = DFFEAS(AC1L127, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59 at LABCELL_X30_Y8_N21
TE1L72 = ( JE2_data_reg[1] & ( ((ZD10_out_payload[1] & VE9L15)) # (ZD9_mem[0][52]) ) ) # ( !JE2_data_reg[1] & ( (ZD10_out_payload[1] & VE9L15) ) );


--AE10_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1] at FF_X28_Y8_N2
--register power-up is low

AE10_av_readdata_pre[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , NC1_readdata[1],  ,  , VCC);


--TE1L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60 at LABCELL_X36_Y10_N3
TE1L73 = ( AE3_av_readdata_pre[1] & ( ZB1_readdata[1] & ( (!AE2_read_latency_shift_reg[0] & (!AE3_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[1])))) ) ) ) # ( !AE3_av_readdata_pre[1] & ( ZB1_readdata[1] & ( (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[1]))) ) ) ) # ( AE3_av_readdata_pre[1] & ( !ZB1_readdata[1] & ( (!AE3_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[1]))) ) ) ) # ( !AE3_av_readdata_pre[1] & ( !ZB1_readdata[1] & ( (!AE1L3Q) # (!YB1_readdata[1]) ) ) );


--AE8_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1] at FF_X29_Y7_N32
--register power-up is low

AE8_av_readdata_pre[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_readdata[1],  ,  , VCC);


--TE1L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61 at LABCELL_X29_Y7_N30
TE1L74 = ( AE8_av_readdata_pre[1] & ( AE6_av_readdata_pre[1] & ( ((AE6_read_latency_shift_reg[0] & ((!ZD6_mem[0][84]) # (!ZD6_mem[0][66])))) # (AE8_read_latency_shift_reg[0]) ) ) ) # ( !AE8_av_readdata_pre[1] & ( AE6_av_readdata_pre[1] & ( (AE6_read_latency_shift_reg[0] & ((!ZD6_mem[0][84]) # (!ZD6_mem[0][66]))) ) ) ) # ( AE8_av_readdata_pre[1] & ( !AE6_av_readdata_pre[1] & ( AE8_read_latency_shift_reg[0] ) ) );


--TE1L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62 at LABCELL_X35_Y8_N30
TE1L75 = ( TE1L72 & ( TE1L73 & ( (!TE1L107) # (((TE1L14 & EE3L1)) # (JE2L35)) ) ) ) # ( !TE1L72 & ( TE1L73 & ( (!TE1L107) # ((TE1L14 & EE3L1)) ) ) ) # ( TE1L72 & ( !TE1L73 ) ) # ( !TE1L72 & ( !TE1L73 ) );


--JF1L394 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~4 at MLABCELL_X39_Y8_N0
JF1L394 = (JF1L900 & ((!JF1L659 & (JF1_W_ipending_reg[1])) # (JF1L659 & ((JF1_W_ienable_reg[1])))));


--AE4_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[8] at FF_X18_Y14_N56
--register power-up is low

AE4_av_readdata_pre[8] = DFFEAS(AC1L155, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63 at LABCELL_X31_Y9_N12
TE1L76 = ( ZD4_mem[0][52] & ( (JE1L36 & (((VE4L15 & AE4_av_readdata_pre[8])) # (JE1_data_reg[8]))) ) ) # ( !ZD4_mem[0][52] & ( (VE4L15 & (JE1L36 & AE4_av_readdata_pre[8])) ) );


--TE1L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64 at LABCELL_X31_Y9_N36
TE1L77 = ( ZD9_mem[0][52] & ( ((VE9L15 & ZD10_out_payload[8])) # (JE2_data_reg[8]) ) ) # ( !ZD9_mem[0][52] & ( (VE9L15 & ZD10_out_payload[8]) ) );


--TE1L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~65 at LABCELL_X31_Y9_N57
TE1L78 = ( EE2L1 & ( (!TE1L40 & !AE6_av_readdata_pre[8]) ) ) # ( !EE2L1 & ( !TE1L40 ) );


--AE3_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X29_Y9_N34
--register power-up is low

AE3_av_readdata_pre[8] = DFFEAS(CC1L64, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~66 at LABCELL_X31_Y9_N18
TE1L79 = ( PG1_address_reg_a[0] & ( (TE1L108 & ((!PG1_ram_block1a40) # (!EE3L1))) ) ) # ( !PG1_address_reg_a[0] & ( (TE1L108 & ((!PG1_ram_block1a8) # (!EE3L1))) ) );


--TE1L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~67 at LABCELL_X31_Y9_N54
TE1L80 = ( !TE1L76 & ( (TE1L79 & (TE1L78 & ((!JE2L35) # (!TE1L77)))) ) );


--JF1L989 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~10 at LABCELL_X35_Y9_N9
JF1L989 = ( TE1L80 & ( (JF1_av_ld_aligning_data & ((!JF1L753 & (JF1L959)) # (JF1L753 & ((JF1_av_ld_byte2_data[0]))))) ) ) # ( !TE1L80 & ( (!JF1_av_ld_aligning_data) # ((!JF1L753 & (JF1L959)) # (JF1L753 & ((JF1_av_ld_byte2_data[0])))) ) );


--AE4_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|av_readdata_pre[9] at FF_X18_Y14_N59
--register power-up is low

AE4_av_readdata_pre[9] = DFFEAS(AC1L159, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~68 at LABCELL_X30_Y7_N33
TE1L81 = ( AE4_av_readdata_pre[9] & ( ((JE1_data_reg[9] & ZD4_mem[0][52])) # (VE4L15) ) ) # ( !AE4_av_readdata_pre[9] & ( (JE1_data_reg[9] & ZD4_mem[0][52]) ) );


--TE1L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~69 at LABCELL_X30_Y8_N15
TE1L82 = ( JE2_data_reg[9] & ( ((ZD10_out_payload[9] & VE9L15)) # (ZD9_mem[0][52]) ) ) # ( !JE2_data_reg[9] & ( (ZD10_out_payload[9] & VE9L15) ) );


--AE3_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X29_Y9_N7
--register power-up is low

AE3_av_readdata_pre[9] = DFFEAS(CC1_av_readdata[9], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~70 at LABCELL_X33_Y9_N30
TE1L83 = ( AE3_av_readdata_pre[9] & ( (!AE3_read_latency_shift_reg[0] & (!TE1L40 & ((!AE1L3Q) # (!YB1_readdata[9])))) ) ) # ( !AE3_av_readdata_pre[9] & ( (!TE1L40 & ((!AE1L3Q) # (!YB1_readdata[9]))) ) );


--JF1L990 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~11 at LABCELL_X36_Y8_N30
JF1L990 = ( EE3L1 & ( JF1L992 & ( ((!JF1_av_ld_aligning_data & TE1L20)) # (JF1L991) ) ) ) # ( !EE3L1 & ( JF1L992 & ( JF1L991 ) ) ) # ( EE3L1 & ( !JF1L992 & ( (!JF1_av_ld_aligning_data) # (JF1L959) ) ) ) # ( !EE3L1 & ( !JF1L992 & ( (!JF1_av_ld_aligning_data) # (JF1L959) ) ) );


--PD1L49 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X21_Y7_N57
PD1L49 = AMPP_FUNCTION(!K1_splitter_nodes_receive_0[3], !Q1_virtual_ir_scan_reg, !S1_state[4]);


--PD1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X21_Y7_N12
PD1L86 = AMPP_FUNCTION(!PD1_td_shift[0], !Q1_irf_reg[1][0], !PD1L49, !PD1_count[0], !PD1_user_saw_rvalid, !PD1_state);


--PD1L75 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X22_Y7_N27
PD1L75 = AMPP_FUNCTION(!PD1_td_shift[10], !PD1_count[9], !PD1_rdata[7]);


--CC1_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X27_Y9_N4
--register power-up is low

CC1_t_dav = DFFEAS(CC1L90, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PD1_write_stalled is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X22_Y7_N59
--register power-up is low

PD1_write_stalled = AMPP_FUNCTION(A1L6, PD1L107, !Q1_clr_reg, PD1L108);


--PD1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at MLABCELL_X21_Y7_N30
PD1L76 = AMPP_FUNCTION(!PD1_state, !Q1_irf_reg[1][0], !PD1_count[1], !PD1_td_shift[9], !PD1_user_saw_rvalid);


--PD1_td_shift[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X22_Y7_N40
--register power-up is low

PD1_td_shift[2] = AMPP_FUNCTION(A1L6, PD1L78, !Q1_clr_reg, PD1L62);


--PD1L77 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X22_Y7_N36
PD1L77 = AMPP_FUNCTION(!PD1L76, !PD1_count[9], !Q1_irf_reg[1][0], !S1_state[4], !PD1_write_stalled, !PD1_td_shift[2]);


--PD1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at MLABCELL_X21_Y7_N33
PD1L18 = AMPP_FUNCTION(!PD1_state, !Q1_irf_reg[1][0], !PD1_count[8], !A1L7, !S1_state[4]);


--PD1_rvalid0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X25_Y7_N56
--register power-up is low

PD1_rvalid0 = AMPP_FUNCTION(VG1L41, PD1L47, !KC1_r_sync_rst);


--UF1_monitor_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X21_Y6_N22
--register power-up is low

UF1_monitor_ready = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , UF1L11,  ,  , VCC);


--BG1_MonDReg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X22_Y6_N34
--register power-up is low

BG1_MonDReg[1] = DFFEAS(BG1L108, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--EG1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X17_Y5_N0
EG1L59 = ( EG1_sr[3] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[1]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[1]))) # (CG1L3) ) ) # ( !EG1_sr[3] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[1]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[1])))) ) );


--DG1_jdo[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X16_Y5_N14
--register power-up is low

DG1_jdo[0] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[0],  ,  , VCC);


--DG1_jdo[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X16_Y5_N47
--register power-up is low

DG1_jdo[36] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[36],  ,  , VCC);


--DG1_jdo[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X16_Y5_N44
--register power-up is low

DG1_jdo[37] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[37],  ,  , VCC);


--SF1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~0 at LABCELL_X23_Y5_N18
SF1L24 = (DG1_ir[1] & (!DG1_ir[0] & DG1_enable_action_strobe));


--SF1L25 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~1 at LABCELL_X16_Y5_N42
SF1L25 = ( !DG1_jdo[37] & ( (!DG1_jdo[36] & SF1L24) ) );


--DG1_take_action_ocimem_b is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X21_Y6_N54
DG1_take_action_ocimem_b = ( DG1_jdo[35] & ( DG1L70 ) );


--DG1_jdo[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X18_Y5_N38
--register power-up is low

DG1_jdo[3] = DFFEAS(DG1L11, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--BG1_jtag_ram_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X24_Y6_N49
--register power-up is low

BG1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , BG1_jtag_ram_rd,  ,  , VCC);


--BG1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at MLABCELL_X25_Y6_N27
BG1L106 = ( !BG1_MonAReg[3] & ( (BG1_MonAReg[2] & (!BG1_jtag_ram_rd_d1 & !BG1L42Q)) ) );


--BG1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X22_Y6_N30
BG1L107 = ( NG1_q_a[0] & ( (!DG1_take_action_ocimem_b & (((BG1_jtag_ram_rd_d1)) # (BG1L106))) # (DG1_take_action_ocimem_b & (((DG1_jdo[3])))) ) ) # ( !NG1_q_a[0] & ( (!DG1_take_action_ocimem_b & (BG1L106)) # (DG1_take_action_ocimem_b & ((DG1_jdo[3]))) ) );


--BG1_jtag_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X24_Y6_N8
--register power-up is low

BG1_jtag_rd_d1 = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , BG1_jtag_rd,  ,  , VCC);


--BG1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X24_Y6_N6
BG1L51 = ( BG1_jtag_rd_d1 & ( DG1_jdo[35] ) ) # ( !BG1_jtag_rd_d1 & ( DG1_jdo[35] & ( DG1L70 ) ) ) # ( BG1_jtag_rd_d1 & ( !DG1_jdo[35] & ( !DG1L70 ) ) );


--EC1L300 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~0 at MLABCELL_X25_Y4_N3
EC1L300 = ( EC1_m_state.000010000 & ( (EC1L128 & EC1_f_pop) ) );


--HF1_entry_1[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0] at FF_X29_Y4_N1
--register power-up is low

HF1_entry_1[0] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L69,  ,  , VCC);


--HF1_entry_0[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[0] at FF_X29_Y4_N55
--register power-up is low

HF1_entry_0[0] = DFFEAS(JE4L69, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[0]~28 at LABCELL_X30_Y4_N24
HF1L119 = ( HF1_entry_1[0] & ( (HF1_entry_0[0]) # (HF1L118Q) ) ) # ( !HF1_entry_1[0] & ( (!HF1L118Q & HF1_entry_0[0]) ) );


--EC1_active_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0] at FF_X30_Y4_N25
--register power-up is low

EC1_active_data[0] = DFFEAS(HF1L119, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L168 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr17~0 at MLABCELL_X28_Y2_N27
EC1L168 = ( !EC1_m_state.000010000 & ( !EC1_m_state.000000010 ) );


--EC1L161 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector116~0 at LABCELL_X30_Y4_N12
EC1L161 = ( EC1L301Q & ( HF1L119 & ( ((EC1_active_data[0]) # (EC1L168)) # (EC1L300) ) ) ) # ( !EC1L301Q & ( HF1L119 & ( ((!EC1L168 & EC1_active_data[0])) # (EC1L300) ) ) ) # ( EC1L301Q & ( !HF1L119 & ( (!EC1L300 & ((EC1_active_data[0]) # (EC1L168))) ) ) ) # ( !EC1L301Q & ( !HF1L119 & ( (!EC1L300 & (!EC1L168 & EC1_active_data[0])) ) ) );


--HF1_entry_1[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1] at FF_X33_Y4_N40
--register power-up is low

HF1_entry_1[1] = DFFEAS(HF1L58, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[1] at FF_X33_Y4_N34
--register power-up is low

HF1_entry_0[1] = DFFEAS(JE4L70, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[1]~29 at LABCELL_X30_Y4_N27
HF1L120 = ( HF1_entry_1[1] & ( (HF1_entry_0[1]) # (HF1L118Q) ) ) # ( !HF1_entry_1[1] & ( (!HF1L118Q & HF1_entry_0[1]) ) );


--EC1_active_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[1] at FF_X30_Y4_N28
--register power-up is low

EC1_active_data[1] = DFFEAS(HF1L120, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector115~0 at LABCELL_X30_Y4_N9
EC1L160 = ( EC1L303Q & ( EC1_active_data[1] & ( (!EC1L300) # (HF1L120) ) ) ) # ( !EC1L303Q & ( EC1_active_data[1] & ( (!EC1L300 & (!EC1L168)) # (EC1L300 & ((HF1L120))) ) ) ) # ( EC1L303Q & ( !EC1_active_data[1] & ( (!EC1L300 & (EC1L168)) # (EC1L300 & ((HF1L120))) ) ) ) # ( !EC1L303Q & ( !EC1_active_data[1] & ( (EC1L300 & HF1L120) ) ) );


--HF1_entry_1[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2] at FF_X33_Y4_N13
--register power-up is low

HF1_entry_1[2] = DFFEAS(HF1L60, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[2] at FF_X33_Y4_N43
--register power-up is low

HF1_entry_0[2] = DFFEAS(JE4L71, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[2]~30 at MLABCELL_X28_Y4_N18
HF1L121 = ( HF1_entry_0[2] & ( (!HF1L118Q) # (HF1_entry_1[2]) ) ) # ( !HF1_entry_0[2] & ( (HF1L118Q & HF1_entry_1[2]) ) );


--EC1_active_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2] at FF_X28_Y4_N19
--register power-up is low

EC1_active_data[2] = DFFEAS(HF1L121, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L159 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector114~0 at MLABCELL_X28_Y4_N24
EC1L159 = ( EC1L305Q & ( EC1L168 & ( (!EC1L300) # (HF1L121) ) ) ) # ( !EC1L305Q & ( EC1L168 & ( (EC1L300 & HF1L121) ) ) ) # ( EC1L305Q & ( !EC1L168 & ( (!EC1L300 & ((EC1_active_data[2]))) # (EC1L300 & (HF1L121)) ) ) ) # ( !EC1L305Q & ( !EC1L168 & ( (!EC1L300 & ((EC1_active_data[2]))) # (EC1L300 & (HF1L121)) ) ) );


--HF1_entry_1[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[3] at FF_X29_Y4_N4
--register power-up is low

HF1_entry_1[3] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L72,  ,  , VCC);


--HF1_entry_0[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[3] at FF_X29_Y4_N38
--register power-up is low

HF1_entry_0[3] = DFFEAS(JE4L72, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[3]~31 at MLABCELL_X28_Y4_N21
HF1L122 = (!HF1L118Q & (HF1_entry_0[3])) # (HF1L118Q & ((HF1_entry_1[3])));


--EC1_active_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3] at FF_X28_Y4_N22
--register power-up is low

EC1_active_data[3] = DFFEAS(HF1L122, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector113~0 at MLABCELL_X28_Y4_N45
EC1L158 = ( EC1L307Q & ( EC1L168 & ( (!EC1L300) # (HF1L122) ) ) ) # ( !EC1L307Q & ( EC1L168 & ( (HF1L122 & EC1L300) ) ) ) # ( EC1L307Q & ( !EC1L168 & ( (!EC1L300 & ((EC1_active_data[3]))) # (EC1L300 & (HF1L122)) ) ) ) # ( !EC1L307Q & ( !EC1L168 & ( (!EC1L300 & ((EC1_active_data[3]))) # (EC1L300 & (HF1L122)) ) ) );


--HF1_entry_1[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4] at FF_X33_Y4_N52
--register power-up is low

HF1_entry_1[4] = DFFEAS(HF1L63, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[4] at FF_X31_Y4_N55
--register power-up is low

HF1_entry_0[4] = DFFEAS(JE4L73, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[4]~32 at MLABCELL_X28_Y4_N48
HF1L123 = ( HF1_entry_1[4] & ( (HF1_entry_0[4]) # (HF1L118Q) ) ) # ( !HF1_entry_1[4] & ( (!HF1L118Q & HF1_entry_0[4]) ) );


--EC1_active_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4] at FF_X28_Y4_N49
--register power-up is low

EC1_active_data[4] = DFFEAS(HF1L123, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector112~0 at MLABCELL_X28_Y4_N0
EC1L157 = ( EC1L309Q & ( EC1L168 & ( (!EC1L300) # (HF1L123) ) ) ) # ( !EC1L309Q & ( EC1L168 & ( (EC1L300 & HF1L123) ) ) ) # ( EC1L309Q & ( !EC1L168 & ( (!EC1L300 & (EC1_active_data[4])) # (EC1L300 & ((HF1L123))) ) ) ) # ( !EC1L309Q & ( !EC1L168 & ( (!EC1L300 & (EC1_active_data[4])) # (EC1L300 & ((HF1L123))) ) ) );


--HF1_entry_1[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5] at FF_X28_Y4_N32
--register power-up is low

HF1_entry_1[5] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L74,  ,  , VCC);


--HF1_entry_0[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[5] at FF_X29_Y4_N7
--register power-up is low

HF1_entry_0[5] = DFFEAS(JE4L74, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[5]~33 at MLABCELL_X28_Y4_N51
HF1L124 = ( HF1_entry_0[5] & ( (!HF1L118Q) # (HF1_entry_1[5]) ) ) # ( !HF1_entry_0[5] & ( (HF1L118Q & HF1_entry_1[5]) ) );


--EC1_active_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5] at FF_X28_Y4_N52
--register power-up is low

EC1_active_data[5] = DFFEAS(HF1L124, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector111~0 at MLABCELL_X28_Y4_N9
EC1L156 = ( EC1L311Q & ( EC1L168 & ( (!EC1L300) # (HF1L124) ) ) ) # ( !EC1L311Q & ( EC1L168 & ( (HF1L124 & EC1L300) ) ) ) # ( EC1L311Q & ( !EC1L168 & ( (!EC1L300 & ((EC1_active_data[5]))) # (EC1L300 & (HF1L124)) ) ) ) # ( !EC1L311Q & ( !EC1L168 & ( (!EC1L300 & ((EC1_active_data[5]))) # (EC1L300 & (HF1L124)) ) ) );


--HF1_entry_1[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6] at FF_X33_Y4_N19
--register power-up is low

HF1_entry_1[6] = DFFEAS(HF1L66, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[6] at FF_X33_Y4_N25
--register power-up is low

HF1_entry_0[6] = DFFEAS(JE4L75, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[6]~34 at LABCELL_X30_Y4_N42
HF1L125 = ( HF1_entry_1[6] & ( (HF1_entry_0[6]) # (HF1L118Q) ) ) # ( !HF1_entry_1[6] & ( (!HF1L118Q & HF1_entry_0[6]) ) );


--EC1_active_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6] at FF_X30_Y4_N43
--register power-up is low

EC1_active_data[6] = DFFEAS(HF1L125, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector110~0 at LABCELL_X30_Y4_N0
EC1L155 = ( EC1L313Q & ( HF1L125 & ( ((EC1_active_data[6]) # (EC1L168)) # (EC1L300) ) ) ) # ( !EC1L313Q & ( HF1L125 & ( ((!EC1L168 & EC1_active_data[6])) # (EC1L300) ) ) ) # ( EC1L313Q & ( !HF1L125 & ( (!EC1L300 & ((EC1_active_data[6]) # (EC1L168))) ) ) ) # ( !EC1L313Q & ( !HF1L125 & ( (!EC1L300 & (!EC1L168 & EC1_active_data[6])) ) ) );


--HF1_entry_1[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7] at FF_X33_Y4_N10
--register power-up is low

HF1_entry_1[7] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L76,  ,  , VCC);


--HF1_entry_0[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[7] at FF_X33_Y4_N1
--register power-up is low

HF1_entry_0[7] = DFFEAS(JE4L76, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[7]~35 at LABCELL_X30_Y4_N45
HF1L126 = (!HF1L118Q & ((HF1_entry_0[7]))) # (HF1L118Q & (HF1_entry_1[7]));


--EC1_active_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7] at FF_X30_Y4_N46
--register power-up is low

EC1_active_data[7] = DFFEAS(HF1L126, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector109~0 at LABCELL_X30_Y4_N21
EC1L154 = ( EC1L315Q & ( EC1L300 & ( HF1L126 ) ) ) # ( !EC1L315Q & ( EC1L300 & ( HF1L126 ) ) ) # ( EC1L315Q & ( !EC1L300 & ( (EC1_active_data[7]) # (EC1L168) ) ) ) # ( !EC1L315Q & ( !EC1L300 & ( (!EC1L168 & EC1_active_data[7]) ) ) );


--HF1_entry_1[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8] at FF_X29_Y4_N25
--register power-up is low

HF1_entry_1[8] = DFFEAS(HF1L69, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[8] at FF_X29_Y4_N41
--register power-up is low

HF1_entry_0[8] = DFFEAS(JE4L77, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[8]~36 at MLABCELL_X28_Y4_N12
HF1L127 = (!HF1L118Q & (HF1_entry_0[8])) # (HF1L118Q & ((HF1_entry_1[8])));


--EC1_active_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8] at FF_X28_Y4_N13
--register power-up is low

EC1_active_data[8] = DFFEAS(HF1L127, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector108~0 at MLABCELL_X28_Y4_N36
EC1L153 = ( EC1_active_data[8] & ( (!EC1L300 & ((!EC1L168) # ((EC1L317Q)))) # (EC1L300 & (((HF1L127)))) ) ) # ( !EC1_active_data[8] & ( (!EC1L300 & (EC1L168 & ((EC1L317Q)))) # (EC1L300 & (((HF1L127)))) ) );


--HF1_entry_1[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[9] at FF_X28_Y4_N59
--register power-up is low

HF1_entry_1[9] = DFFEAS(HF1L71, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[9] at FF_X33_Y7_N25
--register power-up is low

HF1_entry_0[9] = DFFEAS(JE4L78, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[9]~37 at MLABCELL_X28_Y4_N15
HF1L128 = ( HF1_entry_0[9] & ( (!HF1L118Q) # (HF1_entry_1[9]) ) ) # ( !HF1_entry_0[9] & ( (HF1L118Q & HF1_entry_1[9]) ) );


--EC1_active_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9] at FF_X28_Y4_N16
--register power-up is low

EC1_active_data[9] = DFFEAS(HF1L128, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector107~0 at MLABCELL_X28_Y4_N39
EC1L152 = ( HF1L128 & ( ((!EC1L168 & (EC1_active_data[9])) # (EC1L168 & ((EC1L319Q)))) # (EC1L300) ) ) # ( !HF1L128 & ( (!EC1L300 & ((!EC1L168 & (EC1_active_data[9])) # (EC1L168 & ((EC1L319Q))))) ) );


--HF1_entry_1[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10] at FF_X29_Y4_N31
--register power-up is low

HF1_entry_1[10] = DFFEAS(HF1L73, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[10] at FF_X31_Y4_N19
--register power-up is low

HF1_entry_0[10] = DFFEAS(JE4L79, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[10]~38 at LABCELL_X30_Y4_N36
HF1L129 = (!HF1L118Q & ((HF1_entry_0[10]))) # (HF1L118Q & (HF1_entry_1[10]));


--EC1_active_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10] at FF_X30_Y4_N37
--register power-up is low

EC1_active_data[10] = DFFEAS(HF1L129, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector106~0 at LABCELL_X30_Y4_N48
EC1L151 = ( EC1_active_data[10] & ( (!EC1L300 & ((!EC1L168) # ((EC1L321Q)))) # (EC1L300 & (((HF1L129)))) ) ) # ( !EC1_active_data[10] & ( (!EC1L300 & (EC1L168 & ((EC1L321Q)))) # (EC1L300 & (((HF1L129)))) ) );


--HF1_entry_1[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11] at FF_X29_Y4_N13
--register power-up is low

HF1_entry_1[11] = DFFEAS( , GLOBAL(VG1L41),  ,  , HF1L115, JE4L80,  ,  , VCC);


--HF1_entry_0[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[11] at FF_X31_Y4_N22
--register power-up is low

HF1_entry_0[11] = DFFEAS(JE4L80, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[11]~39 at MLABCELL_X25_Y4_N36
HF1L130 = ( HF1_entry_1[11] & ( (HF1_entry_0[11]) # (HF1_rd_address) ) ) # ( !HF1_entry_1[11] & ( (!HF1_rd_address & HF1_entry_0[11]) ) );


--EC1_active_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11] at FF_X25_Y4_N37
--register power-up is low

EC1_active_data[11] = DFFEAS(HF1L130, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector105~0 at MLABCELL_X25_Y4_N15
EC1L150 = ( EC1L300 & ( HF1L130 ) ) # ( !EC1L300 & ( (!EC1L168 & (EC1_active_data[11])) # (EC1L168 & ((EC1L323Q))) ) );


--HF1_entry_1[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12] at FF_X29_Y4_N43
--register power-up is low

HF1_entry_1[12] = DFFEAS(HF1L76, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[12] at FF_X31_Y4_N25
--register power-up is low

HF1_entry_0[12] = DFFEAS(JE4L81, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[12]~40 at LABCELL_X30_Y4_N39
HF1L131 = (!HF1L118Q & ((HF1_entry_0[12]))) # (HF1L118Q & (HF1_entry_1[12]));


--EC1_active_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12] at FF_X30_Y4_N40
--register power-up is low

EC1_active_data[12] = DFFEAS(HF1L131, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector104~0 at LABCELL_X30_Y4_N51
EC1L149 = ( EC1_active_data[12] & ( (!EC1L300 & ((!EC1L168) # ((EC1L325Q)))) # (EC1L300 & (((HF1L131)))) ) ) # ( !EC1_active_data[12] & ( (!EC1L300 & (EC1L168 & ((EC1L325Q)))) # (EC1L300 & (((HF1L131)))) ) );


--HF1_entry_1[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13] at FF_X29_Y4_N46
--register power-up is low

HF1_entry_1[13] = DFFEAS(HF1L78, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[13] at FF_X28_Y5_N37
--register power-up is low

HF1_entry_0[13] = DFFEAS(JE4L82, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[13]~41 at LABCELL_X30_Y4_N54
HF1L132 = ( HF1_entry_1[13] & ( (HF1_entry_0[13]) # (HF1L118Q) ) ) # ( !HF1_entry_1[13] & ( (!HF1L118Q & HF1_entry_0[13]) ) );


--EC1_active_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13] at FF_X30_Y4_N55
--register power-up is low

EC1_active_data[13] = DFFEAS(HF1L132, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector103~0 at LABCELL_X30_Y4_N30
EC1L148 = ( EC1_active_data[13] & ( (!EC1L300 & ((!EC1L168) # ((EC1L327Q)))) # (EC1L300 & (((HF1L132)))) ) ) # ( !EC1_active_data[13] & ( (!EC1L300 & (EC1L168 & ((EC1L327Q)))) # (EC1L300 & (((HF1L132)))) ) );


--HF1_entry_1[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[14] at FF_X29_Y4_N49
--register power-up is low

HF1_entry_1[14] = DFFEAS(HF1L80, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[14] at FF_X29_Y4_N10
--register power-up is low

HF1_entry_0[14] = DFFEAS(JE4L83, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[14]~42 at MLABCELL_X25_Y4_N39
HF1L133 = ( HF1_entry_1[14] & ( (HF1_entry_0[14]) # (HF1_rd_address) ) ) # ( !HF1_entry_1[14] & ( (!HF1_rd_address & HF1_entry_0[14]) ) );


--EC1_active_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14] at FF_X25_Y4_N40
--register power-up is low

EC1_active_data[14] = DFFEAS(HF1L133, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector102~0 at MLABCELL_X25_Y4_N51
EC1L147 = ( HF1L133 & ( ((!EC1L168 & (EC1_active_data[14])) # (EC1L168 & ((EC1L329Q)))) # (EC1L300) ) ) # ( !HF1L133 & ( (!EC1L300 & ((!EC1L168 & (EC1_active_data[14])) # (EC1L168 & ((EC1L329Q))))) ) );


--HF1_entry_1[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15] at FF_X29_Y4_N52
--register power-up is low

HF1_entry_1[15] = DFFEAS(HF1L82, GLOBAL(VG1L41),  ,  , HF1L115,  ,  ,  ,  );


--HF1_entry_0[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[15] at FF_X29_Y4_N19
--register power-up is low

HF1_entry_0[15] = DFFEAS(JE4L84, GLOBAL(VG1L41),  ,  , HF1L54,  ,  ,  ,  );


--HF1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[15]~43 at LABCELL_X30_Y4_N57
HF1L134 = ( HF1_entry_1[15] & ( (HF1_entry_0[15]) # (HF1L118Q) ) ) # ( !HF1_entry_1[15] & ( (!HF1L118Q & HF1_entry_0[15]) ) );


--EC1_active_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15] at FF_X30_Y4_N59
--register power-up is low

EC1_active_data[15] = DFFEAS(HF1L134, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector101~0 at LABCELL_X30_Y4_N33
EC1L146 = ( EC1_active_data[15] & ( (!EC1L300 & ((!EC1L168) # ((EC1L331Q)))) # (EC1L300 & (((HF1L134)))) ) ) # ( !EC1_active_data[15] & ( (!EC1L300 & (EC1L168 & ((EC1L331Q)))) # (EC1L300 & (((HF1L134)))) ) );


--ED1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~1 at MLABCELL_X34_Y15_N12
ED1L72 = ( ED1_shiftreg_data[25] & ( ED1L71 ) );


--ED1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~1 at MLABCELL_X34_Y15_N6
ED1L3 = ( ED1_s_serial_protocol.STATE_2_RESTART_BIT & ( ED1_shiftreg_data[26] & ( (!HD1_middle_of_high_level) # ((HD1_middle_of_low_level & (ED1L2 & ED1_shiftreg_mask[26]))) ) ) ) # ( !ED1_s_serial_protocol.STATE_2_RESTART_BIT & ( ED1_shiftreg_data[26] & ( (HD1_middle_of_low_level & (ED1L2 & ED1_shiftreg_mask[26])) ) ) ) # ( ED1_s_serial_protocol.STATE_2_RESTART_BIT & ( !ED1_shiftreg_data[26] & ( !HD1_middle_of_high_level ) ) );


--ED1L131 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2 at MLABCELL_X34_Y15_N15
ED1L131 = ( ED1_shiftreg_mask[25] & ( ED1L71 ) );


--HC1L1 is nios_system:NiosII|nios_system_pin:pin|always0~0 at LABCELL_X27_Y8_N3
HC1L1 = ( !AE11_wait_latency_counter[1] & ( (!AE11_wait_latency_counter[0] & YB1L6) ) );


--HC1L3 is nios_system:NiosII|nios_system_pin:pin|data_out~0 at LABCELL_X27_Y8_N0
HC1L3 = ( YD11L2 & ( (!HC1L1 & (((HC1_data_out)))) # (HC1L1 & ((!YD11L1 & ((HC1_data_out))) # (YD11L1 & (JF1_d_writedata[0])))) ) ) # ( !YD11L2 & ( HC1_data_out ) );


--EC1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~0 at MLABCELL_X25_Y2_N45
EC1L123 = (!EC1_m_state.000100000 & ((!EC1L344Q) # ((EC1_m_count[1] & !EC1_m_count[0])))) # (EC1_m_state.000100000 & (EC1_m_count[1] & ((!EC1_m_count[0]))));


--EC1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~1 at MLABCELL_X25_Y2_N57
EC1L124 = ( !EC1_m_state.001000000 & ( (!EC1_m_state.000001000 & (EC1_m_state.000000001 & EC1L123)) ) );


--EC1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~2 at MLABCELL_X25_Y2_N39
EC1L125 = (EC1_m_count[0] & (!EC1_m_state.000100000 & ((!EC1_m_count[1]) # (!EC1L344Q))));


--EC1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~3 at MLABCELL_X25_Y2_N54
EC1L126 = ( EC1L100 & ( (EC1L125 & !EC1_refresh_request) ) ) # ( !EC1L100 & ( (EC1L125 & ((!EC1_m_state.000001000) # ((!EC1_refresh_request) # (!EC1L128)))) ) );


--EC1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~4 at MLABCELL_X25_Y2_N6
EC1L127 = ( EC1_m_state.000010000 & ( ((EC1L115 & EC1L124)) # (EC1L126) ) ) # ( !EC1_m_state.000010000 & ( ((EC1L124 & ((!EC1L112) # (EC1L115)))) # (EC1L126) ) );


--EC1_WideOr6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr6 at LABCELL_X23_Y2_N12
EC1_WideOr6 = (!EC1_i_state.011 & (!EC1L261Q & EC1_i_state.000));


--EC1_i_refs[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] at FF_X22_Y2_N23
--register power-up is low

EC1_i_refs[2] = DFFEAS(EC1L64, GLOBAL(VG1L41),  ,  , !KC1_r_sync_rst,  ,  ,  ,  );


--EC1_i_refs[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] at FF_X22_Y2_N25
--register power-up is low

EC1_i_refs[1] = DFFEAS(EC1L65, GLOBAL(VG1L41),  ,  , !KC1_r_sync_rst,  ,  ,  ,  );


--EC1_i_refs[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] at FF_X22_Y2_N35
--register power-up is low

EC1_i_refs[0] = DFFEAS(EC1L66, GLOBAL(VG1L41),  ,  , !KC1_r_sync_rst,  ,  ,  ,  );


--EC1L76 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~0 at LABCELL_X22_Y2_N18
EC1L76 = (EC1_i_refs[0] & (!EC1_i_refs[1] & !EC1_i_refs[2]));


--EC1L77 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~1 at LABCELL_X23_Y2_N3
EC1L77 = ( EC1L76 & ( ((!EC1_WideOr6 & EC1_i_next.111)) # (EC1_i_state.010) ) ) # ( !EC1L76 & ( (!EC1_WideOr6 & EC1_i_next.111) ) );


--EC1_i_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0] at FF_X23_Y2_N46
--register power-up is low

EC1_i_count[0] = DFFEAS(EC1L240, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L72 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~0 at LABCELL_X23_Y2_N27
EC1L72 = ( EC1_i_count[0] & ( EC1_i_state.011 ) ) # ( !EC1_i_count[0] & ( (EC1_i_state.011 & EC1_i_count[1]) ) );


--EC1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~1 at LABCELL_X23_Y2_N57
EC1L73 = ( EC1L261Q & ( (EC1L263Q) # (EC1_i_count[2]) ) ) # ( !EC1L261Q & ( ((EC1_i_count[2] & ((!EC1_i_state.000) # (EC1L72)))) # (EC1L263Q) ) );


--EC1L242 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~0 at LABCELL_X23_Y2_N33
EC1L242 = ( !EC1L261Q & ( (EC1_i_state.000 & ((!EC1_i_state.011) # ((EC1_i_count[2]) # (EC1_i_count[1])))) ) );


--EC1L243 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~1 at LABCELL_X23_Y2_N42
EC1L243 = ( EC1L242 & ( (!EC1_i_state.011 & (EC1_i_state.010)) # (EC1_i_state.011 & ((!EC1_i_count[0] $ (EC1_i_count[1])))) ) ) # ( !EC1L242 & ( EC1_i_count[1] ) );


--KC1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X21_Y4_N46
--register power-up is low

KC1_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , KC1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--KC1_r_sync_rst_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X34_Y2_N58
--register power-up is low

KC1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , KC1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--KC1L22 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X34_Y2_N48
KC1L22 = ( KC1_altera_reset_synchronizer_int_chain[2] & ( KC1_r_sync_rst_chain[3] ) );


--EC1L75 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector17~0 at LABCELL_X23_Y2_N0
EC1L75 = ( EC1L263Q ) # ( !EC1L263Q & ( (!EC1_WideOr6 & EC1_i_next.101) ) );


--EC1L247 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000~0 at LABCELL_X22_Y2_N0
EC1L247 = ( EC1_i_next.000 & ( EC1_WideOr6 ) ) # ( !EC1_i_next.000 & ( EC1_WideOr6 ) ) # ( EC1_i_next.000 & ( !EC1_WideOr6 ) );


--EC1L74 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector16~0 at LABCELL_X23_Y2_N9
EC1L74 = ( EC1_WideOr6 & ( ((!EC1L76 & EC1_i_state.010)) # (EC1_i_state.001) ) ) # ( !EC1_WideOr6 & ( (((!EC1L76 & EC1_i_state.010)) # (EC1_i_next.010)) # (EC1_i_state.001) ) );


--WC3L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0 at MLABCELL_X34_Y11_N24
WC3L6 = ( AD3_counter_reg_bit[5] & ( (AD3_counter_reg_bit[4] & (AD3_counter_reg_bit[6] & AD3_counter_reg_bit[3])) ) );


--WC3L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1 at MLABCELL_X34_Y11_N27
WC3L7 = ( WC3L6 & ( (AD3_counter_reg_bit[0] & (AD3_counter_reg_bit[2] & AD3_counter_reg_bit[1])) ) );


--WC3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2 at MLABCELL_X28_Y13_N48
WC3L8 = ( WC3_full_dff & ( RC1_read_left_channel & ( (YB1L13 & RC1L69) ) ) ) # ( WC3_full_dff & ( !RC1_read_left_channel & ( (YB1L13 & ((!RC1L69) # (WC3L7))) ) ) ) # ( !WC3_full_dff & ( !RC1_read_left_channel & ( (YB1L13 & (RC1L69 & WC3L7)) ) ) );


--BD3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at MLABCELL_X28_Y11_N33
BD3L1 = ( YD11L1 & ( RC1L68 & ( (!YB1L13) # ((!ZD1_mem_used[1] & (JF1_W_alu_result[4] & ME1L12))) ) ) ) # ( !YD11L1 & ( RC1L68 & ( !YB1L13 ) ) ) # ( YD11L1 & ( !RC1L68 & ( !YB1L13 ) ) ) # ( !YD11L1 & ( !RC1L68 & ( !YB1L13 ) ) );


--WC3L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X36_Y14_N27
WC3L11 = ( WC3L24 & ( YB1L13 ) );


--WC3L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X36_Y14_N18
WC3L32 = (YB1L13 & !WC3_rd_ptr_lsb);


--WC3L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X37_Y14_N21
WC3L33 = ( RC1_read_left_channel ) # ( !RC1_read_left_channel & ( !YB1L13 ) );


--ZC3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X36_Y14_N21
ZC3L1 = ( WC3_rd_ptr_lsb & ( !YB1L13 ) ) # ( !WC3_rd_ptr_lsb & ( (!YB1L13) # (RC1_read_left_channel) ) );


--WC3L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X36_Y14_N48
WC3L13 = ( WC3L25 & ( YB1L13 ) );


--WC3L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X36_Y14_N3
WC3L15 = (WC3L26 & YB1L13);


--WC3L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X37_Y14_N24
WC3L17 = ( WC3L27 & ( YB1L13 ) );


--WC3L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X36_Y14_N12
WC3L19 = ( WC3L28 & ( YB1L13 ) );


--WC3L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X36_Y14_N15
WC3L21 = (YB1L13 & WC3L29);


--WC3L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X36_Y14_N51
WC3L23 = ( WC3L30 & ( YB1L13 ) );


--WC3L41 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X37_Y13_N6
WC3L41 = ( WC3_usedw_is_1_dff & ( RC1L69 & ( (YB1L13 & ((!WC3_usedw_is_0_dff) # (RC1_read_left_channel))) ) ) ) # ( !WC3_usedw_is_1_dff & ( RC1L69 & ( (!RC1_read_left_channel & (!WC3_usedw_is_0_dff & YB1L13)) ) ) ) # ( WC3_usedw_is_1_dff & ( !RC1L69 & ( (YB1L13 & ((!RC1_read_left_channel) # (WC3_usedw_is_2_dff))) ) ) ) # ( !WC3_usedw_is_1_dff & ( !RC1L69 & ( (WC3_usedw_is_2_dff & (RC1_read_left_channel & YB1L13)) ) ) );


--WC3L40 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X37_Y13_N3
WC3L40 = ( WC3_usedw_is_1_dff & ( (YB1L13 & ((!RC1L69 & (!RC1_read_left_channel & WC3_usedw_is_0_dff)) # (RC1L69 & ((!RC1_read_left_channel) # (WC3_usedw_is_0_dff))))) ) ) # ( !WC3_usedw_is_1_dff & ( (YB1L13 & ((!RC1L69 $ (!RC1_read_left_channel)) # (WC3_usedw_is_0_dff))) ) );


--WC3L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at MLABCELL_X34_Y11_N57
WC3L42 = ( !AD3_counter_reg_bit[6] & ( (!AD3_counter_reg_bit[5] & (!AD3_counter_reg_bit[4] & !AD3_counter_reg_bit[3])) ) );


--WC3L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1 at MLABCELL_X34_Y11_N54
WC3L43 = ( !AD3_counter_reg_bit[2] & ( (AD3_counter_reg_bit[0] & (AD3_counter_reg_bit[1] & WC3L42)) ) );


--WC3L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2 at LABCELL_X37_Y13_N24
WC3L44 = ( WC3_usedw_is_2_dff & ( WC3_usedw_is_1_dff & ( (YB1L13 & (((!RC1_read_left_channel) # (RC1L69)) # (WC3L43))) ) ) ) # ( !WC3_usedw_is_2_dff & ( WC3_usedw_is_1_dff & ( (YB1L13 & ((!RC1_read_left_channel & ((RC1L69))) # (RC1_read_left_channel & (WC3L43 & !RC1L69)))) ) ) ) # ( WC3_usedw_is_2_dff & ( !WC3_usedw_is_1_dff & ( (YB1L13 & ((!RC1_read_left_channel & ((!RC1L69))) # (RC1_read_left_channel & ((RC1L69) # (WC3L43))))) ) ) ) # ( !WC3_usedw_is_2_dff & ( !WC3_usedw_is_1_dff & ( (WC3L43 & (RC1_read_left_channel & (!RC1L69 & YB1L13))) ) ) );


--WC4L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0 at LABCELL_X35_Y11_N24
WC4L6 = ( AD4_counter_reg_bit[3] & ( (AD4_counter_reg_bit[4] & (AD4_counter_reg_bit[6] & AD4_counter_reg_bit[5])) ) );


--WC4L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1 at LABCELL_X35_Y11_N27
WC4L7 = ( AD4_counter_reg_bit[1] & ( (WC4L6 & (AD4_counter_reg_bit[0] & AD4_counter_reg_bit[2])) ) );


--WC4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2 at MLABCELL_X39_Y11_N15
WC4L8 = ( WC4_full_dff & ( WC4L7 & ( (YB1L13 & ((!RC1L123) # (RC1L71))) ) ) ) # ( !WC4_full_dff & ( WC4L7 & ( (!RC1L123 & (RC1L71 & YB1L13)) ) ) ) # ( WC4_full_dff & ( !WC4L7 & ( (YB1L13 & (!RC1L123 $ (RC1L71))) ) ) );


--WC4L41 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X37_Y13_N42
WC4L41 = ( WC4_usedw_is_1_dff & ( RC1L71 & ( (YB1L13 & ((!WC4_usedw_is_0_dff) # (RC1L123))) ) ) ) # ( !WC4_usedw_is_1_dff & ( RC1L71 & ( (!WC4_usedw_is_0_dff & (YB1L13 & !RC1L123)) ) ) ) # ( WC4_usedw_is_1_dff & ( !RC1L71 & ( (YB1L13 & ((!RC1L123) # (WC4_usedw_is_2_dff))) ) ) ) # ( !WC4_usedw_is_1_dff & ( !RC1L71 & ( (YB1L13 & (RC1L123 & WC4_usedw_is_2_dff)) ) ) );


--WC4L40 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X37_Y13_N36
WC4L40 = ( WC4_usedw_is_0_dff & ( WC4_usedw_is_1_dff & ( (YB1L13 & ((!RC1L123) # (RC1L71))) ) ) ) # ( !WC4_usedw_is_0_dff & ( WC4_usedw_is_1_dff & ( (!RC1L123 & (YB1L13 & RC1L71)) ) ) ) # ( WC4_usedw_is_0_dff & ( !WC4_usedw_is_1_dff & ( YB1L13 ) ) ) # ( !WC4_usedw_is_0_dff & ( !WC4_usedw_is_1_dff & ( (YB1L13 & (!RC1L123 $ (!RC1L71))) ) ) );


--WC4L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X35_Y11_N57
WC4L42 = ( !AD4_counter_reg_bit[3] & ( (!AD4_counter_reg_bit[6] & (!AD4_counter_reg_bit[4] & !AD4_counter_reg_bit[5])) ) );


--WC4L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1 at LABCELL_X35_Y11_N54
WC4L43 = ( AD4_counter_reg_bit[1] & ( (AD4_counter_reg_bit[0] & (!AD4_counter_reg_bit[2] & WC4L42)) ) );


--WC4L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2 at LABCELL_X37_Y13_N18
WC4L44 = ( WC4_usedw_is_2_dff & ( WC4_usedw_is_1_dff & ( (YB1L13 & ((!RC1L123) # ((RC1L71) # (WC4L43)))) ) ) ) # ( !WC4_usedw_is_2_dff & ( WC4_usedw_is_1_dff & ( (YB1L13 & ((!RC1L123 & ((RC1L71))) # (RC1L123 & (WC4L43 & !RC1L71)))) ) ) ) # ( WC4_usedw_is_2_dff & ( !WC4_usedw_is_1_dff & ( (YB1L13 & ((!RC1L123 & ((!RC1L71))) # (RC1L123 & ((RC1L71) # (WC4L43))))) ) ) ) # ( !WC4_usedw_is_2_dff & ( !WC4_usedw_is_1_dff & ( (RC1L123 & (WC4L43 & (!RC1L71 & YB1L13))) ) ) );


--BD4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at MLABCELL_X28_Y11_N30
BD4L1 = ( RC1L70 & ( YD11L1 & ( (!YB1L13) # ((!ZD1_mem_used[1] & (JF1_W_alu_result[4] & ME1L12))) ) ) ) # ( !RC1L70 & ( YD11L1 & ( !YB1L13 ) ) ) # ( RC1L70 & ( !YD11L1 & ( !YB1L13 ) ) ) # ( !RC1L70 & ( !YD11L1 & ( !YB1L13 ) ) );


--WC4L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X40_Y14_N45
WC4L11 = ( WC4L24 & ( YB1L13 ) );


--WC4L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X40_Y14_N24
WC4L32 = (YB1L13 & !WC4_rd_ptr_lsb);


--WC4L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X40_Y14_N27
WC4L33 = ( RC1L123 ) # ( !RC1L123 & ( !YB1L13 ) );


--ZC4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X42_Y14_N54
ZC4L1 = ( WC4_rd_ptr_lsb & ( RC1L123 & ( !YB1L13 ) ) ) # ( !WC4_rd_ptr_lsb & ( RC1L123 ) ) # ( WC4_rd_ptr_lsb & ( !RC1L123 & ( !YB1L13 ) ) ) # ( !WC4_rd_ptr_lsb & ( !RC1L123 & ( !YB1L13 ) ) );


--WC4L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X42_Y14_N0
WC4L13 = ( WC4L25 & ( YB1L13 ) );


--WC4L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X42_Y14_N27
WC4L15 = (YB1L13 & WC4L26);


--WC4L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X42_Y14_N3
WC4L17 = ( WC4L27 & ( YB1L13 ) );


--WC4L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X42_Y14_N15
WC4L19 = ( WC4L28 & ( YB1L13 ) );


--WC4L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X42_Y14_N24
WC4L21 = ( WC4L29 & ( YB1L13 ) );


--WC4L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X42_Y14_N48
WC4L23 = ( WC4L30 & ( YB1L13 ) );


--RC1L94 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~5 at MLABCELL_X39_Y14_N54
RC1L94 = ( YC4_q_b[13] & ( (!RC1_read_left_channel & (((RC1_data_out_shift_reg[12])) # (RC1L123))) # (RC1_read_left_channel & (((YC3_q_b[13])))) ) ) # ( !YC4_q_b[13] & ( (!RC1_read_left_channel & (!RC1L123 & ((RC1_data_out_shift_reg[12])))) # (RC1_read_left_channel & (((YC3_q_b[13])))) ) );


--ED1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector2~0 at MLABCELL_X34_Y15_N36
ED1L4 = ( ED1L71 & ( (!HD1_middle_of_low_level & ED1_s_serial_protocol.STATE_3_START_BIT) ) ) # ( !ED1L71 );


--ED1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~12 at LABCELL_X33_Y15_N45
ED1L32 = ( !ZB1_internal_reset & ( (ED1L8 & !ED1_s_serial_protocol.STATE_0_IDLE) ) );


--ZD9_mem_used[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4] at FF_X31_Y3_N11
--register power-up is low

ZD9_mem_used[4] = DFFEAS(ZD9L92, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L80,  ,  ,  ,  );


--ZD9L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6 at LABCELL_X31_Y3_N6
ZD9L90 = ( ZD9_mem_used[4] & ( ((ME1L25 & (AE1L4 & YD9L4))) # (ZD9_mem_used[6]) ) ) # ( !ZD9_mem_used[4] & ( (ZD9_mem_used[6] & ((!ME1L25) # ((!AE1L4) # (!YD9L4)))) ) );


--ZB1L119 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~17 at LABCELL_X33_Y14_N42
ZB1L119 = (ED1_transfer_complete & (!ZB1_internal_reset & ZB1_s_serial_transfer.STATE_2_WRITE_TRANSFER));


--JF1L964 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at MLABCELL_X34_Y8_N3
JF1L964 = ( JF1_d_read & ( (TE1_WideOr1 & (!JF1_av_ld_align_cycle[0] $ (!JF1_av_ld_align_cycle[1]))) ) ) # ( !JF1_d_read & ( !JF1_av_ld_align_cycle[0] $ (!JF1_av_ld_align_cycle[1]) ) );


--JF1L963 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at MLABCELL_X34_Y8_N30
JF1L963 = ( JF1_d_read & ( (TE1_WideOr1 & !JF1_av_ld_align_cycle[0]) ) ) # ( !JF1_d_read & ( !JF1_av_ld_align_cycle[0] ) );


--JF1L237 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X37_Y7_N27
JF1L237 = ( JF1L617 & ( !JF1_E_shift_rot_cnt[4] ) ) # ( !JF1L617 & ( JF1_E_shift_rot_cnt[4] ) );


--JF1L238 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X43_Y3_N15
JF1L238 = ( JF1_E_shift_rot_cnt[2] & ( JF1_E_shift_rot_cnt[3] ) ) # ( !JF1_E_shift_rot_cnt[2] & ( !JF1_E_shift_rot_cnt[3] $ (((JF1_E_shift_rot_cnt[1]) # (JF1_E_shift_rot_cnt[0]))) ) );


--JF1L239 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X43_Y3_N33
JF1L239 = ( JF1_E_shift_rot_cnt[2] & ( JF1_E_shift_rot_cnt[1] ) ) # ( JF1_E_shift_rot_cnt[2] & ( !JF1_E_shift_rot_cnt[1] & ( JF1_E_shift_rot_cnt[0] ) ) ) # ( !JF1_E_shift_rot_cnt[2] & ( !JF1_E_shift_rot_cnt[1] & ( !JF1_E_shift_rot_cnt[0] ) ) );


--JF1L240 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X43_Y3_N27
JF1L240 = ( JF1_E_shift_rot_cnt[1] & ( JF1_E_shift_rot_cnt[0] ) ) # ( !JF1_E_shift_rot_cnt[1] & ( !JF1_E_shift_rot_cnt[0] ) );


--JF1L841 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~12 at LABCELL_X46_Y6_N0
JF1L841 = ( PF2_q_b[29] & ( (!JF1L766Q & (((!JF1_R_src2_use_imm) # (JF1_D_iw[21])))) # (JF1L766Q & (JF1_D_iw[19])) ) ) # ( !PF2_q_b[29] & ( (!JF1L766Q & (((JF1_D_iw[21] & JF1_R_src2_use_imm)))) # (JF1L766Q & (JF1_D_iw[19])) ) );


--JF1L823 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[29]~29 at LABCELL_X43_Y5_N45
JF1L823 = ( !JF1L826 & ( (!JF1L827 & PF1_q_b[29]) ) );


--JF1L839 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13 at LABCELL_X46_Y6_N15
JF1L839 = ( PF2_q_b[27] & ( (!JF1L766Q & (((!JF1_R_src2_use_imm)) # (JF1_D_iw[21]))) # (JF1L766Q & (((JF1_D_iw[17])))) ) ) # ( !PF2_q_b[27] & ( (!JF1L766Q & (JF1_D_iw[21] & ((JF1_R_src2_use_imm)))) # (JF1L766Q & (((JF1_D_iw[17])))) ) );


--JF1L821 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[27]~30 at LABCELL_X40_Y4_N9
JF1L821 = ( PF1_q_b[27] & ( (!JF1L826 & !JF1L827) ) );


--JF1L840 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14 at LABCELL_X45_Y6_N36
JF1L840 = ( JF1_D_iw[21] & ( JF1_R_src2_use_imm & ( (!JF1L766Q) # (JF1_D_iw[18]) ) ) ) # ( !JF1_D_iw[21] & ( JF1_R_src2_use_imm & ( (JF1L766Q & JF1_D_iw[18]) ) ) ) # ( JF1_D_iw[21] & ( !JF1_R_src2_use_imm & ( (!JF1L766Q & (PF2_q_b[28])) # (JF1L766Q & ((JF1_D_iw[18]))) ) ) ) # ( !JF1_D_iw[21] & ( !JF1_R_src2_use_imm & ( (!JF1L766Q & (PF2_q_b[28])) # (JF1L766Q & ((JF1_D_iw[18]))) ) ) );


--JF1L822 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[28]~31 at LABCELL_X40_Y4_N0
JF1L822 = ( PF1_q_b[28] & ( (!JF1L827 & !JF1L826) ) );


--JF1L843 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15 at LABCELL_X43_Y6_N6
JF1L843 = ( JF1L766Q & ( PF2_q_b[31] & ( (JF1_D_iw[21] & !JF1L844) ) ) ) # ( !JF1L766Q & ( PF2_q_b[31] & ( (!JF1L844 & ((!JF1_R_src2_use_imm) # (JF1_D_iw[21]))) ) ) ) # ( JF1L766Q & ( !PF2_q_b[31] & ( (JF1_D_iw[21] & !JF1L844) ) ) ) # ( !JF1L766Q & ( !PF2_q_b[31] & ( (JF1_D_iw[21] & (!JF1L844 & JF1_R_src2_use_imm)) ) ) );


--JF1L825 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[31]~32 at LABCELL_X40_Y4_N6
JF1L825 = (!JF1L826 & (!JF1L827 & PF1_q_b[31]));


--JF1L842 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16 at LABCELL_X46_Y6_N42
JF1L842 = ( PF2_q_b[30] & ( (!JF1L766Q & ((!JF1_R_src2_use_imm) # ((JF1_D_iw[21])))) # (JF1L766Q & (((JF1_D_iw[20])))) ) ) # ( !PF2_q_b[30] & ( (!JF1L766Q & (JF1_R_src2_use_imm & ((JF1_D_iw[21])))) # (JF1L766Q & (((JF1_D_iw[20])))) ) );


--JF1L824 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[30]~33 at LABCELL_X40_Y4_N30
JF1L824 = ( PF1_q_b[30] & ( (!JF1L826 & !JF1L827) ) );


--JF1L731 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~16 at LABCELL_X36_Y5_N39
JF1L731 = ( !JF1L749 & ( JF1L190 & ( (JF1L82) # (JF1L750) ) ) ) # ( !JF1L749 & ( !JF1L190 & ( (!JF1L750 & JF1L82) ) ) );


--EG1_sr[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X13_Y5_N32
--register power-up is low

EG1_sr[35] = DFFEAS(EG1L61, GLOBAL(A1L6),  ,  ,  ,  ,  ,  ,  );


--DG1_update_jdo_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X16_Y4_N41
--register power-up is low

DG1_update_jdo_strobe = DFFEAS(DG1L76, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--EG1_sr[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X13_Y5_N50
--register power-up is low

EG1_sr[34] = DFFEAS(EG1L63, GLOBAL(A1L6),  ,  , EG1L46,  ,  ,  ,  );


--DG1_jxuir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X23_Y5_N23
--register power-up is low

DG1_jxuir = DFFEAS(DG1L65, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--EC1_za_valid is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_valid at FF_X25_Y4_N14
--register power-up is low

EC1_za_valid = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , EC1_rd_valid[2],  ,  , VCC);


--ZD10_full is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full at FF_X25_Y4_N23
--register power-up is low

ZD10_full = DFFEAS(ZD10L16, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write at MLABCELL_X25_Y4_N12
ZD10_write = (!ZD10_full & EC1_za_valid);


--ZD10L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0 at MLABCELL_X25_Y4_N9
ZD10L14 = ( ZD10_write & ( (!ZD10_internal_out_ready) # ((!ZD10_internal_out_valid) # (ZD10_empty)) ) ) # ( !ZD10_write & ( (!ZD10L8 & ZD10_empty) ) );


--ZD10L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 at MLABCELL_X25_Y4_N27
ZD10L10 = !ZD10_rd_ptr[0] $ (((!ZD10_internal_out_ready) # (!ZD10_internal_out_valid)));


--ZD10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0 at MLABCELL_X25_Y4_N0
ZD10L1 = !ZD10_wr_ptr[0] $ (!ZD10_wr_ptr[1]);


--ZD10L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 at MLABCELL_X25_Y4_N24
ZD10L11 = !ZD10_rd_ptr[1] $ (((!ZD10_internal_out_ready) # ((!ZD10_internal_out_valid) # (!ZD10_rd_ptr[0]))));


--ZD10L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1 at MLABCELL_X25_Y4_N57
ZD10L2 = ( ZD10_wr_ptr[1] & ( !ZD10_wr_ptr[0] $ (!ZD10_wr_ptr[2]) ) ) # ( !ZD10_wr_ptr[1] & ( ZD10_wr_ptr[2] ) );


--ZD10L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 at MLABCELL_X25_Y4_N33
ZD10L12 = ( ZD10_internal_out_valid & ( !ZD10_rd_ptr[2] $ (((!ZD10_rd_ptr[1]) # ((!ZD10_rd_ptr[0]) # (!ZD10_internal_out_ready)))) ) ) # ( !ZD10_internal_out_valid & ( ZD10_rd_ptr[2] ) );


--ZD9_mem_used[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3] at FF_X31_Y3_N44
--register power-up is low

ZD9_mem_used[3] = DFFEAS(ZD9L93, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L80,  ,  ,  ,  );


--ZD9L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0 at LABCELL_X31_Y5_N45
ZD9L3 = ( YD9L2 ) # ( !YD9L2 & ( !ZD9_mem_used[2] ) );


--ZD9L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7 at LABCELL_X31_Y3_N45
ZD9L91 = ( ZD9_mem_used[1] & ( ((ME1L25 & (AE1L4 & YD9L4))) # (ZD9_mem_used[3]) ) ) # ( !ZD9_mem_used[1] & ( (ZD9_mem_used[3] & ((!ME1L25) # ((!AE1L4) # (!YD9L4)))) ) );


--ZD9_mem[3][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52] at FF_X31_Y3_N13
--register power-up is low

ZD9_mem[3][52] = DFFEAS(ZD9L39, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]~2 at LABCELL_X31_Y5_N24
ZD9L30 = ( ZD9_mem[2][52] & ( ((!ZD9_mem_used[3]) # (!ZD9L3)) # (ZD9_mem[3][52]) ) ) # ( !ZD9_mem[2][52] & ( (ZD9L3 & ((!ZD9_mem_used[3]) # (ZD9_mem[3][52]))) ) );


--GE2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~7 at MLABCELL_X47_Y7_N18
GE2L28 = ( JF1_d_writedata[5] & ( YE2L2 & ( (!ME1L20 & (!ME1L21 & (ME1L3 & KE1L2))) ) ) );


--RF1_oci_ienable[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X28_Y6_N44
--register power-up is low

RF1_oci_ienable[31] = DFFEAS(RF1L14, GLOBAL(VG1L41), !KC1_r_sync_rst,  , RF1L20,  ,  ,  ,  );


--MF1_address[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X28_Y6_N40
--register power-up is low

MF1_address[0] = DFFEAS(GE1_src_data[38], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X34_Y5_N22
--register power-up is low

MF1_address[3] = DFFEAS(GE1_src_data[41], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X29_Y5_N37
--register power-up is low

MF1_address[2] = DFFEAS(GE1_src_data[40], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X29_Y5_N22
--register power-up is low

MF1_address[1] = DFFEAS(GE1_src_data[39], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X29_Y5_N26
--register power-up is low

MF1_address[7] = DFFEAS(GE1_src_data[45], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X29_Y5_N44
--register power-up is low

MF1_address[6] = DFFEAS(GE1_src_data[44], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X29_Y5_N47
--register power-up is low

MF1_address[5] = DFFEAS(GE1_src_data[43], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_address[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X29_Y5_N29
--register power-up is low

MF1_address[4] = DFFEAS(GE1_src_data[42], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--RF1L1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X29_Y5_N12
RF1L1 = ( !MF1_address[6] & ( (!MF1_address[7] & (MF1_address[8] & (!MF1_address[4] & !MF1_address[5]))) ) );


--RF1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0 at MLABCELL_X28_Y6_N9
RF1L3 = ( !MF1_address[3] & ( MF1_address[0] & ( (!MF1_address[2] & (RF1L1 & !MF1_address[1])) ) ) );


--RF1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X22_Y6_N24
RF1L16 = (RF1L3 & RF1_oci_ienable[31]);


--JF1L902 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at MLABCELL_X39_Y8_N51
JF1L902 = ( JF1L657 & ( (!JF1_R_ctrl_wrctl_inst & ((JF1_W_estatus_reg))) # (JF1_R_ctrl_wrctl_inst & (JF1_E_src1[0])) ) ) # ( !JF1L657 & ( JF1_W_estatus_reg ) );


--JF1L658 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at MLABCELL_X39_Y8_N24
JF1L658 = ( !JF1_D_iw[6] & ( (JF1L317Q & JF1L656) ) );


--JF1L894 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at MLABCELL_X39_Y8_N54
JF1L894 = ( JF1_W_bstatus_reg & ( JF1L658 & ( (!JF1L762Q & (((!JF1_R_ctrl_wrctl_inst) # (JF1_E_src1[0])))) # (JF1L762Q & (JF1_W_status_reg_pie)) ) ) ) # ( !JF1_W_bstatus_reg & ( JF1L658 & ( (!JF1L762Q & (((JF1_R_ctrl_wrctl_inst & JF1_E_src1[0])))) # (JF1L762Q & (JF1_W_status_reg_pie)) ) ) ) # ( JF1_W_bstatus_reg & ( !JF1L658 & ( (!JF1L762Q) # (JF1_W_status_reg_pie) ) ) ) # ( !JF1_W_bstatus_reg & ( !JF1L658 & ( (JF1_W_status_reg_pie & JF1L762Q) ) ) );


--JF1L646 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X40_Y8_N30
JF1L646 = ( JF1_D_iw[16] & ( !JF1_D_iw[15] & ( (!JF1_D_iw[11] & (JF1_D_iw[12] & (JF1_D_iw[14] & JF1_D_iw[13]))) ) ) );


--JF1_D_op_wrctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X40_Y8_N15
JF1_D_op_wrctl = (JF1L646 & JF1L621);


--JF1L908 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at MLABCELL_X39_Y8_N45
JF1L908 = ( JF1L659 & ( (JF1_R_ctrl_wrctl_inst & JF1_E_valid_from_R) ) );


--MF1_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X27_Y6_N28
--register power-up is low

MF1_writedata[2] = DFFEAS(GE1L18, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1_debugaccess is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X23_Y5_N53
--register power-up is low

MF1_debugaccess = DFFEAS(GE1L19, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L188 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X23_Y5_N48
BG1L188 = ( MF1_write & ( MF1_debugaccess ) );


--RF1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at MLABCELL_X28_Y6_N24
RF1L20 = ( RF1L1 & ( MF1_address[0] & ( (!MF1_address[2] & (!MF1_address[1] & (!MF1_address[3] & BG1L188))) ) ) );


--JC1L5 is nios_system:NiosII|nios_system_pio_0:pio_0|always1~0 at LABCELL_X31_Y6_N3
JC1L5 = ( !AE8_wait_latency_counter[0] & ( (!LE1L13Q & (JF1L1141Q & PD1_rst1)) ) );


--JC1L6 is nios_system:NiosII|nios_system_pio_0:pio_0|always1~1 at LABCELL_X31_Y6_N6
JC1L6 = ( !AE8_wait_latency_counter[1] & ( ME1L11 & ( (JC1L5 & (!JF1_W_alu_result[2] & (!ZD8L6Q & JF1_W_alu_result[3]))) ) ) );


--JC1L38 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~0 at LABCELL_X31_Y6_N24
JC1L38 = ( !ZD8L6Q & ( ME1L11 & ( (JC1L5 & (!AE8_wait_latency_counter[1] & YB1L7)) ) ) );


--JC1_d1_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[6] at FF_X30_Y6_N47
--register power-up is low

JC1_d1_data_in[6] = DFFEAS(JC1L16, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_d2_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[6] at FF_X30_Y6_N44
--register power-up is low

JC1_d2_data_in[6] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_d1_data_in[6],  ,  , VCC);


--JC1L39 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~0 at LABCELL_X30_Y6_N27
JC1L39 = ( JC1_d2_data_in[6] & ( (!JC1L38 & ((!JC1_d1_data_in[6]) # (JC1_edge_capture[6]))) ) ) # ( !JC1_d2_data_in[6] & ( (!JC1L38 & ((JC1_edge_capture[6]) # (JC1_d1_data_in[6]))) ) );


--JC1_d1_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[7] at FF_X29_Y7_N22
--register power-up is low

JC1_d1_data_in[7] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[7],  ,  , VCC);


--JC1_d2_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[7] at FF_X30_Y6_N35
--register power-up is low

JC1_d2_data_in[7] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_d1_data_in[7],  ,  , VCC);


--JC1L40 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~1 at LABCELL_X30_Y6_N30
JC1L40 = ( JC1_edge_capture[7] & ( !JC1L38 ) ) # ( !JC1_edge_capture[7] & ( (!JC1L38 & (!JC1_d2_data_in[7] $ (!JC1_d1_data_in[7]))) ) );


--JC1_d1_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[2] at FF_X29_Y8_N53
--register power-up is low

JC1_d1_data_in[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[2],  ,  , VCC);


--JC1_d2_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[2] at FF_X29_Y8_N47
--register power-up is low

JC1_d2_data_in[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_d1_data_in[2],  ,  , VCC);


--JC1L41 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~2 at LABCELL_X29_Y8_N42
JC1L41 = ( JC1_edge_capture[2] & ( JC1_d1_data_in[2] & ( !JC1L38 ) ) ) # ( !JC1_edge_capture[2] & ( JC1_d1_data_in[2] & ( (!JC1L38 & !JC1_d2_data_in[2]) ) ) ) # ( JC1_edge_capture[2] & ( !JC1_d1_data_in[2] & ( !JC1L38 ) ) ) # ( !JC1_edge_capture[2] & ( !JC1_d1_data_in[2] & ( (!JC1L38 & JC1_d2_data_in[2]) ) ) );


--JC1_d1_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[5] at FF_X31_Y6_N43
--register power-up is low

JC1_d1_data_in[5] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[5],  ,  , VCC);


--JC1_d2_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[5] at FF_X31_Y6_N46
--register power-up is low

JC1_d2_data_in[5] = DFFEAS(JC1L26, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L42 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~3 at LABCELL_X30_Y6_N24
JC1L42 = ( JC1_d1_data_in[5] & ( (!JC1L38 & ((!JC1_d2_data_in[5]) # (JC1_edge_capture[5]))) ) ) # ( !JC1_d1_data_in[5] & ( (!JC1L38 & ((JC1_edge_capture[5]) # (JC1_d2_data_in[5]))) ) );


--JC1_d2_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[0] at FF_X29_Y3_N16
--register power-up is low

JC1_d2_data_in[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_d1_data_in[0],  ,  , VCC);


--JC1_d1_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[0] at FF_X29_Y3_N23
--register power-up is low

JC1_d1_data_in[0] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[0],  ,  , VCC);


--JC1L43 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~4 at LABCELL_X30_Y6_N57
JC1L43 = ( JC1_edge_capture[0] & ( JC1_d2_data_in[0] & ( !JC1L38 ) ) ) # ( !JC1_edge_capture[0] & ( JC1_d2_data_in[0] & ( (!JC1L9Q & !JC1L38) ) ) ) # ( JC1_edge_capture[0] & ( !JC1_d2_data_in[0] & ( !JC1L38 ) ) ) # ( !JC1_edge_capture[0] & ( !JC1_d2_data_in[0] & ( (JC1L9Q & !JC1L38) ) ) );


--JC1_d1_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[1] at FF_X31_Y7_N34
--register power-up is low

JC1_d1_data_in[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[1],  ,  , VCC);


--JC1_d2_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[1] at FF_X30_Y6_N50
--register power-up is low

JC1_d2_data_in[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_d1_data_in[1],  ,  , VCC);


--JC1L44 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~5 at LABCELL_X30_Y6_N51
JC1L44 = ( JC1_edge_capture[1] & ( JC1_d1_data_in[1] & ( !JC1L38 ) ) ) # ( !JC1_edge_capture[1] & ( JC1_d1_data_in[1] & ( (!JC1_d2_data_in[1] & !JC1L38) ) ) ) # ( JC1_edge_capture[1] & ( !JC1_d1_data_in[1] & ( !JC1L38 ) ) ) # ( !JC1_edge_capture[1] & ( !JC1_d1_data_in[1] & ( (JC1_d2_data_in[1] & !JC1L38) ) ) );


--JC1_d1_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[3] at FF_X29_Y8_N17
--register power-up is low

JC1_d1_data_in[3] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[3],  ,  , VCC);


--JC1_d2_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3] at FF_X29_Y8_N31
--register power-up is low

JC1_d2_data_in[3] = DFFEAS(JC1L23, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L45 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~6 at LABCELL_X29_Y8_N12
JC1L45 = ( JC1_edge_capture[3] & ( !JC1L38 ) ) # ( !JC1_edge_capture[3] & ( !JC1L38 & ( !JC1_d1_data_in[3] $ (!JC1_d2_data_in[3]) ) ) );


--JC1_d1_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[4] at FF_X29_Y6_N23
--register power-up is low

JC1_d1_data_in[4] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[4],  ,  , VCC);


--JC1_d2_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[4] at FF_X29_Y6_N35
--register power-up is low

JC1_d2_data_in[4] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JC1_d1_data_in[4],  ,  , VCC);


--JC1L46 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~7 at LABCELL_X29_Y6_N18
JC1L46 = ( JC1_edge_capture[4] & ( !JC1L38 ) ) # ( !JC1_edge_capture[4] & ( (!JC1L38 & (!JC1_d1_data_in[4] $ (!JC1_d2_data_in[4]))) ) );


--MF1_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X27_Y6_N31
--register power-up is low

MF1_writedata[1] = DFFEAS(GE1L20, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--UD1_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X25_Y9_N56
--register power-up is low

UD1_b_full = DFFEAS(UD1L4, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X25_Y9_N41
--register power-up is low

XD1_counter_reg_bit[3] = DFFEAS(XD1_counter_comb_bita3, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--XD1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X25_Y9_N31
--register power-up is low

XD1_counter_reg_bit[0] = DFFEAS(XD1_counter_comb_bita0, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--XD1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X25_Y9_N37
--register power-up is low

XD1_counter_reg_bit[2] = DFFEAS(XD1_counter_comb_bita2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--XD1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X25_Y9_N35
--register power-up is low

XD1_counter_reg_bit[1] = DFFEAS(XD1_counter_comb_bita1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--CC1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at MLABCELL_X25_Y9_N0
CC1L57 = ( XD1_counter_reg_bit[1] & ( XD1_counter_reg_bit[3] ) ) # ( !XD1_counter_reg_bit[1] & ( (XD1_counter_reg_bit[3] & ((XD1_counter_reg_bit[2]) # (XD1_counter_reg_bit[0]))) ) );


--XD1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X25_Y9_N47
--register power-up is low

XD1_counter_reg_bit[5] = DFFEAS(XD1_counter_comb_bita5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--XD1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X25_Y9_N43
--register power-up is low

XD1_counter_reg_bit[4] = DFFEAS(XD1_counter_comb_bita4, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--CC1L58 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at MLABCELL_X25_Y9_N3
CC1L58 = ( !CC1L57 & ( (!UD1_b_full & (!XD1_counter_reg_bit[4] & !XD1_counter_reg_bit[5])) ) );


--CC1L69 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2 at LABCELL_X29_Y9_N24
CC1L69 = ( !CC1_av_waitrequest & ( !ZD3_mem_used[1] ) );


--CC1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X29_Y9_N27
CC1L78 = ( CC1L69 & ( (JF1_W_alu_result[2] & (ME1L9 & (ME1L13 & YD11L1))) ) );


--UD2_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X27_Y9_N55
--register power-up is low

UD2_b_non_empty = DFFEAS(UD2L8, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PD1L57Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X23_Y9_N56
--register power-up is low

PD1L57Q = AMPP_FUNCTION(VG1L41, PD1L56, !KC1_r_sync_rst);


--CC1_read_0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X29_Y9_N47
--register power-up is low

CC1_read_0 = DFFEAS(CC1L74, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L83 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X29_Y9_N51
CC1L83 = ( PD1L57Q & ( ((!CC1_read_0 & CC1_pause_irq)) # (UD2_b_non_empty) ) ) # ( !PD1L57Q & ( (!CC1_read_0 & CC1_pause_irq) ) );


--XD2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X28_Y9_N32
--register power-up is low

XD2_counter_reg_bit[0] = DFFEAS(XD2_counter_comb_bita0, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD2L3,  ,  ,  ,  );


--CC1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X27_Y9_N24
CC1L59 = ( CC1L18 & ( CC1L22 ) ) # ( CC1L18 & ( !CC1L22 & ( (XD2_counter_reg_bit[0]) # (CC1L26) ) ) );


--CC1L60 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X27_Y9_N6
CC1L60 = ( !CC1L10 & ( !CC1L2 & ( (!CC1L14 & (!CC1L6 & !CC1L59)) ) ) );


--MF1_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X27_Y6_N1
--register power-up is low

MF1_writedata[0] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , GE1L21,  ,  , VCC);


--NC1L71 is nios_system:NiosII|nios_system_timer_0:timer_0|period_l_wr_strobe~0 at LABCELL_X30_Y2_N12
NC1L71 = ( YD11L1 & ( ME1L8 & ( (!AE10L12Q & (!ZD11_mem_used[1] & !AE10_wait_latency_counter[0])) ) ) );


--NC1_delayed_unxcounter_is_zeroxx0 is nios_system:NiosII|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0 at FF_X36_Y11_N7
--register power-up is low

NC1_delayed_unxcounter_is_zeroxx0 = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , NC1L43,  ,  , VCC);


--NC1_internal_counter[5] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[5] at FF_X36_Y11_N34
--register power-up is low

NC1_internal_counter[5] = DFFEAS(NC1L61, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1_internal_counter[4] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[4] at FF_X37_Y11_N4
--register power-up is low

NC1_internal_counter[4] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44, NC1L62,  ,  , VCC);


--NC1_internal_counter[9] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[9] at FF_X37_Y11_N8
--register power-up is low

NC1_internal_counter[9] = DFFEAS(NC1L63, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1_internal_counter[8] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[8] at FF_X37_Y11_N1
--register power-up is low

NC1_internal_counter[8] = DFFEAS(NC1L64, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1_internal_counter[7] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[7] at FF_X37_Y11_N14
--register power-up is low

NC1_internal_counter[7] = DFFEAS(NC1L65, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1_internal_counter[6] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[6] at FF_X37_Y11_N20
--register power-up is low

NC1_internal_counter[6] = DFFEAS(NC1L66, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1L41 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~0 at LABCELL_X37_Y11_N24
NC1L41 = ( NC1_internal_counter[9] & ( (NC1_internal_counter[7] & (NC1_internal_counter[6] & NC1_internal_counter[8])) ) );


--NC1_internal_counter[3] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[3] at FF_X36_Y11_N49
--register power-up is low

NC1_internal_counter[3] = DFFEAS(NC1L67, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1_internal_counter[2] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[2] at FF_X37_Y11_N23
--register power-up is low

NC1_internal_counter[2] = DFFEAS(NC1L68, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1_internal_counter[1] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1] at FF_X37_Y11_N11
--register power-up is low

NC1_internal_counter[1] = DFFEAS(NC1L69, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1_internal_counter[0] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[0] at FF_X37_Y11_N16
--register power-up is low

NC1_internal_counter[0] = DFFEAS(NC1L70, GLOBAL(VG1L41), !KC1_r_sync_rst,  , NC1L44,  ,  ,  ,  );


--NC1L42 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~1 at LABCELL_X37_Y11_N27
NC1L42 = ( NC1_internal_counter[1] & ( (NC1_internal_counter[2] & (NC1_internal_counter[0] & NC1_internal_counter[3])) ) );


--NC1L43 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~2 at LABCELL_X37_Y11_N3
NC1L43 = ( NC1L41 & ( (NC1L42 & (NC1_internal_counter[5] & NC1_internal_counter[4])) ) );


--NC1L78 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~0 at LABCELL_X36_Y11_N6
NC1L78 = ( !NC1_timeout_occurred & ( (!NC1L43) # (NC1_delayed_unxcounter_is_zeroxx0) ) );


--NC1L79 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~1 at LABCELL_X36_Y11_N9
NC1L79 = ( !NC1L78 & ( ((!NC1L71) # ((JF1_W_alu_result[4]) # (JF1_W_alu_result[3]))) # (JF1_W_alu_result[2]) ) );


--NC1L46 is nios_system:NiosII|nios_system_timer_0:timer_0|control_register~0 at LABCELL_X36_Y11_N12
NC1L46 = ( NC1_control_register & ( NC1L71 & ( (!JF1_W_alu_result[2]) # (((JF1_W_alu_result[3]) # (JF1_W_alu_result[4])) # (JF1_d_writedata[0])) ) ) ) # ( !NC1_control_register & ( NC1L71 & ( (JF1_W_alu_result[2] & (JF1_d_writedata[0] & (!JF1_W_alu_result[4] & !JF1_W_alu_result[3]))) ) ) ) # ( NC1_control_register & ( !NC1L71 ) );


--DG1_jdo[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X21_Y4_N53
--register power-up is low

DG1_jdo[19] = DFFEAS(DG1L37, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--DG1_jdo[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X18_Y5_N47
--register power-up is low

DG1_jdo[18] = DFFEAS(DG1L35, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--UF1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X21_Y4_N33
UF1L2 = ((!DG1_jdo[18] & UF1_break_on_reset)) # (DG1_jdo[19]);


--GG1_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X21_Y4_N17
--register power-up is low

GG1_din_s1 = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , KC1_r_sync_rst,  ,  , VCC);


--MF1_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X27_Y4_N4
--register power-up is low

MF1_writedata[3] = DFFEAS(GE1L22, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--RF1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at MLABCELL_X28_Y6_N30
RF1L2 = ( !MF1_address[0] & ( (!MF1_address[2] & (!MF1_address[1] & (!MF1_address[3] & RF1L1))) ) );


--RF1L21 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X22_Y6_N54
RF1L21 = (RF1L2 & BG1L188);


--RF1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X22_Y6_N48
RF1L18 = (!RF1L21 & ((RF1_oci_single_step_mode))) # (RF1L21 & (MF1_writedata[3]));


--SG2_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X34_Y2_N53
--register power-up is low

SG2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , SG2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--KC1L13 is nios_system:NiosII|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X34_Y2_N54
KC1L13 = ( KC1_r_sync_rst_chain[2] & ( SG2_altera_reset_synchronizer_int_chain_out ) ) # ( !KC1_r_sync_rst_chain[2] );


--JF1L724 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~17 at LABCELL_X36_Y5_N21
JF1L724 = ( JF1L94 & ( (!JF1L749 & ((!JF1L750) # (JF1L202))) ) ) # ( !JF1L94 & ( (JF1L750 & (!JF1L749 & JF1L202)) ) );


--JF1L725 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~18 at LABCELL_X36_Y5_N18
JF1L725 = ( JF1L194 & ( (!JF1L749 & ((JF1L86) # (JF1L750))) ) ) # ( !JF1L194 & ( (!JF1L750 & (!JF1L749 & JF1L86)) ) );


--JF1L726 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~19 at LABCELL_X36_Y5_N3
JF1L726 = ( JF1L98 & ( (!JF1L749 & ((!JF1L750) # (JF1L206))) ) ) # ( !JF1L98 & ( (JF1L750 & (!JF1L749 & JF1L206)) ) );


--JF1L748 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~20 at MLABCELL_X34_Y5_N15
JF1L748 = ( JF1L110 & ( ((JF1L750) # (JF1L749)) # (JF1L66) ) ) # ( !JF1L110 & ( ((JF1L66 & !JF1L750)) # (JF1L749) ) );


--JF1L727 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~21 at LABCELL_X36_Y5_N30
JF1L727 = (!JF1L749 & ((!JF1L750 & ((JF1L90))) # (JF1L750 & (JF1L198))));


--JF1L728 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~22 at LABCELL_X36_Y5_N0
JF1L728 = ( JF1L178 & ( (!JF1L749 & ((JF1L70) # (JF1L750))) ) ) # ( !JF1L178 & ( (!JF1L750 & (!JF1L749 & JF1L70)) ) );


--JF1L729 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~23 at LABCELL_X36_Y5_N48
JF1L729 = ( JF1L182 & ( (!JF1L749 & ((JF1L74) # (JF1L750))) ) ) # ( !JF1L182 & ( (!JF1L750 & (!JF1L749 & JF1L74)) ) );


--JF1L730 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~24 at LABCELL_X36_Y5_N54
JF1L730 = ( JF1L186 & ( (!JF1L749 & ((JF1L750) # (JF1L78))) ) ) # ( !JF1L186 & ( (JF1L78 & (!JF1L749 & !JF1L750)) ) );


--UF1_monitor_error is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X21_Y6_N50
--register power-up is low

UF1_monitor_error = DFFEAS(UF1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]~0 at LABCELL_X22_Y6_N21
MF1L23 = ( !RF1L3 & ( MF1_address[8] ) );


--MF1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]~1 at LABCELL_X22_Y6_N39
MF1L24 = ( !RF1L2 & ( MF1_address[8] ) );


--MF1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at MLABCELL_X21_Y6_N57
MF1L82 = ( MF1L24 & ( (!RF1_oci_ienable[0] & !MF1L23) ) ) # ( !MF1L24 & ( (!MF1L23 & ((NG1_q_a[0]))) # (MF1L23 & (UF1_monitor_error)) ) );


--MF1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at MLABCELL_X21_Y6_N27
MF1L83 = ( NG1_q_a[1] & ( (!MF1L24 & ((!MF1L23) # ((UF1_monitor_ready)))) # (MF1L24 & (!MF1L23 & ((!RF1_oci_ienable[1])))) ) ) # ( !NG1_q_a[1] & ( (!MF1L24 & (MF1L23 & (UF1_monitor_ready))) # (MF1L24 & (!MF1L23 & ((!RF1_oci_ienable[1])))) ) );


--UF1_monitor_go is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X21_Y6_N20
--register power-up is low

UF1_monitor_go = DFFEAS(UF1L9, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--MF1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~4 at MLABCELL_X21_Y6_N24
MF1L84 = ( RF1_oci_ienable[2] & ( (!MF1L24 & ((!MF1L23 & ((NG1_q_a[2]))) # (MF1L23 & (UF1_monitor_go)))) ) ) # ( !RF1_oci_ienable[2] & ( (!MF1L24 & ((!MF1L23 & ((NG1_q_a[2]))) # (MF1L23 & (UF1_monitor_go)))) # (MF1L24 & (!MF1L23)) ) );


--RF1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1 at LABCELL_X22_Y6_N9
RF1L15 = ( RF1_oci_single_step_mode & ( ((RF1_oci_ienable[31] & RF1L3)) # (RF1L2) ) ) # ( !RF1_oci_single_step_mode & ( (!RF1L2 & (RF1_oci_ienable[31] & RF1L3)) ) );


--GE2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~8 at MLABCELL_X47_Y7_N48
GE2L29 = ( YE2L2 & ( JF1_d_writedata[11] & ( (ME1L3 & (KE1L2 & (!ME1L20 & !ME1L21))) ) ) );


--GE2_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[33] at LABCELL_X36_Y6_N21
GE2_src_data[33] = ( YE2_top_priority_reg[0] & ( (YE2L6Q & (((DE1L23 & JF1_d_byteenable[1])) # (GE2L21))) ) ) # ( !YE2_top_priority_reg[0] & ( (!DE1L23 & (((GE2L21)))) # (DE1L23 & (((YE2L6Q & GE2L21)) # (JF1_d_byteenable[1]))) ) );


--GE2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~9 at MLABCELL_X47_Y7_N42
GE2L30 = ( YE2L2 & ( JF1_d_writedata[12] & ( (ME1L3 & (KE1L2 & (!ME1L20 & !ME1L21))) ) ) );


--GE2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~10 at MLABCELL_X47_Y7_N45
GE2L31 = ( JF1_d_writedata[13] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L21 & !ME1L20))) ) ) );


--GE2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~11 at MLABCELL_X47_Y7_N51
GE2L32 = ( JF1_d_writedata[14] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L21 & !ME1L20))) ) ) );


--GE2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~12 at MLABCELL_X47_Y7_N24
GE2L33 = ( JF1_d_writedata[15] & ( YE2L2 & ( (!ME1L20 & (KE1L2 & (ME1L3 & !ME1L21))) ) ) );


--GE2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~13 at MLABCELL_X47_Y7_N27
GE2L34 = ( JF1_d_writedata[16] & ( YE2L2 & ( (!ME1L20 & (KE1L2 & (!ME1L21 & ME1L3))) ) ) );


--GE2_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[34] at LABCELL_X36_Y6_N42
GE2_src_data[34] = ( DE1L23 & ( (!YE2L6Q & (!YE2_top_priority_reg[0] & (JF1_d_byteenable[2]))) # (YE2L6Q & (((GE2L21) # (JF1_d_byteenable[2])))) ) ) # ( !DE1L23 & ( (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q))) ) );


--GE2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~14 at MLABCELL_X47_Y7_N54
GE2L35 = ( YE2L2 & ( JF1_d_writedata[9] & ( (!ME1L20 & (KE1L2 & (ME1L3 & !ME1L21))) ) ) );


--AE6_av_readdata_pre[31] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X36_Y7_N10
--register power-up is low

AE6_av_readdata_pre[31] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[31],  ,  , VCC);


--TE1L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~71 at LABCELL_X45_Y4_N33
TE1L84 = ( PG1_ram_block1a63 & ( PG1_address_reg_a[0] ) ) # ( PG1_ram_block1a63 & ( !PG1_address_reg_a[0] & ( PG1_ram_block1a31 ) ) ) # ( !PG1_ram_block1a63 & ( !PG1_address_reg_a[0] & ( PG1_ram_block1a31 ) ) );


--JF1L695 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~35 at LABCELL_X36_Y7_N12
JF1L695 = ( TE1L84 & ( EE2L2 & ( (!JF1L1149 & ((EE3L2) # (AE6_av_readdata_pre[31]))) ) ) ) # ( !TE1L84 & ( EE2L2 & ( (AE6_av_readdata_pre[31] & !JF1L1149) ) ) ) # ( TE1L84 & ( !EE2L2 & ( (EE3L2 & !JF1L1149) ) ) );


--GE2L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~15 at MLABCELL_X47_Y7_N57
GE2L36 = ( YE2L2 & ( JF1_d_writedata[26] & ( (!ME1L20 & (KE1L2 & (!ME1L21 & ME1L3))) ) ) );


--GE2_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_data[35] at LABCELL_X36_Y6_N45
GE2_src_data[35] = ( DE1L23 & ( (!YE2L6Q & (!YE2_top_priority_reg[0] & (JF1_d_byteenable[3]))) # (YE2L6Q & (((GE2L21) # (JF1_d_byteenable[3])))) ) ) # ( !DE1L23 & ( (GE2L21 & ((!YE2_top_priority_reg[0]) # (YE2L6Q))) ) );


--TE1L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~72 at LABCELL_X30_Y8_N45
TE1L85 = (YD9_rp_valid & !VE9L15);


--TE1L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~73 at LABCELL_X31_Y10_N12
TE1L86 = ( YD4_rp_valid & ( !VE4L15 ) );


--JF1L1056 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~4 at LABCELL_X33_Y9_N42
JF1L1056 = ( !JF1_av_ld_aligning_data & ( TE1L40 ) ) # ( !JF1_av_ld_aligning_data & ( !TE1L40 & ( (!JF1L1058) # (((RG1L1 & EE3L1)) # (JF1L1059)) ) ) );


--JF1L1057 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~5 at LABCELL_X35_Y9_N48
JF1L1057 = ( JF1L959 & ( ((JF1_av_ld_aligning_data & ((!JF1L753) # (JF1_av_ld_byte3_data[6])))) # (JF1L1056) ) ) # ( !JF1L959 & ( ((JF1_av_ld_aligning_data & (JF1L753 & JF1_av_ld_byte3_data[6]))) # (JF1L1056) ) );


--GE2L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~16 at MLABCELL_X47_Y7_N36
GE2L37 = ( JF1_d_writedata[21] & ( YE2L2 & ( (ME1L3 & (!ME1L21 & (!ME1L20 & KE1L2))) ) ) );


--GE2L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~17 at MLABCELL_X47_Y7_N39
GE2L38 = ( YE2L2 & ( JF1_d_writedata[27] & ( (ME1L3 & (!ME1L21 & (KE1L2 & !ME1L20))) ) ) );


--JF1L1060 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~6 at LABCELL_X33_Y8_N48
JF1L1060 = ( ZD10_out_payload[7] & ( EE3L1 & ( (!RG1L2 & (!TE1L85 & JF1L1062)) ) ) ) # ( !ZD10_out_payload[7] & ( EE3L1 & ( (!RG1L2 & JF1L1062) ) ) ) # ( ZD10_out_payload[7] & ( !EE3L1 & ( (!TE1L85 & JF1L1062) ) ) ) # ( !ZD10_out_payload[7] & ( !EE3L1 & ( JF1L1062 ) ) );


--JF1L1061 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~7 at LABCELL_X33_Y8_N0
JF1L1061 = ( JF1_av_ld_byte3_data[7] & ( (!JF1_av_ld_aligning_data & (((!JF1L1060)))) # (JF1_av_ld_aligning_data & (((JF1L959)) # (JF1L753))) ) ) # ( !JF1_av_ld_byte3_data[7] & ( (!JF1_av_ld_aligning_data & (((!JF1L1060)))) # (JF1_av_ld_aligning_data & (!JF1L753 & (JF1L959))) ) );


--GE2L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~18 at MLABCELL_X47_Y7_N12
GE2L39 = ( JF1_d_writedata[28] & ( YE2L2 & ( (ME1L3 & (!ME1L21 & (!ME1L20 & KE1L2))) ) ) );


--TE1L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~74 at LABCELL_X33_Y8_N36
TE1L87 = ( TE1L111 & ( (!TE1L28 & (((TE1L85 & ZD10_out_payload[8])))) # (TE1L28 & (((TE1L85 & ZD10_out_payload[8])) # (EE3L1))) ) ) # ( !TE1L111 );


--GE2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~19 at MLABCELL_X47_Y7_N6
GE2L40 = ( JF1_d_writedata[29] & ( YE2L2 & ( (ME1L3 & (!ME1L21 & (!ME1L20 & KE1L2))) ) ) );


--TE1L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~75 at LABCELL_X35_Y9_N24
TE1L88 = ( ZD10_out_payload[9] & ( TE1L29 & ( (!TE1L112) # ((TE1L85) # (EE3L1)) ) ) ) # ( !ZD10_out_payload[9] & ( TE1L29 & ( (!TE1L112) # (EE3L1) ) ) ) # ( ZD10_out_payload[9] & ( !TE1L29 & ( (!TE1L112) # (TE1L85) ) ) ) # ( !ZD10_out_payload[9] & ( !TE1L29 & ( !TE1L112 ) ) );


--JF1L516 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~27 at LABCELL_X40_Y4_N45
JF1L516 = ( JF1L482Q & ( (!JF1_R_ctrl_shift_rot_right) # (JF1_E_shift_rot_result[29]) ) ) # ( !JF1L482Q & ( (JF1_R_ctrl_shift_rot_right & JF1_E_shift_rot_result[29]) ) );


--GE2L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~20 at MLABCELL_X47_Y7_N9
GE2L41 = ( YE2L2 & ( JF1_d_writedata[30] & ( (ME1L3 & (!ME1L21 & (KE1L2 & !ME1L20))) ) ) );


--TE1L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~76 at LABCELL_X33_Y8_N6
TE1L89 = ( TE1L21 & ( ((!TE1L113) # ((TE1L85 & ZD10_out_payload[10]))) # (EE3L1) ) ) # ( !TE1L21 & ( (!TE1L113) # ((TE1L85 & ZD10_out_payload[10])) ) );


--GE2L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~21 at MLABCELL_X47_Y7_N3
GE2L42 = ( JF1_d_writedata[8] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L21 & !ME1L20))) ) ) );


--JF1L1036 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~8 at LABCELL_X33_Y9_N33
JF1L1036 = ( AE3_av_readdata_pre[18] & ( (!AE3_read_latency_shift_reg[0] & (!TE1L40 & ((!AE1L3Q) # (!YB1_readdata[18])))) ) ) # ( !AE3_av_readdata_pre[18] & ( (!TE1L40 & ((!AE1L3Q) # (!YB1_readdata[18]))) ) );


--JF1L1037 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~9 at LABCELL_X35_Y10_N42
JF1L1037 = ( !JF1_av_ld_aligning_data & ( PG1_ram_block1a18 & ( (!JF1L1040) # ((EE3L1 & ((!PG1_address_reg_a[0]) # (PG1_ram_block1a50)))) ) ) ) # ( !JF1_av_ld_aligning_data & ( !PG1_ram_block1a18 & ( (!JF1L1040) # ((PG1_address_reg_a[0] & (PG1_ram_block1a50 & EE3L1))) ) ) );


--JF1L1038 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10 at LABCELL_X35_Y10_N51
JF1L1038 = ( JF1_av_ld_aligning_data & ( JF1L753 & ( (JF1_av_ld_byte3_data[2]) # (JF1L1037) ) ) ) # ( !JF1_av_ld_aligning_data & ( JF1L753 & ( JF1L1037 ) ) ) # ( JF1_av_ld_aligning_data & ( !JF1L753 & ( (JF1L1037) # (JF1L959) ) ) ) # ( !JF1_av_ld_aligning_data & ( !JF1L753 & ( JF1L1037 ) ) );


--GE2L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~22 at LABCELL_X40_Y10_N39
GE2L43 = ( JF1_d_writedata[22] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L21 & !ME1L20))) ) ) );


--JF1L1042 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~11 at LABCELL_X33_Y9_N54
JF1L1042 = ( JF1L1044 & ( JF1L1045 & ( !JF1_av_ld_aligning_data ) ) ) # ( !JF1L1044 & ( JF1L1045 & ( !JF1_av_ld_aligning_data ) ) ) # ( JF1L1044 & ( !JF1L1045 & ( (!JF1_av_ld_aligning_data & (((EE3L1 & JF1L1041)) # (TE1L40))) ) ) ) # ( !JF1L1044 & ( !JF1L1045 & ( !JF1_av_ld_aligning_data ) ) );


--JF1L1043 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~12 at LABCELL_X33_Y8_N3
JF1L1043 = ( JF1L1042 ) # ( !JF1L1042 & ( (JF1_av_ld_aligning_data & ((!JF1L753 & (JF1L959)) # (JF1L753 & ((JF1_av_ld_byte3_data[3]))))) ) );


--GE2L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~23 at LABCELL_X40_Y10_N21
GE2L44 = ( JF1_d_writedata[23] & ( YE2L2 & ( (ME1L3 & (!ME1L21 & (KE1L2 & !ME1L20))) ) ) );


--GE2L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~24 at MLABCELL_X47_Y7_N21
GE2L45 = ( YE2L2 & ( JF1_d_writedata[10] & ( (!ME1L20 & (!ME1L21 & (KE1L2 & ME1L3))) ) ) );


--JF1L1047 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~13 at LABCELL_X33_Y9_N24
JF1L1047 = ( JF1L1046 & ( EE3L1 & ( !JF1_av_ld_aligning_data ) ) ) # ( !JF1L1046 & ( EE3L1 & ( (!JF1_av_ld_aligning_data & (((!JF1L1049) # (TE1L40)) # (JF1L1050))) ) ) ) # ( JF1L1046 & ( !EE3L1 & ( (!JF1_av_ld_aligning_data & (((!JF1L1049) # (TE1L40)) # (JF1L1050))) ) ) ) # ( !JF1L1046 & ( !EE3L1 & ( (!JF1_av_ld_aligning_data & (((!JF1L1049) # (TE1L40)) # (JF1L1050))) ) ) );


--JF1L1048 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14 at LABCELL_X35_Y9_N51
JF1L1048 = ( JF1L959 & ( ((JF1_av_ld_aligning_data & ((!JF1L753) # (JF1_av_ld_byte3_data[4])))) # (JF1L1047) ) ) # ( !JF1L959 & ( ((JF1_av_ld_aligning_data & (JF1L753 & JF1_av_ld_byte3_data[4]))) # (JF1L1047) ) );


--GE2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~25 at MLABCELL_X47_Y7_N30
GE2L46 = ( YE2L2 & ( JF1_d_writedata[24] & ( (!ME1L20 & (!ME1L21 & (ME1L3 & KE1L2))) ) ) );


--JF1L1052 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~15 at LABCELL_X36_Y8_N0
JF1L1052 = ( EE3L1 & ( JF1L1054 & ( (!JF1_av_ld_aligning_data & (((TE1L40) # (JF1L1055)) # (JF1L1051))) ) ) ) # ( !EE3L1 & ( JF1L1054 & ( (!JF1_av_ld_aligning_data & ((TE1L40) # (JF1L1055))) ) ) ) # ( EE3L1 & ( !JF1L1054 & ( !JF1_av_ld_aligning_data ) ) ) # ( !EE3L1 & ( !JF1L1054 & ( !JF1_av_ld_aligning_data ) ) );


--JF1L1053 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~16 at LABCELL_X33_Y8_N18
JF1L1053 = ( JF1_av_ld_aligning_data & ( JF1L959 & ( (!JF1L753) # ((JF1L1052) # (JF1_av_ld_byte3_data[5])) ) ) ) # ( !JF1_av_ld_aligning_data & ( JF1L959 & ( JF1L1052 ) ) ) # ( JF1_av_ld_aligning_data & ( !JF1L959 & ( ((JF1L753 & JF1_av_ld_byte3_data[5])) # (JF1L1052) ) ) ) # ( !JF1_av_ld_aligning_data & ( !JF1L959 & ( JF1L1052 ) ) );


--GE2L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~26 at MLABCELL_X47_Y7_N33
GE2L47 = ( YE2L2 & ( JF1_d_writedata[25] & ( (!ME1L20 & (!ME1L21 & (KE1L2 & ME1L3))) ) ) );


--GE2L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~27 at LABCELL_X40_Y10_N33
GE2L48 = ( JF1_d_writedata[17] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L21 & !ME1L20))) ) ) );


--GE2L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~28 at LABCELL_X40_Y10_N36
GE2L49 = ( YE2L2 & ( JF1_d_writedata[19] & ( (ME1L3 & (KE1L2 & (!ME1L20 & !ME1L21))) ) ) );


--GE2L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~29 at LABCELL_X40_Y10_N12
GE2L50 = ( YE2L2 & ( JF1_d_writedata[18] & ( (ME1L3 & (KE1L2 & (!ME1L20 & !ME1L21))) ) ) );


--GE2L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~30 at LABCELL_X40_Y10_N30
GE2L51 = ( JF1_d_writedata[20] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L20 & !ME1L21))) ) ) );


--JF1L1031 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~17 at LABCELL_X33_Y11_N18
JF1L1031 = ( !YB1_readdata[16] & ( AE1L3Q & ( (!AE2_read_latency_shift_reg[0] & ((!AE3_read_latency_shift_reg[0]) # ((!AE3_av_readdata_pre[16])))) # (AE2_read_latency_shift_reg[0] & (!ZB1_readdata[16] & ((!AE3_read_latency_shift_reg[0]) # (!AE3_av_readdata_pre[16])))) ) ) ) # ( YB1_readdata[16] & ( !AE1L3Q & ( (!AE2_read_latency_shift_reg[0] & ((!AE3_read_latency_shift_reg[0]) # ((!AE3_av_readdata_pre[16])))) # (AE2_read_latency_shift_reg[0] & (!ZB1_readdata[16] & ((!AE3_read_latency_shift_reg[0]) # (!AE3_av_readdata_pre[16])))) ) ) ) # ( !YB1_readdata[16] & ( !AE1L3Q & ( (!AE2_read_latency_shift_reg[0] & ((!AE3_read_latency_shift_reg[0]) # ((!AE3_av_readdata_pre[16])))) # (AE2_read_latency_shift_reg[0] & (!ZB1_readdata[16] & ((!AE3_read_latency_shift_reg[0]) # (!AE3_av_readdata_pre[16])))) ) ) );


--JF1L1032 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~18 at LABCELL_X35_Y9_N42
JF1L1032 = ( JF1L1030 & ( JF1L1034 & ( (!JF1_av_ld_aligning_data & (EE3L1)) # (JF1_av_ld_aligning_data & (((JF1L959 & !JF1L753)))) ) ) ) # ( !JF1L1030 & ( JF1L1034 & ( (JF1L959 & (JF1_av_ld_aligning_data & !JF1L753)) ) ) ) # ( JF1L1030 & ( !JF1L1034 & ( ((!JF1_av_ld_aligning_data) # (JF1L753)) # (JF1L959) ) ) ) # ( !JF1L1030 & ( !JF1L1034 & ( ((!JF1_av_ld_aligning_data) # (JF1L753)) # (JF1L959) ) ) );


--GE2L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~31 at LABCELL_X40_Y10_N15
GE2L52 = ( JF1_d_writedata[6] & ( YE2L2 & ( (ME1L3 & (KE1L2 & (!ME1L21 & !ME1L20))) ) ) );


--TE1L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~77 at LABCELL_X33_Y11_N24
TE1L90 = ( YB1_readdata[17] & ( ZB1_readdata[17] & ( (AE2_read_latency_shift_reg[0]) # (AE1L3Q) ) ) ) # ( !YB1_readdata[17] & ( ZB1_readdata[17] & ( AE2_read_latency_shift_reg[0] ) ) ) # ( YB1_readdata[17] & ( !ZB1_readdata[17] & ( AE1L3Q ) ) );


--TE1L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~78 at LABCELL_X36_Y8_N42
TE1L91 = ( PG1_ram_block1a49 & ( !TE1L110 & ( (TE1L109 & ((!EE3L1) # ((!PG1_ram_block1a17 & !PG1_address_reg_a[0])))) ) ) ) # ( !PG1_ram_block1a49 & ( !TE1L110 & ( (TE1L109 & ((!PG1_ram_block1a17) # ((!EE3L1) # (PG1_address_reg_a[0])))) ) ) );


--JF1L1035 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~19 at LABCELL_X36_Y8_N21
JF1L1035 = ( TE1L91 & ( (JF1_av_ld_aligning_data & ((!JF1L753 & ((JF1L959))) # (JF1L753 & (JF1_av_ld_byte3_data[1])))) ) ) # ( !TE1L91 & ( (!JF1_av_ld_aligning_data) # ((!JF1L753 & ((JF1L959))) # (JF1L753 & (JF1_av_ld_byte3_data[1]))) ) );


--GE2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~32 at LABCELL_X40_Y10_N18
GE2L53 = ( JF1_d_writedata[7] & ( YE2L2 & ( (ME1L3 & (!ME1L21 & (!ME1L20 & KE1L2))) ) ) );


--JF1_R_ctrl_shift_logical is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X43_Y5_N40
--register power-up is low

JF1_R_ctrl_shift_logical = DFFEAS(JF1L286, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1_R_ctrl_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X43_Y5_N7
--register power-up is low

JF1_R_ctrl_rot_right = DFFEAS(JF1_R_ctrl_rot_right_nxt, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L444 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X40_Y3_N27
JF1L444 = ( JF1_E_shift_rot_result[31] & ( (!JF1_R_ctrl_shift_logical & ((!JF1_R_ctrl_rot_right) # (JF1_E_shift_rot_result[0]))) ) ) # ( !JF1_E_shift_rot_result[31] & ( (!JF1_R_ctrl_shift_logical & (JF1_E_shift_rot_result[0] & JF1_R_ctrl_rot_right)) ) );


--JF1L488 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~28 at LABCELL_X40_Y3_N21
JF1L488 = ( JF1_E_shift_rot_result[1] & ( (JF1L444) # (JF1L779Q) ) ) # ( !JF1_E_shift_rot_result[1] & ( (!JF1L779Q & JF1L444) ) );


--JE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~0 at LABCELL_X29_Y10_N51
JE1L20 = ( AE4_av_readdata_pre[0] & ( (JE1_data_reg[0]) # (VE4L15) ) ) # ( !AE4_av_readdata_pre[0] & ( JE1_data_reg[0] ) );


--JE1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|always10~1 at LABCELL_X27_Y10_N24
JE1L2 = ( VE4L15 & ( !JE1L1 ) ) # ( !VE4L15 );


--JE2L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0 at LABCELL_X30_Y8_N0
JE2L19 = ( ZD10_out_payload[0] & ( (JE2_data_reg[0]) # (VE9L15) ) ) # ( !ZD10_out_payload[0] & ( JE2_data_reg[0] ) );


--JE2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~0 at MLABCELL_X34_Y9_N45
JE2L1 = ( ZD9_mem[0][52] & ( (!VE9L15) # (ZD9_mem[0][88]) ) ) # ( !ZD9_mem[0][52] );


--JC1_readdata[0] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[0] at FF_X30_Y6_N37
--register power-up is low

JC1_readdata[0] = DFFEAS(JC1_read_mux_out[0], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC1_readdata[0] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[0] at FF_X36_Y11_N55
--register power-up is low

NC1_readdata[0] = DFFEAS(NC1L72, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HC1_readdata[0] is nios_system:NiosII|nios_system_pin:pin|readdata[0] at LABCELL_X31_Y8_N48
HC1_readdata[0] = (YB1L6 & HC1_data_out);


--YB1_read_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en at FF_X28_Y11_N52
--register power-up is low

YB1_read_interrupt_en = DFFEAS(YB1L22, GLOBAL(VG1L41),  ,  , YB1L9,  ,  ,  ,  );


--YB1L61 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~0 at LABCELL_X29_Y11_N48
YB1L61 = ( JF1_W_alu_result[2] & ( QC1_right_audio_fifo_read_space[0] & ( (!JF1_W_alu_result[3]) # (YC2_q_b[0]) ) ) ) # ( !JF1_W_alu_result[2] & ( QC1_right_audio_fifo_read_space[0] & ( (!JF1_W_alu_result[3] & (YB1_read_interrupt_en)) # (JF1_W_alu_result[3] & ((YC1_q_b[0]))) ) ) ) # ( JF1_W_alu_result[2] & ( !QC1_right_audio_fifo_read_space[0] & ( (YC2_q_b[0] & JF1_W_alu_result[3]) ) ) ) # ( !JF1_W_alu_result[2] & ( !QC1_right_audio_fifo_read_space[0] & ( (!JF1_W_alu_result[3] & (YB1_read_interrupt_en)) # (JF1_W_alu_result[3] & ((YC1_q_b[0]))) ) ) );


--YB1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]~1 at MLABCELL_X28_Y11_N9
YB1L28 = ( KE1L1 & ( PD1_rst1 & ( ((!ZD1_mem_used[1] & (JF1_W_alu_result[4] & ME1L12))) # (KC1_r_sync_rst) ) ) ) # ( !KE1L1 & ( PD1_rst1 & ( KC1_r_sync_rst ) ) ) # ( KE1L1 & ( !PD1_rst1 & ( KC1_r_sync_rst ) ) ) # ( !KE1L1 & ( !PD1_rst1 & ( KC1_r_sync_rst ) ) );


--ZB1_ack is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|ack at MLABCELL_X34_Y13_N33
ZB1_ack = ( !ED1_shiftreg_data[18] & ( (!ED1_shiftreg_data[9] & !ED1_shiftreg_data[0]) ) );


--ZB1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~0 at LABCELL_X31_Y14_N33
ZB1L88 = ( ZB1_ack & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & (ED1_shiftreg_data[1]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((ZB1_address_reg[0]))) # (JF1_W_alu_result[2] & (ED1_shiftreg_data[1])))) ) ) # ( !ZB1_ack & ( (!JF1_W_alu_result[3] & (((ED1_shiftreg_data[1])) # (JF1_W_alu_result[2]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((ZB1_address_reg[0]))) # (JF1_W_alu_result[2] & (ED1_shiftreg_data[1])))) ) );


--ZB1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~1 at LABCELL_X31_Y14_N48
ZB1L89 = ( ZB1L88 & ( (!ZB1L124 & (((ZB1_readdata[0])))) # (ZB1L124 & ((!YD2L2 & ((ZB1_readdata[0]))) # (YD2L2 & (!YB1L6)))) ) ) # ( !ZB1L88 & ( (ZB1_readdata[0] & ((!ZB1L124) # (!YD2L2))) ) );


--JE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~1 at LABCELL_X31_Y10_N36
JE1L21 = ( AE4_av_readdata_pre[2] & ( (JE1_data_reg[2]) # (VE4L15) ) ) # ( !AE4_av_readdata_pre[2] & ( JE1_data_reg[2] ) );


--JE2L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1 at LABCELL_X30_Y8_N9
JE2L20 = ((ZD10_out_payload[2] & VE9L15)) # (JE2_data_reg[2]);


--JC1_readdata[2] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[2] at FF_X29_Y8_N2
--register power-up is low

JC1_readdata[2] = DFFEAS(JC1_read_mux_out[2], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_clear_read_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos at FF_X28_Y11_N49
--register power-up is low

YB1_clear_read_fifos = DFFEAS(YB1L10, GLOBAL(VG1L41),  ,  , YB1L9,  ,  ,  ,  );


--YB1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~2 at LABCELL_X29_Y11_N18
YB1L62 = ( YB1_clear_read_fifos & ( JF1_W_alu_result[3] & ( (!JF1_W_alu_result[2] & (YC1_q_b[2])) # (JF1_W_alu_result[2] & ((YC2_q_b[2]))) ) ) ) # ( !YB1_clear_read_fifos & ( JF1_W_alu_result[3] & ( (!JF1_W_alu_result[2] & (YC1_q_b[2])) # (JF1_W_alu_result[2] & ((YC2_q_b[2]))) ) ) ) # ( YB1_clear_read_fifos & ( !JF1_W_alu_result[3] & ( (!JF1_W_alu_result[2]) # (QC1_right_audio_fifo_read_space[2]) ) ) ) # ( !YB1_clear_read_fifos & ( !JF1_W_alu_result[3] & ( (JF1_W_alu_result[2] & QC1_right_audio_fifo_read_space[2]) ) ) );


--ZB1_control_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2] at FF_X31_Y14_N23
--register power-up is low

ZB1_control_reg[2] = DFFEAS(ZB1L46, GLOBAL(VG1L41),  ,  , ZB1L38,  ,  ,  ,  );


--ZB1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~2 at LABCELL_X31_Y14_N30
ZB1L90 = ( ED1_shiftreg_data[3] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & (ZB1_control_reg[2]))) # (JF1_W_alu_result[3] & (((ZB1_address_reg[2])) # (JF1_W_alu_result[2]))) ) ) # ( !ED1_shiftreg_data[3] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3] & (ZB1_control_reg[2])) # (JF1_W_alu_result[3] & ((ZB1_address_reg[2]))))) ) );


--ZB1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~3 at LABCELL_X33_Y12_N33
ZB1L91 = ( ZB1_readdata[2] & ( ZB1L90 ) ) # ( !ZB1_readdata[2] & ( ZB1L90 & ( (!ZD2_mem_used[1] & (!JF1_W_alu_result[4] & (ME1L12 & YD2L2))) ) ) ) # ( ZB1_readdata[2] & ( !ZB1L90 & ( (((!ME1L12) # (!YD2L2)) # (JF1_W_alu_result[4])) # (ZD2_mem_used[1]) ) ) );


--JE1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~2 at LABCELL_X30_Y7_N15
JE1L22 = ((VE4L15 & AE4_av_readdata_pre[10])) # (JE1_data_reg[10]);


--JE2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2 at LABCELL_X30_Y8_N48
JE2L21 = ((ZD10_out_payload[10] & VE9L15)) # (JE2_data_reg[10]);


--YB1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~3 at MLABCELL_X28_Y12_N15
YB1L63 = ( YC2_q_b[10] & ( YC1_q_b[10] & ( ((!JF1_W_alu_result[2]) # (QC1_left_audio_fifo_read_space[2])) # (JF1_W_alu_result[3]) ) ) ) # ( !YC2_q_b[10] & ( YC1_q_b[10] & ( (!JF1_W_alu_result[3] & (JF1_W_alu_result[2] & QC1_left_audio_fifo_read_space[2])) # (JF1_W_alu_result[3] & (!JF1_W_alu_result[2])) ) ) ) # ( YC2_q_b[10] & ( !YC1_q_b[10] & ( (!JF1_W_alu_result[3] & ((!JF1_W_alu_result[2]) # (QC1_left_audio_fifo_read_space[2]))) # (JF1_W_alu_result[3] & (JF1_W_alu_result[2])) ) ) ) # ( !YC2_q_b[10] & ( !YC1_q_b[10] & ( (!JF1_W_alu_result[3] & (JF1_W_alu_result[2] & QC1_left_audio_fifo_read_space[2])) ) ) );


--YB1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7]~4 at MLABCELL_X28_Y12_N18
YB1L35 = ( KC1_r_sync_rst ) # ( !KC1_r_sync_rst & ( YB1L6 ) );


--CC1_ac is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X29_Y9_N31
--register power-up is low

CC1_ac = DFFEAS(CC1L62, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~79 at LABCELL_X33_Y8_N12
TE1L92 = ( EE3L1 & ( ((!TE1L114) # ((TE1L85 & ZD10_out_payload[11]))) # (TE1L22) ) ) # ( !EE3L1 & ( (!TE1L114) # ((TE1L85 & ZD10_out_payload[11])) ) );


--JF1L382 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28 at MLABCELL_X39_Y4_N45
JF1L382 = ( JF1L426 & ( (!JF1_R_ctrl_shift_rot & (((JF1L222)) # (JF1_R_ctrl_logic))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[27])))) ) ) # ( !JF1L426 & ( (!JF1_R_ctrl_shift_rot & (!JF1_R_ctrl_logic & (JF1L222))) # (JF1_R_ctrl_shift_rot & (((JF1_E_shift_rot_result[27])))) ) );


--JE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~3 at LABCELL_X31_Y10_N42
JE1L23 = ((AE4_av_readdata_pre[3] & VE4L15)) # (JE1_data_reg[3]);


--JE2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3 at LABCELL_X30_Y8_N3
JE2L22 = ( ZD10_out_payload[3] & ( (JE2_data_reg[3]) # (VE9L15) ) ) # ( !ZD10_out_payload[3] & ( JE2_data_reg[3] ) );


--JC1_readdata[3] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[3] at FF_X29_Y8_N56
--register power-up is low

JC1_readdata[3] = DFFEAS(JC1_read_mux_out[3], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L64 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~5 at LABCELL_X29_Y11_N0
YB1L64 = ( QC1_right_audio_fifo_read_space[3] & ( YC1_q_b[3] & ( (!JF1_W_alu_result[3] & (((JF1_W_alu_result[2])) # (YB1_clear_write_fifos))) # (JF1_W_alu_result[3] & (((!JF1_W_alu_result[2]) # (YC2_q_b[3])))) ) ) ) # ( !QC1_right_audio_fifo_read_space[3] & ( YC1_q_b[3] & ( (!JF1_W_alu_result[3] & (YB1_clear_write_fifos & ((!JF1_W_alu_result[2])))) # (JF1_W_alu_result[3] & (((!JF1_W_alu_result[2]) # (YC2_q_b[3])))) ) ) ) # ( QC1_right_audio_fifo_read_space[3] & ( !YC1_q_b[3] & ( (!JF1_W_alu_result[3] & (((JF1_W_alu_result[2])) # (YB1_clear_write_fifos))) # (JF1_W_alu_result[3] & (((YC2_q_b[3] & JF1_W_alu_result[2])))) ) ) ) # ( !QC1_right_audio_fifo_read_space[3] & ( !YC1_q_b[3] & ( (!JF1_W_alu_result[3] & (YB1_clear_write_fifos & ((!JF1_W_alu_result[2])))) # (JF1_W_alu_result[3] & (((YC2_q_b[3] & JF1_W_alu_result[2])))) ) ) );


--ZB1L92 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~4 at LABCELL_X30_Y14_N0
ZB1L92 = ( ED1_shiftreg_data[4] & ( ZB1_address_reg[3] & ( (!ZB1_internal_reset & JF1_W_alu_result[3]) ) ) ) # ( !ED1_shiftreg_data[4] & ( ZB1_address_reg[3] & ( (!ZB1_internal_reset & (JF1_W_alu_result[3] & !JF1_W_alu_result[2])) ) ) ) # ( ED1_shiftreg_data[4] & ( !ZB1_address_reg[3] & ( (!ZB1_internal_reset & (JF1_W_alu_result[3] & JF1_W_alu_result[2])) ) ) );


--ZB1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4]~5 at LABCELL_X31_Y14_N51
ZB1L81 = ( ZB1L74 & ( ((ZB1L124 & ((YD11L1) # (YD2L2)))) # (KC1_r_sync_rst) ) ) # ( !ZB1L74 & ( ((ZB1L124 & YD2L2)) # (KC1_r_sync_rst) ) );


--JE1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~4 at LABCELL_X29_Y10_N18
JE1L24 = ( JE1_data_reg[11] ) # ( !JE1_data_reg[11] & ( (VE4L15 & AE4_av_readdata_pre[11]) ) );


--JE2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4 at LABCELL_X31_Y9_N27
JE2L23 = ((VE9L15 & ZD10_out_payload[11])) # (JE2_data_reg[11]);


--YB1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~6 at MLABCELL_X28_Y12_N6
YB1L65 = ( JF1_W_alu_result[2] & ( JF1_W_alu_result[3] & ( YC2_q_b[11] ) ) ) # ( !JF1_W_alu_result[2] & ( JF1_W_alu_result[3] & ( YC1_q_b[11] ) ) ) # ( JF1_W_alu_result[2] & ( !JF1_W_alu_result[3] & ( QC1_left_audio_fifo_read_space[3] ) ) ) # ( !JF1_W_alu_result[2] & ( !JF1_W_alu_result[3] & ( YC2_q_b[11] ) ) );


--TE1L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~80 at LABCELL_X35_Y10_N3
TE1L93 = ( TE1L23 & ( ((!TE1L115) # ((ZD10_out_payload[12] & TE1L85))) # (EE3L1) ) ) # ( !TE1L23 & ( (!TE1L115) # ((ZD10_out_payload[12] & TE1L85)) ) );


--JF1L383 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~29 at MLABCELL_X39_Y4_N36
JF1L383 = ( JF1_R_ctrl_logic & ( JF1L226 & ( (!JF1_R_ctrl_shift_rot & (JF1L427)) # (JF1_R_ctrl_shift_rot & ((JF1_E_shift_rot_result[28]))) ) ) ) # ( !JF1_R_ctrl_logic & ( JF1L226 & ( (!JF1_R_ctrl_shift_rot) # (JF1_E_shift_rot_result[28]) ) ) ) # ( JF1_R_ctrl_logic & ( !JF1L226 & ( (!JF1_R_ctrl_shift_rot & (JF1L427)) # (JF1_R_ctrl_shift_rot & ((JF1_E_shift_rot_result[28]))) ) ) ) # ( !JF1_R_ctrl_logic & ( !JF1L226 & ( (JF1_R_ctrl_shift_rot & JF1_E_shift_rot_result[28]) ) ) );


--JE1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~5 at LABCELL_X29_Y10_N36
JE1L25 = ((VE4L15 & AE4_av_readdata_pre[4])) # (JE1_data_reg[4]);


--JE2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5 at MLABCELL_X34_Y9_N39
JE2L24 = ((VE9L15 & ZD10_out_payload[4])) # (JE2_data_reg[4]);


--YB1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~7 at MLABCELL_X28_Y12_N39
YB1L66 = ( QC1_right_audio_fifo_read_space[4] & ( JF1_W_alu_result[3] & ( (!JF1_W_alu_result[2] & ((YC1_q_b[4]))) # (JF1_W_alu_result[2] & (YC2_q_b[4])) ) ) ) # ( !QC1_right_audio_fifo_read_space[4] & ( JF1_W_alu_result[3] & ( (!JF1_W_alu_result[2] & ((YC1_q_b[4]))) # (JF1_W_alu_result[2] & (YC2_q_b[4])) ) ) ) # ( QC1_right_audio_fifo_read_space[4] & ( !JF1_W_alu_result[3] & ( (JF1_W_alu_result[2]) # (YC2_q_b[4]) ) ) ) # ( !QC1_right_audio_fifo_read_space[4] & ( !JF1_W_alu_result[3] & ( (YC2_q_b[4] & !JF1_W_alu_result[2]) ) ) );


--ZB1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~6 at LABCELL_X30_Y14_N45
ZB1L93 = ( ZB1_address_reg[4] & ( JF1_W_alu_result[2] & ( (JF1_W_alu_result[3] & (ED1L43Q & !ZB1_internal_reset)) ) ) ) # ( !ZB1_address_reg[4] & ( JF1_W_alu_result[2] & ( (JF1_W_alu_result[3] & (ED1L43Q & !ZB1_internal_reset)) ) ) ) # ( ZB1_address_reg[4] & ( !JF1_W_alu_result[2] & ( (JF1_W_alu_result[3] & !ZB1_internal_reset) ) ) );


--JC1_readdata[4] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[4] at FF_X29_Y6_N56
--register power-up is low

JC1_readdata[4] = DFFEAS(JC1_read_mux_out[4], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~6 at LABCELL_X30_Y7_N57
JE1L26 = ((VE4L15 & AE4_av_readdata_pre[12])) # (JE1_data_reg[12]);


--JE2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6 at MLABCELL_X34_Y9_N18
JE2L25 = ((VE9L15 & ZD10_out_payload[12])) # (JE2_data_reg[12]);


--YB1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~8 at MLABCELL_X28_Y12_N30
YB1L67 = ( QC1_left_audio_fifo_read_space[4] & ( (!JF1_W_alu_result[3] & (((YC2_q_b[12])) # (JF1_W_alu_result[2]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[12]))) # (JF1_W_alu_result[2] & (YC2_q_b[12])))) ) ) # ( !QC1_left_audio_fifo_read_space[4] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & (YC2_q_b[12]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[12]))) # (JF1_W_alu_result[2] & (YC2_q_b[12])))) ) );


--TE1L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~81 at LABCELL_X33_Y8_N54
TE1L94 = ( ZD10_out_payload[13] & ( TE1L116 & ( (((TE1L24 & EE3L1)) # (TE1L85)) # (TE1L117) ) ) ) # ( !ZD10_out_payload[13] & ( TE1L116 & ( ((TE1L24 & EE3L1)) # (TE1L117) ) ) ) # ( ZD10_out_payload[13] & ( !TE1L116 ) ) # ( !ZD10_out_payload[13] & ( !TE1L116 ) );


--JF1L384 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~30 at MLABCELL_X39_Y4_N42
JF1L384 = ( JF1_E_shift_rot_result[29] & ( ((!JF1_R_ctrl_logic & (JF1L230)) # (JF1_R_ctrl_logic & ((JF1L428)))) # (JF1_R_ctrl_shift_rot) ) ) # ( !JF1_E_shift_rot_result[29] & ( (!JF1_R_ctrl_shift_rot & ((!JF1_R_ctrl_logic & (JF1L230)) # (JF1_R_ctrl_logic & ((JF1L428))))) ) );


--JE1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~7 at LABCELL_X29_Y10_N6
JE1L27 = ( VE4L15 & ( (JE1_data_reg[5]) # (AE4_av_readdata_pre[5]) ) ) # ( !VE4L15 & ( JE1_data_reg[5] ) );


--JE2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7 at LABCELL_X30_Y8_N33
JE2L26 = ( ZD10_out_payload[5] & ( (JE2_data_reg[5]) # (VE9L15) ) ) # ( !ZD10_out_payload[5] & ( JE2_data_reg[5] ) );


--YB1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~9 at MLABCELL_X28_Y12_N24
YB1L68 = ( JF1_W_alu_result[2] & ( QC1_right_audio_fifo_read_space[5] & ( (!JF1_W_alu_result[3]) # (YC2_q_b[5]) ) ) ) # ( !JF1_W_alu_result[2] & ( QC1_right_audio_fifo_read_space[5] & ( (!JF1_W_alu_result[3] & ((YC2_q_b[5]))) # (JF1_W_alu_result[3] & (YC1_q_b[5])) ) ) ) # ( JF1_W_alu_result[2] & ( !QC1_right_audio_fifo_read_space[5] & ( (JF1_W_alu_result[3] & YC2_q_b[5]) ) ) ) # ( !JF1_W_alu_result[2] & ( !QC1_right_audio_fifo_read_space[5] & ( (!JF1_W_alu_result[3] & ((YC2_q_b[5]))) # (JF1_W_alu_result[3] & (YC1_q_b[5])) ) ) );


--ZB1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~7 at LABCELL_X30_Y14_N36
ZB1L94 = ( JF1_W_alu_result[2] & ( (ED1_shiftreg_data[6] & (!ZB1_internal_reset & JF1_W_alu_result[3])) ) ) # ( !JF1_W_alu_result[2] & ( (!ZB1_internal_reset & (JF1_W_alu_result[3] & ZB1_address_reg[5])) ) );


--JC1_readdata[5] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[5] at FF_X29_Y6_N59
--register power-up is low

JC1_readdata[5] = DFFEAS(JC1_read_mux_out[5], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~8 at LABCELL_X29_Y10_N39
JE1L28 = ( AE4_av_readdata_pre[13] & ( (JE1_data_reg[13]) # (VE4L15) ) ) # ( !AE4_av_readdata_pre[13] & ( JE1_data_reg[13] ) );


--JE2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8 at LABCELL_X31_Y9_N6
JE2L27 = ( VE9L15 & ( (JE2_data_reg[13]) # (ZD10_out_payload[13]) ) ) # ( !VE9L15 & ( JE2_data_reg[13] ) );


--YB1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~10 at MLABCELL_X28_Y12_N45
YB1L69 = ( JF1_W_alu_result[2] & ( YC1_q_b[13] & ( (!JF1_W_alu_result[3] & (QC1_left_audio_fifo_read_space[5])) # (JF1_W_alu_result[3] & ((YC2_q_b[13]))) ) ) ) # ( !JF1_W_alu_result[2] & ( YC1_q_b[13] & ( (YC2_q_b[13]) # (JF1_W_alu_result[3]) ) ) ) # ( JF1_W_alu_result[2] & ( !YC1_q_b[13] & ( (!JF1_W_alu_result[3] & (QC1_left_audio_fifo_read_space[5])) # (JF1_W_alu_result[3] & ((YC2_q_b[13]))) ) ) ) # ( !JF1_W_alu_result[2] & ( !YC1_q_b[13] & ( (!JF1_W_alu_result[3] & YC2_q_b[13]) ) ) );


--TE1L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~82 at LABCELL_X33_Y8_N24
TE1L95 = ( TE1L25 & ( TE1L118 & ( (((ZD10_out_payload[14] & TE1L85)) # (TE1L119)) # (EE3L1) ) ) ) # ( !TE1L25 & ( TE1L118 & ( ((ZD10_out_payload[14] & TE1L85)) # (TE1L119) ) ) ) # ( TE1L25 & ( !TE1L118 ) ) # ( !TE1L25 & ( !TE1L118 ) );


--JF1L385 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31 at MLABCELL_X39_Y4_N9
JF1L385 = ( JF1L429 & ( JF1_E_shift_rot_result[30] & ( ((JF1_R_ctrl_shift_rot) # (JF1_R_ctrl_logic)) # (JF1L234) ) ) ) # ( !JF1L429 & ( JF1_E_shift_rot_result[30] & ( ((JF1L234 & !JF1_R_ctrl_logic)) # (JF1_R_ctrl_shift_rot) ) ) ) # ( JF1L429 & ( !JF1_E_shift_rot_result[30] & ( (!JF1_R_ctrl_shift_rot & ((JF1_R_ctrl_logic) # (JF1L234))) ) ) ) # ( !JF1L429 & ( !JF1_E_shift_rot_result[30] & ( (JF1L234 & (!JF1_R_ctrl_logic & !JF1_R_ctrl_shift_rot)) ) ) );


--JE1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~9 at LABCELL_X29_Y10_N15
JE1L29 = ( VE4L15 & ( (JE1_data_reg[6]) # (AE4_av_readdata_pre[6]) ) ) # ( !VE4L15 & ( JE1_data_reg[6] ) );


--JE2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9 at MLABCELL_X34_Y9_N27
JE2L28 = ( ZD10_out_payload[6] & ( (JE2_data_reg[6]) # (VE9L15) ) ) # ( !ZD10_out_payload[6] & ( JE2_data_reg[6] ) );


--YB1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~11 at MLABCELL_X28_Y12_N48
YB1L70 = ( QC1_right_audio_fifo_read_space[6] & ( (!JF1_W_alu_result[3] & (((YC2_q_b[6])) # (JF1_W_alu_result[2]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[6]))) # (JF1_W_alu_result[2] & (YC2_q_b[6])))) ) ) # ( !QC1_right_audio_fifo_read_space[6] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & (YC2_q_b[6]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[6]))) # (JF1_W_alu_result[2] & (YC2_q_b[6])))) ) );


--ZB1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~8 at LABCELL_X30_Y14_N21
ZB1L95 = ( !ZB1_internal_reset & ( (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((ZB1_address_reg[6]))) # (JF1_W_alu_result[2] & (ED1_shiftreg_data[7])))) ) );


--JC1_readdata[6] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[6] at FF_X30_Y6_N23
--register power-up is low

JC1_readdata[6] = DFFEAS(JC1_read_mux_out[6], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~10 at LABCELL_X31_Y10_N51
JE1L30 = ((AE4_av_readdata_pre[14] & VE4L15)) # (JE1_data_reg[14]);


--JE2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10 at MLABCELL_X34_Y9_N6
JE2L29 = ((VE9L15 & ZD10_out_payload[14])) # (JE2_data_reg[14]);


--YB1L71 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~12 at MLABCELL_X28_Y12_N51
YB1L71 = ( YC2_q_b[14] & ( (!JF1_W_alu_result[3] & ((!JF1_W_alu_result[2]) # ((QC1_left_audio_fifo_read_space[6])))) # (JF1_W_alu_result[3] & (((YC1_q_b[14])) # (JF1_W_alu_result[2]))) ) ) # ( !YC2_q_b[14] & ( (!JF1_W_alu_result[3] & (JF1_W_alu_result[2] & ((QC1_left_audio_fifo_read_space[6])))) # (JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & (YC1_q_b[14]))) ) );


--CC1_woverflow is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X29_Y9_N40
--register power-up is low

CC1_woverflow = DFFEAS(CC1L94, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~83 at LABCELL_X33_Y8_N30
TE1L96 = ( TE1L120 & ( EE3L1 & ( ((TE1L85 & ZD10_out_payload[15])) # (TE1L84) ) ) ) # ( !TE1L120 & ( EE3L1 ) ) # ( TE1L120 & ( !EE3L1 & ( (TE1L85 & ZD10_out_payload[15]) ) ) ) # ( !TE1L120 & ( !EE3L1 ) );


--JF1L386 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~32 at MLABCELL_X39_Y4_N27
JF1L386 = ( JF1L430 & ( JF1_R_ctrl_shift_rot & ( JF1L487Q ) ) ) # ( !JF1L430 & ( JF1_R_ctrl_shift_rot & ( JF1L487Q ) ) ) # ( JF1L430 & ( !JF1_R_ctrl_shift_rot & ( (JF1_R_ctrl_logic) # (JF1L218) ) ) ) # ( !JF1L430 & ( !JF1_R_ctrl_shift_rot & ( (JF1L218 & !JF1_R_ctrl_logic) ) ) );


--JE1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~11 at MLABCELL_X28_Y8_N48
JE1L31 = ((AE4_av_readdata_pre[7] & VE4L15)) # (JE1_data_reg[7]);


--JE2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11 at LABCELL_X30_Y8_N24
JE2L30 = ( ZD10_out_payload[7] & ( (JE2_data_reg[7]) # (VE9L15) ) ) # ( !ZD10_out_payload[7] & ( JE2_data_reg[7] ) );


--JC1_readdata[7] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[7] at FF_X30_Y6_N19
--register power-up is low

JC1_readdata[7] = DFFEAS(JC1_read_mux_out[7], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L72 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~13 at MLABCELL_X28_Y12_N54
YB1L72 = ( QC1_right_audio_fifo_read_space[7] & ( (!JF1_W_alu_result[3] & (((YC2_q_b[7])) # (JF1_W_alu_result[2]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[7]))) # (JF1_W_alu_result[2] & (YC2_q_b[7])))) ) ) # ( !QC1_right_audio_fifo_read_space[7] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & (YC2_q_b[7]))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[7]))) # (JF1_W_alu_result[2] & (YC2_q_b[7])))) ) );


--ZB1L96 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~9 at LABCELL_X30_Y14_N18
ZB1L96 = ( !ZB1_internal_reset & ( (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & (ZB1_address_reg[7])) # (JF1_W_alu_result[2] & ((ED1_shiftreg_data[8]))))) ) );


--JE1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~12 at LABCELL_X30_Y7_N3
JE1L32 = ((VE4L15 & AE4_av_readdata_pre[15])) # (JE1_data_reg[15]);


--JE2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12 at MLABCELL_X34_Y9_N51
JE2L31 = ( JE2_data_reg[15] & ( ZD10_out_payload[15] ) ) # ( !JE2_data_reg[15] & ( ZD10_out_payload[15] & ( VE9L15 ) ) ) # ( JE2_data_reg[15] & ( !ZD10_out_payload[15] ) );


--YB1L73 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~14 at MLABCELL_X28_Y12_N57
YB1L73 = ( YC1_q_b[15] & ( (!JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC2_q_b[15]))) # (JF1_W_alu_result[2] & (QC1_left_audio_fifo_read_space[7])))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2]) # ((YC2_q_b[15])))) ) ) # ( !YC1_q_b[15] & ( (!JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC2_q_b[15]))) # (JF1_W_alu_result[2] & (QC1_left_audio_fifo_read_space[7])))) # (JF1_W_alu_result[3] & (JF1_W_alu_result[2] & ((YC2_q_b[15])))) ) );


--CC1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X31_Y8_N35
--register power-up is low

CC1_rvalid = DFFEAS(CC1L88, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~13 at MLABCELL_X28_Y8_N33
JE1L33 = ( JE1_data_reg[1] & ( VE4L15 ) ) # ( !JE1_data_reg[1] & ( VE4L15 & ( AE4_av_readdata_pre[1] ) ) ) # ( JE1_data_reg[1] & ( !VE4L15 ) );


--JE2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13 at LABCELL_X30_Y8_N18
JE2L32 = ((ZD10_out_payload[1] & VE9L15)) # (JE2_data_reg[1]);


--NC1_readdata[1] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[1] at FF_X29_Y8_N29
--register power-up is low

NC1_readdata[1] = DFFEAS(NC1L73, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_write_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en at FF_X29_Y11_N34
--register power-up is low

YB1_write_interrupt_en = DFFEAS(YB1L80, GLOBAL(VG1L41),  ,  , YB1L9,  ,  ,  ,  );


--YB1L74 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~15 at MLABCELL_X28_Y11_N24
YB1L74 = ( JF1_W_alu_result[3] & ( YB1_write_interrupt_en & ( (!JF1_W_alu_result[2] & ((YC1_q_b[1]))) # (JF1_W_alu_result[2] & (YC2_q_b[1])) ) ) ) # ( !JF1_W_alu_result[3] & ( YB1_write_interrupt_en & ( (!JF1_W_alu_result[2]) # (QC1_right_audio_fifo_read_space[1]) ) ) ) # ( JF1_W_alu_result[3] & ( !YB1_write_interrupt_en & ( (!JF1_W_alu_result[2] & ((YC1_q_b[1]))) # (JF1_W_alu_result[2] & (YC2_q_b[1])) ) ) ) # ( !JF1_W_alu_result[3] & ( !YB1_write_interrupt_en & ( (QC1_right_audio_fifo_read_space[1] & JF1_W_alu_result[2]) ) ) );


--ZB1_control_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1] at FF_X31_Y14_N29
--register power-up is low

ZB1_control_reg[1] = DFFEAS(ZB1L47, GLOBAL(VG1L41),  ,  , ZB1L38,  ,  ,  ,  );


--ZB1L97 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~10 at LABCELL_X33_Y12_N30
ZB1L97 = ( ZB1_readdata[1] & ( ZB1L103 ) ) # ( !ZB1_readdata[1] & ( ZB1L103 & ( (!ZD2_mem_used[1] & (!JF1_W_alu_result[4] & (YD2L2 & ME1L12))) ) ) ) # ( ZB1_readdata[1] & ( !ZB1L103 & ( (((!YD2L2) # (!ME1L12)) # (JF1_W_alu_result[4])) # (ZD2_mem_used[1]) ) ) );


--JC1_readdata[1] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[1] at FF_X30_Y6_N40
--register power-up is low

JC1_readdata[1] = DFFEAS(JC1_read_mux_out[1], GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~14 at LABCELL_X31_Y10_N6
JE1L34 = ( JE1_data_reg[8] & ( VE4L15 ) ) # ( !JE1_data_reg[8] & ( VE4L15 & ( AE4_av_readdata_pre[8] ) ) ) # ( JE1_data_reg[8] & ( !VE4L15 ) );


--JE2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14 at LABCELL_X31_Y9_N39
JE2L33 = ((VE9L15 & ZD10_out_payload[8])) # (JE2_data_reg[8]);


--YB1L75 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~16 at LABCELL_X29_Y11_N45
YB1L75 = ( QC1_left_audio_fifo_read_space[0] & ( YB1_read_interrupt & ( (!JF1_W_alu_result[3]) # ((!JF1_W_alu_result[2] & ((YC1_q_b[8]))) # (JF1_W_alu_result[2] & (YC2_q_b[8]))) ) ) ) # ( !QC1_left_audio_fifo_read_space[0] & ( YB1_read_interrupt & ( (!JF1_W_alu_result[3] & (((!JF1_W_alu_result[2])))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[8]))) # (JF1_W_alu_result[2] & (YC2_q_b[8])))) ) ) ) # ( QC1_left_audio_fifo_read_space[0] & ( !YB1_read_interrupt & ( (!JF1_W_alu_result[3] & (((JF1_W_alu_result[2])))) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[8]))) # (JF1_W_alu_result[2] & (YC2_q_b[8])))) ) ) ) # ( !QC1_left_audio_fifo_read_space[0] & ( !YB1_read_interrupt & ( (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[8]))) # (JF1_W_alu_result[2] & (YC2_q_b[8])))) ) ) );


--ZB1L98 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~11 at MLABCELL_X34_Y13_N3
ZB1L98 = ( !JF1_W_alu_result[3] & ( (CD1_auto_init_complete & (JF1_W_alu_result[2] & !CD1_auto_init_error)) ) );


--ZB1L99 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~12 at LABCELL_X33_Y12_N9
ZB1L99 = ( JF1_W_alu_result[3] & ( ED1_shiftreg_data[10] & ( (JF1_W_alu_result[2] & (!ZB1_control_reg[17] & !ZB1_control_reg[16])) ) ) ) # ( !JF1_W_alu_result[3] & ( ED1_shiftreg_data[10] & ( (!JF1_W_alu_result[2] & (!ZB1_control_reg[17] & !ZB1_control_reg[16])) ) ) );


--ZB1L100 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~13 at MLABCELL_X34_Y12_N24
ZB1L100 = ( ZB1_readdata[8] & ( ZB1L98 & ( (!ZB1L124) # ((!YD2L2) # (!YB1L6)) ) ) ) # ( !ZB1_readdata[8] & ( ZB1L98 & ( (ZB1L124 & (YD2L2 & !YB1L6)) ) ) ) # ( ZB1_readdata[8] & ( !ZB1L98 & ( (!ZB1L124) # ((!YD2L2) # ((ZB1L99 & !YB1L6))) ) ) ) # ( !ZB1_readdata[8] & ( !ZB1L98 & ( (ZB1L124 & (ZB1L99 & (YD2L2 & !YB1L6))) ) ) );


--JE1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_rsp_width_adapter|data_reg~15 at LABCELL_X30_Y7_N30
JE1L35 = ( AE4_av_readdata_pre[9] & ( (JE1_data_reg[9]) # (VE4L15) ) ) # ( !AE4_av_readdata_pre[9] & ( JE1_data_reg[9] ) );


--JE2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15 at LABCELL_X30_Y8_N12
JE2L34 = ((ZD10_out_payload[9] & VE9L15)) # (JE2_data_reg[9]);


--YB1L76 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~17 at MLABCELL_X28_Y11_N42
YB1L76 = ( QC1_left_audio_fifo_read_space[1] & ( YB1_write_interrupt & ( (!JF1_W_alu_result[3]) # ((!JF1_W_alu_result[2] & ((YC1_q_b[9]))) # (JF1_W_alu_result[2] & (YC2_q_b[9]))) ) ) ) # ( !QC1_left_audio_fifo_read_space[1] & ( YB1_write_interrupt & ( (!JF1_W_alu_result[2] & (((!JF1_W_alu_result[3]) # (YC1_q_b[9])))) # (JF1_W_alu_result[2] & (YC2_q_b[9] & ((JF1_W_alu_result[3])))) ) ) ) # ( QC1_left_audio_fifo_read_space[1] & ( !YB1_write_interrupt & ( (!JF1_W_alu_result[2] & (((YC1_q_b[9] & JF1_W_alu_result[3])))) # (JF1_W_alu_result[2] & (((!JF1_W_alu_result[3])) # (YC2_q_b[9]))) ) ) ) # ( !QC1_left_audio_fifo_read_space[1] & ( !YB1_write_interrupt & ( (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((YC1_q_b[9]))) # (JF1_W_alu_result[2] & (YC2_q_b[9])))) ) ) );


--CC1_r_val is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X25_Y9_N50
--register power-up is low

CC1_r_val = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , CC1_rd_wfifo,  ,  , VCC);


--PD1_r_ena1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X25_Y9_N19
--register power-up is low

PD1_r_ena1 = AMPP_FUNCTION(VG1L41, PD1L46, !KC1_r_sync_rst);


--PD1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at MLABCELL_X25_Y9_N48
PD1L26 = AMPP_FUNCTION(!CC1_r_val, !PD1_r_ena1);


--UD2_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X28_Y9_N26
--register power-up is low

UD2_b_full = DFFEAS(UD2L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PD1L107 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X22_Y7_N57
PD1L107 = AMPP_FUNCTION(!PD1_tck_t_dav, !PD1_td_shift[10], !A1L7, !PD1_write_stalled);


--PD1L108 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at MLABCELL_X21_Y7_N0
PD1L108 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[4], !PD1_state, !Q1_irf_reg[1][0], !PD1_count[1], !K1_splitter_nodes_receive_0[3]);


--PD1_td_shift[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X22_Y7_N52
--register power-up is low

PD1_td_shift[3] = AMPP_FUNCTION(A1L6, PD1L79, !Q1_clr_reg, PD1L62);


--PD1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X22_Y7_N39
PD1L78 = AMPP_FUNCTION(!PD1L76, !PD1_count[9], !S1_state[4], !Q1_irf_reg[1][0], !PD1_rdata[0], !PD1_td_shift[3]);


--PD1L46 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X25_Y9_N18
PD1L46 = AMPP_FUNCTION(!PD1_rvalid0, !PD1_r_ena1, !CC1_r_val);


--PD1_read_req is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X22_Y7_N7
--register power-up is low

PD1_read_req = AMPP_FUNCTION(A1L6, PD1_td_shift[9], !Q1_clr_reg, GND, PD1L108);


--PD1_read1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X25_Y7_N26
--register power-up is low

PD1_read1 = AMPP_FUNCTION(VG1L41, PD1_read, !KC1_r_sync_rst, GND);


--PD1_read2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X25_Y7_N58
--register power-up is low

PD1_read2 = AMPP_FUNCTION(VG1L41, PD1_read1, !KC1_r_sync_rst, GND);


--PD1_rst2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X23_Y9_N25
--register power-up is low

PD1_rst2 = AMPP_FUNCTION(VG1L41, PD1_rst1, !KC1_r_sync_rst, GND);


--PD1L47 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X25_Y7_N54
PD1L47 = AMPP_FUNCTION(!PD1_read2, !PD1L46, !PD1_read_req, !PD1_rst2, !PD1L87Q, !PD1_read1);


--DG1_jdo[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X21_Y6_N8
--register power-up is low

DG1_jdo[25] = DFFEAS(DG1L48, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--UF1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X21_Y6_N36
UF1L11 = ( RF1L21 & ( DG1_jdo[25] & ( (!DG1_take_action_ocimem_a & ((UF1_monitor_ready) # (MF1_writedata[0]))) ) ) ) # ( !RF1L21 & ( DG1_jdo[25] & ( (!DG1_take_action_ocimem_a & UF1_monitor_ready) ) ) ) # ( RF1L21 & ( !DG1_jdo[25] & ( (UF1_monitor_ready) # (MF1_writedata[0]) ) ) ) # ( !RF1L21 & ( !DG1_jdo[25] & ( UF1_monitor_ready ) ) );


--EG1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X17_Y5_N57
EG1L60 = ( EG1_sr[4] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[2]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[2]))) # (CG1L3) ) ) # ( !EG1_sr[4] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[2]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[2])))) ) );


--DG1_jdo[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X16_Y5_N17
--register power-up is low

DG1_jdo[1] = DFFEAS(DG1L8, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--DG1_jdo[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X16_Y5_N5
--register power-up is low

DG1_jdo[4] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[4],  ,  , VCC);


--BG1L108 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X22_Y6_N33
BG1L108 = ( DG1_jdo[4] & ( (((NG1_q_a[1] & BG1_jtag_ram_rd_d1)) # (DG1_take_action_ocimem_b)) # (BG1L106) ) ) # ( !DG1_jdo[4] & ( (!DG1_take_action_ocimem_b & (((NG1_q_a[1] & BG1_jtag_ram_rd_d1)) # (BG1L106))) ) );


--EG1_sr[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X16_Y5_N58
--register power-up is low

EG1_sr[36] = DFFEAS(EG1L67, GLOBAL(A1L6),  ,  , EG1L53,  ,  ,  ,  );


--EG1_sr[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X16_Y5_N56
--register power-up is low

EG1_sr[37] = DFFEAS(EG1L68, GLOBAL(A1L6),  ,  , EG1L53,  ,  ,  ,  );


--BG1_jtag_ram_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X24_Y6_N5
--register power-up is low

BG1_jtag_ram_rd = DFFEAS(BG1L137, GLOBAL(VG1L41),  ,  , !DG1_take_action_ocimem_b,  ,  ,  ,  );


--DG1_jdo[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X22_Y5_N22
--register power-up is low

DG1_jdo[28] = DFFEAS(DG1L52, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--DG1_jdo[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X22_Y5_N26
--register power-up is low

DG1_jdo[27] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[27],  ,  , VCC);


--DG1_jdo[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X22_Y5_N8
--register power-up is low

DG1_jdo[26] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[26],  ,  , VCC);


--BG1_jtag_ram_wr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X24_Y6_N47
--register power-up is low

BG1_jtag_ram_wr = DFFEAS(BG1L139, GLOBAL(VG1L41),  ,  , !DG1L71,  ,  ,  ,  );


--BG1L189 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 at LABCELL_X24_Y6_N42
BG1L189 = ( BG1_jtag_ram_access & ( BG1_jtag_ram_wr ) ) # ( !BG1_jtag_ram_access & ( (!MF1_address[8] & BG1L188) ) );


--BG1_ociram_reset_req is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X24_Y6_N15
BG1_ociram_reset_req = ( KC1_r_early_rst & ( BG1_jtag_ram_access ) ) # ( !KC1_r_early_rst );


--BG1L156 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at MLABCELL_X25_Y6_N42
BG1L156 = ( BG1_jtag_ram_access & ( MF1_writedata[0] & ( BG1_MonDReg[0] ) ) ) # ( !BG1_jtag_ram_access & ( MF1_writedata[0] ) ) # ( BG1_jtag_ram_access & ( !MF1_writedata[0] & ( BG1_MonDReg[0] ) ) );


--BG1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X25_Y6_N3
BG1L143 = ( BG1_MonAReg[2] & ( MF1_address[0] ) ) # ( !BG1_MonAReg[2] & ( MF1_address[0] & ( !BG1_jtag_ram_access ) ) ) # ( BG1_MonAReg[2] & ( !MF1_address[0] & ( BG1_jtag_ram_access ) ) );


--BG1L144 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at MLABCELL_X25_Y6_N54
BG1L144 = ( MF1_address[1] & ( (!BG1_jtag_ram_access) # (BG1_MonAReg[3]) ) ) # ( !MF1_address[1] & ( (BG1_jtag_ram_access & BG1_MonAReg[3]) ) );


--BG1L145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at MLABCELL_X25_Y6_N57
BG1L145 = ( MF1_address[2] & ( (!BG1_jtag_ram_access) # (BG1L42Q) ) ) # ( !MF1_address[2] & ( (BG1_jtag_ram_access & BG1L42Q) ) );


--BG1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at MLABCELL_X28_Y6_N3
BG1L146 = (!BG1_jtag_ram_access & (MF1_address[3])) # (BG1_jtag_ram_access & ((BG1_MonAReg[5])));


--BG1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X29_Y5_N54
BG1L147 = (!BG1_jtag_ram_access & ((MF1_address[4]))) # (BG1_jtag_ram_access & (BG1_MonAReg[6]));


--BG1L148 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X29_Y5_N0
BG1L148 = (!BG1_jtag_ram_access & ((MF1_address[5]))) # (BG1_jtag_ram_access & (BG1_MonAReg[7]));


--BG1L149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X27_Y5_N39
BG1L149 = ( BG1_jtag_ram_access & ( BG1_MonAReg[8] ) ) # ( !BG1_jtag_ram_access & ( MF1L9Q ) );


--BG1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X29_Y5_N3
BG1L150 = ( MF1_address[7] & ( (!BG1_jtag_ram_access) # (BG1_MonAReg[9]) ) ) # ( !MF1_address[7] & ( (BG1_jtag_ram_access & BG1_MonAReg[9]) ) );


--MF1_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X29_Y5_N17
--register power-up is low

MF1_byteenable[0] = DFFEAS(GE1_src_data[32], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X29_Y5_N9
BG1L151 = ( MF1_byteenable[0] ) # ( !MF1_byteenable[0] & ( BG1_jtag_ram_access ) );


--BG1_jtag_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X24_Y6_N35
--register power-up is low

BG1_jtag_rd = DFFEAS( , GLOBAL(VG1L41),  ,  , !DG1_take_action_ocimem_b, DG1L71,  ,  , VCC);


--JE4L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25 at LABCELL_X29_Y4_N54
JE4L69 = ( JE4_data_reg[0] & ( (JE4_use_reg) # (JF1_d_writedata[0]) ) ) # ( !JE4_data_reg[0] & ( (JF1_d_writedata[0] & !JE4_use_reg) ) );


--JE4L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26 at LABCELL_X33_Y4_N33
JE4L70 = ( JF1_d_writedata[1] & ( JE4_data_reg[1] ) ) # ( !JF1_d_writedata[1] & ( JE4_data_reg[1] & ( JE4_use_reg ) ) ) # ( JF1_d_writedata[1] & ( !JE4_data_reg[1] & ( !JE4_use_reg ) ) );


--JE4L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27 at LABCELL_X33_Y4_N42
JE4L71 = ( JE4_data_reg[2] & ( JF1_d_writedata[2] ) ) # ( !JE4_data_reg[2] & ( JF1_d_writedata[2] & ( !JE4_use_reg ) ) ) # ( JE4_data_reg[2] & ( !JF1_d_writedata[2] & ( JE4_use_reg ) ) );


--JE4L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28 at LABCELL_X29_Y4_N36
JE4L72 = ( JF1_d_writedata[3] & ( (!JE4_use_reg) # (JE4_data_reg[3]) ) ) # ( !JF1_d_writedata[3] & ( (JE4_use_reg & JE4_data_reg[3]) ) );


--JE4L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29 at LABCELL_X31_Y4_N54
JE4L73 = ( JF1_d_writedata[4] & ( (!JE4_use_reg) # (JE4_data_reg[4]) ) ) # ( !JF1_d_writedata[4] & ( (JE4_use_reg & JE4_data_reg[4]) ) );


--JE4L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30 at LABCELL_X29_Y4_N6
JE4L74 = ( JF1_d_writedata[5] & ( (!JE4_use_reg) # (JE4_data_reg[5]) ) ) # ( !JF1_d_writedata[5] & ( (JE4_use_reg & JE4_data_reg[5]) ) );


--JE4L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31 at LABCELL_X33_Y4_N24
JE4L75 = ( JE4_use_reg & ( JE4_data_reg[6] ) ) # ( !JE4_use_reg & ( JE4_data_reg[6] & ( JF1_d_writedata[6] ) ) ) # ( !JE4_use_reg & ( !JE4_data_reg[6] & ( JF1_d_writedata[6] ) ) );


--JE4L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32 at LABCELL_X33_Y4_N0
JE4L76 = ( JE4_data_reg[7] & ( JF1_d_writedata[7] ) ) # ( !JE4_data_reg[7] & ( JF1_d_writedata[7] & ( !JE4_use_reg ) ) ) # ( JE4_data_reg[7] & ( !JF1_d_writedata[7] & ( JE4_use_reg ) ) );


--JE4L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33 at LABCELL_X29_Y4_N39
JE4L77 = ( JF1_d_writedata[8] & ( (!JE4_use_reg) # (JE4_data_reg[8]) ) ) # ( !JF1_d_writedata[8] & ( (JE4_use_reg & JE4_data_reg[8]) ) );


--JE4L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34 at LABCELL_X33_Y7_N24
JE4L78 = ( JE4_use_reg & ( JE4_data_reg[9] ) ) # ( !JE4_use_reg & ( JF1_d_writedata[9] ) );


--JE4L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35 at LABCELL_X31_Y4_N18
JE4L79 = ( JF1_d_writedata[10] & ( (!JE4_use_reg) # (JE4_data_reg[10]) ) ) # ( !JF1_d_writedata[10] & ( (JE4_use_reg & JE4_data_reg[10]) ) );


--JE4L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36 at LABCELL_X31_Y4_N21
JE4L80 = ( JE4_data_reg[11] & ( (JF1_d_writedata[11]) # (JE4_use_reg) ) ) # ( !JE4_data_reg[11] & ( (!JE4_use_reg & JF1_d_writedata[11]) ) );


--JE4L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37 at LABCELL_X31_Y4_N24
JE4L81 = ( JE4_data_reg[12] & ( (JF1_d_writedata[12]) # (JE4_use_reg) ) ) # ( !JE4_data_reg[12] & ( (!JE4_use_reg & JF1_d_writedata[12]) ) );


--JE4L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38 at MLABCELL_X28_Y5_N36
JE4L82 = ( JE4_data_reg[13] & ( JF1_d_writedata[13] ) ) # ( !JE4_data_reg[13] & ( JF1_d_writedata[13] & ( !JE4_use_reg ) ) ) # ( JE4_data_reg[13] & ( !JF1_d_writedata[13] & ( JE4_use_reg ) ) );


--JE4L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39 at LABCELL_X29_Y4_N9
JE4L83 = ( JF1_d_writedata[14] & ( (!JE4_use_reg) # (JE4_data_reg[14]) ) ) # ( !JF1_d_writedata[14] & ( (JE4_use_reg & JE4_data_reg[14]) ) );


--JE4L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40 at LABCELL_X29_Y4_N18
JE4L84 = ( JE4_data_reg[15] & ( (JE4_use_reg) # (JF1_d_writedata[15]) ) ) # ( !JE4_data_reg[15] & ( (JF1_d_writedata[15] & !JE4_use_reg) ) );


--ZB1_device_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1] at FF_X34_Y12_N40
--register power-up is low

ZB1_device_for_transfer[1] = DFFEAS(ZB1L69, GLOBAL(VG1L41),  ,  , ZB1L67,  ,  ,  ,  );


--ZB1_device_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0] at FF_X33_Y12_N37
--register power-up is low

ZB1_device_for_transfer[0] = DFFEAS(ZB1L70, GLOBAL(VG1L41),  ,  , ZB1L67,  ,  ,  ,  );


--ZB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal5~0 at MLABCELL_X34_Y13_N45
ZB1L3 = ( !ZB1_device_for_transfer[1] & ( !ZB1_device_for_transfer[0] ) );


--ED1L66 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]~2 at MLABCELL_X34_Y13_N54
ED1L66 = ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( CD1_auto_init_complete ) ) # ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( ED1L10 ) );


--ED1L67 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]~3 at MLABCELL_X34_Y13_N57
ED1L67 = ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( !CD1_auto_init_complete ) ) # ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( ED1L10 ) );


--ED1L73 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~4 at MLABCELL_X34_Y13_N18
ED1L73 = ( ED1_shiftreg_data[24] & ( (!ED1L67 & ((!ZB1L3) # ((!ED1L66)))) # (ED1L67 & (((CD1_data_out[25]) # (ED1L66)))) ) ) # ( !ED1_shiftreg_data[24] & ( (!ED1L67 & (!ZB1L3 & (ED1L66))) # (ED1L67 & (((CD1_data_out[25]) # (ED1L66)))) ) );


--ED1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~3 at MLABCELL_X34_Y15_N51
ED1L132 = ( ED1_shiftreg_mask[24] & ( ED1L71 ) );


--EC1L64 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector4~0 at LABCELL_X22_Y2_N21
EC1L64 = ( EC1_i_state.010 & ( !EC1_i_refs[2] $ (((!EC1_i_refs[0]) # (!EC1_i_refs[1]))) ) ) # ( !EC1_i_state.010 & ( (EC1_i_state.000 & EC1_i_refs[2]) ) );


--EC1L65 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector5~0 at LABCELL_X22_Y2_N24
EC1L65 = ( EC1_i_refs[1] & ( EC1_i_state.010 & ( !EC1_i_refs[0] ) ) ) # ( !EC1_i_refs[1] & ( EC1_i_state.010 & ( EC1_i_refs[0] ) ) ) # ( EC1_i_refs[1] & ( !EC1_i_state.010 & ( EC1_i_state.000 ) ) );


--EC1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector6~0 at LABCELL_X22_Y2_N33
EC1L66 = ( !EC1_i_refs[0] & ( EC1_i_state.010 ) ) # ( EC1_i_refs[0] & ( !EC1_i_state.010 & ( EC1_i_state.000 ) ) );


--EC1L240 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~2 at LABCELL_X23_Y2_N45
EC1L240 = ( EC1L242 & ( (!EC1_i_state.011 & (EC1_i_state.010)) # (EC1_i_state.011 & ((!EC1_i_count[0]))) ) ) # ( !EC1L242 & ( EC1_i_count[0] ) );


--KC1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X21_Y4_N43
--register power-up is low

KC1_altera_reset_synchronizer_int_chain[0] = DFFEAS(KC1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--AD3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at MLABCELL_X28_Y11_N12
AD3L1 = ( RC1L68 & ( (!YB1L13) # (!RC1_read_left_channel $ (((!AE1L5) # (!YD11L1)))) ) ) # ( !RC1L68 & ( (!YB1L13) # (RC1_read_left_channel) ) );


--AD4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at MLABCELL_X28_Y11_N21
AD4L1 = ( RC1L123 & ( (!RC1L70) # ((!YD11L1) # ((!YB1L13) # (!AE1L5))) ) ) # ( !RC1L123 & ( (!YB1L13) # ((RC1L70 & (YD11L1 & AE1L5))) ) );


--RC1L95 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~6 at MLABCELL_X39_Y14_N57
RC1L95 = ( RC1_data_out_shift_reg[11] & ( (!RC1_read_left_channel & ((!RC1L123) # ((YC4_q_b[12])))) # (RC1_read_left_channel & (((YC3_q_b[12])))) ) ) # ( !RC1_data_out_shift_reg[11] & ( (!RC1_read_left_channel & (RC1L123 & (YC4_q_b[12]))) # (RC1_read_left_channel & (((YC3_q_b[12])))) ) );


--ZD9L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8 at LABCELL_X31_Y3_N9
ZD9L92 = ( ZD9_mem_used[3] & ( ((ME1L25 & (AE1L4 & YD9L4))) # (ZD9_mem_used[5]) ) ) # ( !ZD9_mem_used[3] & ( (ZD9_mem_used[5] & ((!ME1L25) # ((!AE1L4) # (!YD9L4)))) ) );


--ZB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector1~0 at LABCELL_X33_Y14_N45
ZB1L4 = ((!ED1_transfer_complete & ZB1_s_serial_transfer.STATE_2_WRITE_TRANSFER)) # (ZB1_s_serial_transfer.STATE_1_PRE_WRITE);


--JF1_E_invert_arith_src_msb is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X45_Y8_N22
--register power-up is low

JF1_E_invert_arith_src_msb = DFFEAS(JF1L398, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CG1_virtual_state_cdr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X13_Y5_N3
CG1_virtual_state_cdr = ( !Q1_virtual_ir_scan_reg & ( (K1_splitter_nodes_receive_1[3] & S1_state[3]) ) );


--EG1_DRsize.100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X13_Y5_N10
--register power-up is low

EG1_DRsize.100 = DFFEAS( , GLOBAL(A1L6),  ,  , CG1_virtual_state_uir, EG1L5,  ,  , VCC);


--EG1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X13_Y5_N30
EG1L61 = ( EG1_DRsize.100 & ( (!CG1L3 & (EG1L99)) # (CG1L3 & ((A1L7))) ) ) # ( !EG1_DRsize.100 & ( (!CG1L3 & ((EG1L99))) # (CG1L3 & (EG1_sr[36])) ) );


--DG1_sync2_udr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X16_Y4_N38
--register power-up is low

DG1_sync2_udr = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , GG4_dreg[0],  ,  , VCC);


--GG4_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X16_Y4_N59
--register power-up is low

GG4_dreg[0] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , GG4_din_s1,  ,  , VCC);


--DG1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X16_Y4_N39
DG1L76 = ( !DG1_sync2_udr & ( GG4_dreg[0] ) );


--BG1_MonDReg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X23_Y6_N44
--register power-up is low

BG1_MonDReg[16] = DFFEAS(BG1L110, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--EG1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X13_Y5_N12
EG1L62 = ( BG1L75Q & ( (!CG1L3 & ((!Q1_irf_reg[2][1]) # ((SF1_break_readreg[16])))) # (CG1L3 & (((EG1_sr[18])))) ) ) # ( !BG1L75Q & ( (!CG1L3 & (Q1_irf_reg[2][1] & ((SF1_break_readreg[16])))) # (CG1L3 & (((EG1_sr[18])))) ) );


--EG1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~15 at LABCELL_X12_Y5_N24
EG1L45 = ( S1_state[4] & ( (Q1_irf_reg[2][0] & (!Q1_irf_reg[2][1] & ((!K1_splitter_nodes_receive_1[3]) # (Q1_virtual_ir_scan_reg)))) ) ) # ( !S1_state[4] & ( (Q1_irf_reg[2][0] & !Q1_irf_reg[2][1]) ) );


--EG1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~16 at LABCELL_X12_Y5_N18
EG1L46 = ( K1_splitter_nodes_receive_1[3] & ( Q1_irf_reg[2][0] & ( (!Q1_virtual_ir_scan_reg & (((!Q1_irf_reg[2][1] & S1_state[3])) # (S1_state[4]))) ) ) ) # ( K1_splitter_nodes_receive_1[3] & ( !Q1_irf_reg[2][0] & ( (!Q1_virtual_ir_scan_reg & ((S1_state[4]) # (S1_state[3]))) ) ) );


--EG1L5 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X13_Y5_N0
EG1L5 = (!Q1_irf_reg[2][1] & !Q1_irf_reg[2][0]);


--EG1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X13_Y5_N48
EG1L63 = ( CG1L3 & ( EG1_sr[35] ) ) # ( !CG1L3 & ( (UF1L7Q & EG1L5) ) );


--DG1_sync2_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X23_Y5_N11
--register power-up is low

DG1_sync2_uir = DFFEAS(DG1L68, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--GG5_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X23_Y5_N8
--register power-up is low

GG5_dreg[0] = DFFEAS(GG5L4, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--DG1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X23_Y5_N21
DG1L65 = ( !DG1_sync2_uir & ( GG5_dreg[0] ) );


--EC1_rd_valid[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2] at FF_X24_Y2_N52
--register power-up is low

EC1_rd_valid[2] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , EC1_rd_valid[1],  ,  , VCC);


--ZD10L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~0 at MLABCELL_X25_Y4_N42
ZD10L15 = ( ZD10_wr_ptr[1] & ( ZD10_rd_ptr[2] & ( (!ZD10_rd_ptr[1] & (!ZD10_rd_ptr[0] & (ZD10_wr_ptr[0] & !ZD10_wr_ptr[2]))) # (ZD10_rd_ptr[1] & (ZD10_rd_ptr[0] & (!ZD10_wr_ptr[0] & ZD10_wr_ptr[2]))) ) ) ) # ( !ZD10_wr_ptr[1] & ( ZD10_rd_ptr[2] & ( (ZD10_wr_ptr[2] & ((!ZD10_rd_ptr[1] & (ZD10_rd_ptr[0] & !ZD10_wr_ptr[0])) # (ZD10_rd_ptr[1] & (!ZD10_rd_ptr[0] & ZD10_wr_ptr[0])))) ) ) ) # ( ZD10_wr_ptr[1] & ( !ZD10_rd_ptr[2] & ( (!ZD10_rd_ptr[1] & (!ZD10_rd_ptr[0] & (ZD10_wr_ptr[0] & ZD10_wr_ptr[2]))) # (ZD10_rd_ptr[1] & (ZD10_rd_ptr[0] & (!ZD10_wr_ptr[0] & !ZD10_wr_ptr[2]))) ) ) ) # ( !ZD10_wr_ptr[1] & ( !ZD10_rd_ptr[2] & ( (!ZD10_wr_ptr[2] & ((!ZD10_rd_ptr[1] & (ZD10_rd_ptr[0] & !ZD10_wr_ptr[0])) # (ZD10_rd_ptr[1] & (!ZD10_rd_ptr[0] & ZD10_wr_ptr[0])))) ) ) );


--ZD10L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~1 at MLABCELL_X25_Y4_N21
ZD10L16 = ( EC1_za_valid & ( (!ZD10_internal_out_ready & (((ZD10_full) # (ZD10L15)))) # (ZD10_internal_out_ready & (!ZD10_internal_out_valid & ((ZD10_full) # (ZD10L15)))) ) ) # ( !EC1_za_valid & ( (ZD10_full & ((!ZD10_internal_out_ready) # (!ZD10_internal_out_valid))) ) );


--ZD9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0 at LABCELL_X31_Y3_N18
ZD9L4 = ( YD9L2 & ( ZD9_mem_used[3] ) ) # ( YD9L2 & ( !ZD9_mem_used[3] ) ) # ( !YD9L2 & ( !ZD9_mem_used[3] ) );


--ZD9L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9 at LABCELL_X31_Y3_N42
ZD9L93 = ( ZD9_mem_used[4] & ( (!ME1L25) # ((!AE1L4) # ((!YD9L4) # (ZD9_mem_used[2]))) ) ) # ( !ZD9_mem_used[4] & ( (ME1L25 & (AE1L4 & (YD9L4 & ZD9_mem_used[2]))) ) );


--ZD9_mem[4][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52] at FF_X30_Y3_N37
--register power-up is low

ZD9_mem[4][52] = DFFEAS(ZD9L48, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]~3 at LABCELL_X31_Y3_N12
ZD9L39 = ( ZD9_mem[3][52] & ( ZD9L4 & ( (!ZD9_mem_used[4]) # (ZD9_mem[4][52]) ) ) ) # ( !ZD9_mem[3][52] & ( ZD9L4 & ( (!ZD9_mem_used[4]) # (ZD9_mem[4][52]) ) ) ) # ( ZD9_mem[3][52] & ( !ZD9L4 ) );


--GE1_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[38] at MLABCELL_X28_Y6_N39
GE1_src_data[38] = ( YE1L3 & ( ((JF1L698Q & GE1L17)) # (JF1_W_alu_result[2]) ) ) # ( !YE1L3 & ( (JF1L698Q & GE1L17) ) );


--GE1_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[41] at MLABCELL_X34_Y5_N21
GE1_src_data[41] = ( JF1_W_alu_result[5] & ( JF1_F_pc[3] & ( (GE1L17) # (YE1L3) ) ) ) # ( !JF1_W_alu_result[5] & ( JF1_F_pc[3] & ( GE1L17 ) ) ) # ( JF1_W_alu_result[5] & ( !JF1_F_pc[3] & ( YE1L3 ) ) );


--GE1_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[40] at LABCELL_X29_Y5_N36
GE1_src_data[40] = ( YE1L3 & ( ((JF1_F_pc[2] & GE1L17)) # (JF1L865Q) ) ) # ( !YE1L3 & ( (JF1_F_pc[2] & GE1L17) ) );


--GE1_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[39] at LABCELL_X29_Y5_N21
GE1_src_data[39] = ( JF1_F_pc[1] & ( GE1L17 ) ) # ( !JF1_F_pc[1] & ( GE1L17 & ( (JF1_W_alu_result[3] & YE1L3) ) ) ) # ( JF1_F_pc[1] & ( !GE1L17 & ( (JF1_W_alu_result[3] & YE1L3) ) ) ) # ( !JF1_F_pc[1] & ( !GE1L17 & ( (JF1_W_alu_result[3] & YE1L3) ) ) );


--GE1_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[45] at LABCELL_X29_Y5_N24
GE1_src_data[45] = ( JF1_W_alu_result[9] & ( ((JF1_F_pc[7] & GE1L17)) # (YE1L3) ) ) # ( !JF1_W_alu_result[9] & ( (JF1_F_pc[7] & GE1L17) ) );


--GE1_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[44] at LABCELL_X29_Y5_N42
GE1_src_data[44] = ( JF1_F_pc[6] & ( ((YE1L3 & JF1_W_alu_result[8])) # (GE1L17) ) ) # ( !JF1_F_pc[6] & ( (YE1L3 & JF1_W_alu_result[8]) ) );


--GE1_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[43] at LABCELL_X29_Y5_N45
GE1_src_data[43] = ( JF1L704Q & ( ((YE1L3 & JF1_W_alu_result[7])) # (GE1L17) ) ) # ( !JF1L704Q & ( (YE1L3 & JF1_W_alu_result[7]) ) );


--GE1_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[42] at LABCELL_X29_Y5_N27
GE1_src_data[42] = ( JF1_F_pc[4] & ( ((YE1L3 & JF1_W_alu_result[6])) # (GE1L17) ) ) # ( !JF1_F_pc[4] & ( (YE1L3 & JF1_W_alu_result[6]) ) );


--BG1_MonDReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X22_Y6_N1
--register power-up is low

BG1_MonDReg[4] = DFFEAS(BG1L111, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--MF1_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X27_Y4_N58
--register power-up is low

MF1_writedata[4] = DFFEAS(GE1L23, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L160 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~1 at LABCELL_X27_Y4_N54
BG1L160 = ( MF1_writedata[4] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[4]) ) ) # ( !MF1_writedata[4] & ( (BG1_jtag_ram_access & BG1_MonDReg[4]) ) );


--GE1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~2 at LABCELL_X27_Y6_N27
GE1L18 = ( JF1_d_writedata[2] & ( YE1L3 ) );


--GE1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~3 at LABCELL_X23_Y5_N51
GE1L19 = (YE1L3 & JF1_hbreak_enabled);


--F1_prev_data_2[6] is clock_synchronizer:switch_sync|prev_data_2[6] at FF_X24_Y4_N55
--register power-up is low

F1_prev_data_2[6] = DFFEAS( , GLOBAL(A1L40), A1L321,  ,  , F1_prev_data_1[6],  ,  , VCC);


--F1_prev_data_2[7] is clock_synchronizer:switch_sync|prev_data_2[7] at FF_X24_Y4_N49
--register power-up is low

F1_prev_data_2[7] = DFFEAS(F1L28, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_2[2] is clock_synchronizer:switch_sync|prev_data_2[2] at FF_X24_Y4_N31
--register power-up is low

F1_prev_data_2[2] = DFFEAS(F1L21, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_2[5] is clock_synchronizer:switch_sync|prev_data_2[5] at FF_X24_Y4_N4
--register power-up is low

F1_prev_data_2[5] = DFFEAS( , GLOBAL(A1L40), A1L321,  ,  , F1_prev_data_1[5],  ,  , VCC);


--F1_prev_data_2[0] is clock_synchronizer:switch_sync|prev_data_2[0] at FF_X24_Y4_N43
--register power-up is low

F1_prev_data_2[0] = DFFEAS( , GLOBAL(A1L40), A1L321,  ,  , F1_prev_data_1[0],  ,  , VCC);


--F1_prev_data_2[1] is clock_synchronizer:switch_sync|prev_data_2[1] at FF_X24_Y4_N28
--register power-up is low

F1_prev_data_2[1] = DFFEAS(F1L19, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_2[3] is clock_synchronizer:switch_sync|prev_data_2[3] at FF_X29_Y10_N58
--register power-up is low

F1_prev_data_2[3] = DFFEAS( , GLOBAL(A1L40), A1L321,  ,  , F1_prev_data_1[3],  ,  , VCC);


--F1_prev_data_2[4] is clock_synchronizer:switch_sync|prev_data_2[4] at FF_X24_Y4_N22
--register power-up is low

F1_prev_data_2[4] = DFFEAS(F1L24, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--GE1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~4 at LABCELL_X27_Y6_N30
GE1L20 = ( YE1L3 & ( JF1_d_writedata[1] ) );


--UD1_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X25_Y9_N14
--register power-up is low

UD1_b_non_empty = DFFEAS(UD1L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_rd_wfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rd_wfifo at MLABCELL_X25_Y9_N51
CC1_rd_wfifo = ( PD1L46 & ( UD1_b_non_empty ) );


--CC1_fifo_wr is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X29_Y9_N38
--register power-up is low

CC1_fifo_wr = DFFEAS(CC1L76, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UD1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at MLABCELL_X25_Y9_N27
UD1L3 = ( XD1_counter_reg_bit[5] & ( UD1_b_non_empty & ( (CC1_fifo_wr & (XD1_counter_reg_bit[3] & XD1_counter_reg_bit[4])) ) ) );


--UD1L4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at MLABCELL_X25_Y9_N54
UD1L4 = ( UD1_b_full & ( XD1_counter_reg_bit[0] & ( !CC1_rd_wfifo ) ) ) # ( !UD1_b_full & ( XD1_counter_reg_bit[0] & ( (UD1L3 & (XD1_counter_reg_bit[2] & (XD1_counter_reg_bit[1] & !CC1_rd_wfifo))) ) ) ) # ( UD1_b_full & ( !XD1_counter_reg_bit[0] & ( !CC1_rd_wfifo ) ) );


--UD1L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X25_Y9_N21
UD1L1 = ( CC1_fifo_wr & ( (!PD1L46) # (!UD1_b_non_empty) ) ) # ( !CC1_fifo_wr & ( (PD1L46 & UD1_b_non_empty) ) );


--PD1L55Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X23_Y9_N44
--register power-up is low

PD1L55Q = AMPP_FUNCTION(VG1L41, PD1L54, !KC1_r_sync_rst);


--CC1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X29_Y9_N21
CC1L72 = ( JF1L1086Q & ( !JF1_W_alu_result[2] & ( (!LE1_read_accepted & PD1_rst1) ) ) );


--CC1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X29_Y9_N48
CC1L73 = ( ME1L9 & ( (UD2_b_non_empty & (ME1L13 & (CC1L69 & CC1L72))) ) );


--XD2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X28_Y9_N38
--register power-up is low

XD2_counter_reg_bit[2] = DFFEAS(XD2_counter_comb_bita2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD2L3,  ,  ,  ,  );


--XD2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X28_Y9_N35
--register power-up is low

XD2_counter_reg_bit[1] = DFFEAS(XD2_counter_comb_bita1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD2L3,  ,  ,  ,  );


--XD2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X28_Y9_N44
--register power-up is low

XD2_counter_reg_bit[4] = DFFEAS(XD2_counter_comb_bita4, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD2L3,  ,  ,  ,  );


--XD2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X28_Y9_N41
--register power-up is low

XD2_counter_reg_bit[3] = DFFEAS(XD2_counter_comb_bita3, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD2L3,  ,  ,  ,  );


--XD2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X28_Y9_N47
--register power-up is low

XD2_counter_reg_bit[5] = DFFEAS(XD2_counter_comb_bita5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD2L3,  ,  ,  ,  );


--CC1_wr_rfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X29_Y9_N57
CC1_wr_rfifo = ( !UD2_b_full & ( PD1L55Q ) );


--UD2L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X28_Y9_N48
UD2L1 = ( !XD2_counter_reg_bit[3] & ( (!XD2_counter_reg_bit[4] & (!CC1_wr_rfifo & !XD2_counter_reg_bit[5])) ) );


--UD2L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at MLABCELL_X28_Y9_N51
UD2L2 = ( !XD2_counter_reg_bit[1] & ( (UD2L1 & (XD2_counter_reg_bit[0] & !XD2_counter_reg_bit[2])) ) );


--UD2L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X27_Y9_N54
UD2L8 = ( UD2_b_non_empty & ( CC1L73 & ( (!UD2L2) # (UD2_b_full) ) ) ) # ( !UD2_b_non_empty & ( CC1L73 & ( (UD2_b_full) # (PD1L55Q) ) ) ) # ( UD2_b_non_empty & ( !CC1L73 ) ) # ( !UD2_b_non_empty & ( !CC1L73 & ( (UD2_b_full) # (PD1L55Q) ) ) );


--PD1_jupdate1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X23_Y9_N47
--register power-up is low

PD1_jupdate1 = AMPP_FUNCTION(VG1L41, PD1_jupdate, !KC1_r_sync_rst, GND);


--PD1_jupdate2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X23_Y9_N40
--register power-up is low

PD1_jupdate2 = AMPP_FUNCTION(VG1L41, PD1_jupdate1, !KC1_r_sync_rst, GND);


--PD1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X23_Y9_N39
PD1L2 = AMPP_FUNCTION(!PD1_jupdate2, !PD1_jupdate1);


--PD1_write1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X23_Y9_N32
--register power-up is low

PD1_write1 = AMPP_FUNCTION(VG1L41, PD1_write, !KC1_r_sync_rst, GND);


--PD1_write2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X23_Y9_N34
--register power-up is low

PD1_write2 = AMPP_FUNCTION(VG1L41, PD1_write1, !KC1_r_sync_rst, GND);


--PD1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X23_Y9_N33
PD1L3 = AMPP_FUNCTION(!PD1_write2, !PD1_write1);


--PD1_write_valid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X22_Y7_N55
--register power-up is low

PD1_write_valid = AMPP_FUNCTION(A1L6, PD1_td_shift[10], !Q1_clr_reg, GND, PD1L108);


--PD1L56 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X23_Y9_N54
PD1L56 = AMPP_FUNCTION(!PD1L3, !PD1L2, !PD1_write_valid, !PD1_rst2, !PD1_write_stalled, !CC1_t_dav);


--CC1L74 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X29_Y9_N45
CC1L74 = ( CC1L72 & ( (CC1L69 & (ME1L9 & ME1L13)) ) );


--UD2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X29_Y9_N0
UD2L3 = ( CC1_wr_rfifo & ( UD2_b_non_empty & ( (!CC1L69) # ((!ME1L9) # ((!CC1L72) # (!ME1L13))) ) ) ) # ( !CC1_wr_rfifo & ( UD2_b_non_empty & ( (CC1L69 & (ME1L9 & (CC1L72 & ME1L13))) ) ) ) # ( CC1_wr_rfifo & ( !UD2_b_non_empty ) );


--GE1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~5 at MLABCELL_X28_Y6_N21
GE1L21 = ( JF1_d_writedata[0] & ( YE1L3 ) );


--NC1_force_reload is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload at FF_X36_Y11_N25
--register power-up is low

NC1_force_reload = DFFEAS(NC1L49, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC1L61 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~0 at LABCELL_X36_Y11_N33
NC1L61 = ( !NC1L43 & ( !NC1L2 & ( !NC1_force_reload ) ) );


--NC1L44 is nios_system:NiosII|nios_system_timer_0:timer_0|always0~0 at LABCELL_X36_Y11_N21
NC1L44 = ( NC1_force_reload ) # ( !NC1_force_reload & ( AE5_av_readdata_pre[0] ) );


--NC1L62 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~1 at LABCELL_X36_Y11_N36
NC1L62 = ( !NC1L6 & ( !NC1_force_reload & ( !NC1L43 ) ) );


--NC1L63 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~2 at LABCELL_X37_Y11_N6
NC1L63 = (!NC1L43 & (!NC1_force_reload & !NC1L10));


--NC1L64 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~3 at LABCELL_X37_Y11_N0
NC1L64 = ( !NC1_force_reload & ( (!NC1L43 & !NC1L14) ) );


--NC1L65 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~4 at LABCELL_X37_Y11_N12
NC1L65 = ( !NC1L18 & ( (!NC1L43 & !NC1_force_reload) ) );


--NC1L66 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~5 at LABCELL_X37_Y11_N18
NC1L66 = ( !NC1L22 & ( (!NC1L43 & !NC1_force_reload) ) );


--NC1L67 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~6 at LABCELL_X36_Y11_N48
NC1L67 = ( !NC1L43 & ( !NC1L26 & ( !NC1_force_reload ) ) );


--NC1L68 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~7 at LABCELL_X37_Y11_N21
NC1L68 = (!NC1L43 & (!NC1_force_reload & !NC1L30));


--NC1L69 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~8 at LABCELL_X37_Y11_N9
NC1L69 = ( !NC1L34 & ( (!NC1L43 & !NC1_force_reload) ) );


--NC1L70 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~9 at LABCELL_X37_Y11_N15
NC1L70 = ( !NC1L38 & ( (!NC1L43 & !NC1_force_reload) ) );


--EG1L64 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X22_Y5_N36
EG1L64 = ( BG1_MonDReg[20] & ( (!CG1L3 & ((!Q1_irf_reg[2][1]) # ((SF1_break_readreg[20])))) # (CG1L3 & (((EG1_sr[22])))) ) ) # ( !BG1_MonDReg[20] & ( (!CG1L3 & (Q1_irf_reg[2][1] & ((SF1_break_readreg[20])))) # (CG1L3 & (((EG1_sr[22])))) ) );


--EG1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~19 at LABCELL_X13_Y5_N45
EG1L65 = ( SF1_break_readreg[19] & ( (!CG1L3 & (((BG1_MonDReg[19])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[21])))) ) ) # ( !SF1_break_readreg[19] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & ((BG1_MonDReg[19])))) # (CG1L3 & (((EG1_sr[21])))) ) );


--GE1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~6 at LABCELL_X27_Y4_N3
GE1L22 = ( JF1_d_writedata[3] & ( YE1L3 ) );


--SG2_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X11_Y2_N4
--register power-up is low

SG2_altera_reset_synchronizer_int_chain[0] = DFFEAS(SG2L3, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--UF1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X21_Y6_N48
UF1L6 = ( UF1_monitor_error & ( MF1_writedata[1] & ( (!DG1_jdo[25]) # (!DG1_take_action_ocimem_a) ) ) ) # ( !UF1_monitor_error & ( MF1_writedata[1] & ( (RF1L21 & ((!DG1_jdo[25]) # (!DG1_take_action_ocimem_a))) ) ) ) # ( UF1_monitor_error & ( !MF1_writedata[1] & ( (!DG1_jdo[25]) # (!DG1_take_action_ocimem_a) ) ) );


--BG1L157 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~2 at MLABCELL_X21_Y6_N12
BG1L157 = ( MF1_writedata[1] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[1]) ) ) # ( !MF1_writedata[1] & ( (BG1_MonDReg[1] & BG1_jtag_ram_access) ) );


--DG1_jdo[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X22_Y5_N5
--register power-up is low

DG1_jdo[23] = DFFEAS(DG1L44, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--UF1L9 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at MLABCELL_X21_Y6_N18
UF1L9 = ( UF1_monitor_go & ( S1_state[1] & ( (DG1_jdo[23] & (DG1_jdo[34] & (DG1L70 & !DG1_jdo[35]))) ) ) ) # ( !UF1_monitor_go & ( S1_state[1] & ( (DG1_jdo[23] & (DG1_jdo[34] & (DG1L70 & !DG1_jdo[35]))) ) ) ) # ( UF1_monitor_go & ( !S1_state[1] ) ) # ( !UF1_monitor_go & ( !S1_state[1] & ( (DG1_jdo[23] & (DG1_jdo[34] & (DG1L70 & !DG1_jdo[35]))) ) ) );


--BG1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 at MLABCELL_X21_Y6_N45
BG1L158 = ( MF1_writedata[2] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[2]) ) ) # ( !MF1_writedata[2] & ( (BG1_jtag_ram_access & BG1_MonDReg[2]) ) );


--BG1_MonDReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X22_Y6_N4
--register power-up is low

BG1_MonDReg[3] = DFFEAS(BG1L112, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--BG1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 at LABCELL_X22_Y6_N51
BG1L159 = ( BG1_MonDReg[3] & ( (BG1_jtag_ram_access) # (MF1_writedata[3]) ) ) # ( !BG1_MonDReg[3] & ( (MF1_writedata[3] & !BG1_jtag_ram_access) ) );


--GE2L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|src_payload~33 at MLABCELL_X47_Y7_N0
GE2L54 = ( YE2L2 & ( JF1_d_writedata[31] & ( (ME1L3 & (KE1L2 & (!ME1L20 & !ME1L21))) ) ) );


--YB1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30]~18 at LABCELL_X30_Y11_N51
YB1L59 = ( JF1_W_alu_result[3] ) # ( !JF1_W_alu_result[3] & ( (!JF1_W_alu_result[2]) # (KC1_r_sync_rst) ) );


--JF1L517 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29 at LABCELL_X40_Y4_N12
JF1L517 = ( JF1L779Q & ( JF1_E_shift_rot_result[30] ) ) # ( !JF1L779Q & ( JF1_E_shift_rot_result[28] ) );


--ZB1L101 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~14 at LABCELL_X30_Y14_N51
ZB1L101 = ( !JF1_W_alu_result[3] & ( ZB1_control_reg[16] ) ) # ( !JF1_W_alu_result[3] & ( !ZB1_control_reg[16] & ( JF1_W_alu_result[2] ) ) );


--ZB1L102 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~15 at LABCELL_X30_Y14_N57
ZB1L102 = ( JF1_W_alu_result[2] & ( !JF1_W_alu_result[3] ) ) # ( !JF1_W_alu_result[2] & ( (!JF1_W_alu_result[3] & ZB1_control_reg[17]) ) );


--JF1L286 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X43_Y5_N39
JF1L286 = ( JF1L621 & ( JF1L636 ) ) # ( JF1L621 & ( !JF1L636 & ( JF1L291 ) ) );


--JF1_R_ctrl_rot_right_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X43_Y5_N6
JF1_R_ctrl_rot_right_nxt = ( JF1L621 & ( JF1L637 ) );


--JF1L519 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~30 at LABCELL_X40_Y3_N48
JF1L519 = (!JF1L779Q & ((JF1_E_shift_rot_result[30]))) # (JF1L779Q & (JF1L444));


--EC1_za_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0] at DDIOINCELL_X24_Y0_N65
--register power-up is low

EC1_za_data[0] = DFFEAS(A1L88, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_read_mux_out[0] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[0] at LABCELL_X30_Y6_N36
JC1_read_mux_out[0] = ( F1_prev_data_2[0] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2])) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & (JC1_irq_mask[0])) # (JF1_W_alu_result[2] & ((JC1_edge_capture[0]))))) ) ) # ( !F1_prev_data_2[0] & ( (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & (JC1_irq_mask[0])) # (JF1_W_alu_result[2] & ((JC1_edge_capture[0]))))) ) );


--NC1L72 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[0]~0 at LABCELL_X36_Y11_N54
NC1L72 = ( !JF1_W_alu_result[4] & ( NC1_timeout_occurred & ( (!JF1_W_alu_result[3] & ((!JF1_W_alu_result[2]) # (NC1_control_register))) ) ) ) # ( !JF1_W_alu_result[4] & ( !NC1_timeout_occurred & ( (JF1_W_alu_result[2] & (!JF1_W_alu_result[3] & NC1_control_register)) ) ) );


--PD1_wdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X22_Y7_N10
--register power-up is low

PD1_wdata[0] = AMPP_FUNCTION(A1L6, A1L7, !Q1_clr_reg, GND, PD1L108);


--WD4_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X25_Y8_N31
--register power-up is low

WD4_counter_reg_bit[0] = DFFEAS(WD4_counter_comb_bita0, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_wr_rfifo,  ,  ,  ,  );


--WD4_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X25_Y8_N34
--register power-up is low

WD4_counter_reg_bit[1] = DFFEAS(WD4_counter_comb_bita1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_wr_rfifo,  ,  ,  ,  );


--WD4_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X25_Y8_N37
--register power-up is low

WD4_counter_reg_bit[2] = DFFEAS(WD4_counter_comb_bita2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_wr_rfifo,  ,  ,  ,  );


--WD4_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X25_Y8_N40
--register power-up is low

WD4_counter_reg_bit[3] = DFFEAS(WD4_counter_comb_bita3, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_wr_rfifo,  ,  ,  ,  );


--WD4_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X25_Y8_N43
--register power-up is low

WD4_counter_reg_bit[4] = DFFEAS(WD4_counter_comb_bita4, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_wr_rfifo,  ,  ,  ,  );


--WD4_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X25_Y8_N46
--register power-up is low

WD4_counter_reg_bit[5] = DFFEAS(WD4_counter_comb_bita5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_wr_rfifo,  ,  ,  ,  );


--WD3_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X25_Y8_N1
--register power-up is low

WD3_counter_reg_bit[0] = DFFEAS(WD3_counter_comb_bita0, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L73,  ,  ,  ,  );


--WD3_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X25_Y8_N4
--register power-up is low

WD3_counter_reg_bit[1] = DFFEAS(WD3_counter_comb_bita1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L73,  ,  ,  ,  );


--WD3_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X25_Y8_N7
--register power-up is low

WD3_counter_reg_bit[2] = DFFEAS(WD3_counter_comb_bita2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L73,  ,  ,  ,  );


--WD3_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X25_Y8_N10
--register power-up is low

WD3_counter_reg_bit[3] = DFFEAS(WD3_counter_comb_bita3, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L73,  ,  ,  ,  );


--WD3_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X25_Y8_N13
--register power-up is low

WD3_counter_reg_bit[4] = DFFEAS(WD3_counter_comb_bita4, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L73,  ,  ,  ,  );


--WD3_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X25_Y8_N16
--register power-up is low

WD3_counter_reg_bit[5] = DFFEAS(WD3_counter_comb_bita5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L73,  ,  ,  ,  );


--PC2_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk at FF_X31_Y12_N5
--register power-up is low

PC2_cur_test_clk = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , A1L23,  ,  , VCC);


--PC2_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk at FF_X31_Y12_N59
--register power-up is low

PC2_last_test_clk = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , PC2_cur_test_clk,  ,  , VCC);


--QC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0 at LABCELL_X31_Y12_N0
QC1L4 = ( !WC2_full_dff & ( (YB1_done_adc_channel_sync & (!PC2_last_test_clk & PC2_cur_test_clk)) ) );


--WC2_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X28_Y12_N1
--register power-up is low

WC2_low_addressa[0] = DFFEAS(WC2L14, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X30_Y12_N58
--register power-up is low

WC2_empty_dff = DFFEAS(WC2L8, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--QC1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~1 at LABCELL_X29_Y11_N39
QC1L5 = ( JF1_W_alu_result[2] & ( WC2_empty_dff & ( JF1_W_alu_result[3] ) ) );


--WC2_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X34_Y12_N32
--register power-up is low

WC2_rd_ptr_lsb = DFFEAS(WC2L35, GLOBAL(VG1L41),  ,  , WC2L36,  ,  ,  ,  );


--WC2L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X27_Y12_N51
WC2L27 = ( QC1L5 & ( (!YD2L2 & (((WC2_low_addressa[0])))) # (YD2L2 & ((!AE1L5 & ((WC2_low_addressa[0]))) # (AE1L5 & (!WC2_rd_ptr_lsb)))) ) ) # ( !QC1L5 & ( WC2_low_addressa[0] ) );


--WC2_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X27_Y11_N32
--register power-up is low

WC2_low_addressa[1] = DFFEAS(WC2L16, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X27_Y11_N33
WC2L28 = ( AE1L5 & ( (!YD2L2 & (((WC2_low_addressa[1])))) # (YD2L2 & ((!QC1L5 & ((WC2_low_addressa[1]))) # (QC1L5 & (ZC2_counter_reg_bit[0])))) ) ) # ( !AE1L5 & ( WC2_low_addressa[1] ) );


--WC2_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X27_Y11_N29
--register power-up is low

WC2_low_addressa[2] = DFFEAS(WC2L18, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X27_Y11_N24
WC2L29 = ( AE1L5 & ( (!QC1L5 & (((WC2_low_addressa[2])))) # (QC1L5 & ((!YD2L2 & ((WC2_low_addressa[2]))) # (YD2L2 & (ZC2_counter_reg_bit[1])))) ) ) # ( !AE1L5 & ( WC2_low_addressa[2] ) );


--WC2_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X27_Y11_N58
--register power-up is low

WC2_low_addressa[3] = DFFEAS(WC2L20, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X27_Y11_N54
WC2L30 = ( AE1L5 & ( (!YD2L2 & (WC2_low_addressa[3])) # (YD2L2 & ((!QC1L5 & (WC2_low_addressa[3])) # (QC1L5 & ((ZC2_counter_reg_bit[2]))))) ) ) # ( !AE1L5 & ( WC2_low_addressa[3] ) );


--WC2_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X27_Y11_N40
--register power-up is low

WC2_low_addressa[4] = DFFEAS(WC2L22, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X27_Y11_N36
WC2L31 = ( AE1L5 & ( (!YD2L2 & (((WC2_low_addressa[4])))) # (YD2L2 & ((!QC1L5 & ((WC2_low_addressa[4]))) # (QC1L5 & (ZC2_counter_reg_bit[3])))) ) ) # ( !AE1L5 & ( WC2_low_addressa[4] ) );


--WC2_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X27_Y11_N44
--register power-up is low

WC2_low_addressa[5] = DFFEAS(WC2L24, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X27_Y11_N45
WC2L32 = ( WC2_low_addressa[5] & ( (!YD2L2) # (((!AE1L5) # (!QC1L5)) # (ZC2_counter_reg_bit[4])) ) ) # ( !WC2_low_addressa[5] & ( (YD2L2 & (ZC2_counter_reg_bit[4] & (AE1L5 & QC1L5))) ) );


--WC2_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X27_Y11_N53
--register power-up is low

WC2_low_addressa[6] = DFFEAS(WC2L26, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X27_Y11_N48
WC2L33 = ( AE1L5 & ( (!QC1L5 & (WC2_low_addressa[6])) # (QC1L5 & ((!YD2L2 & (WC2_low_addressa[6])) # (YD2L2 & ((ZC2_counter_reg_bit[5]))))) ) ) # ( !AE1L5 & ( WC2_low_addressa[6] ) );


--QC1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2 at LABCELL_X31_Y12_N3
QC1L6 = (YB1_done_adc_channel_sync & (PC2_last_test_clk & (!WC1_full_dff & !PC2_cur_test_clk)));


--WC1_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X27_Y12_N44
--register power-up is low

WC1_low_addressa[0] = DFFEAS(WC1L13, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X27_Y12_N31
--register power-up is low

WC1_empty_dff = DFFEAS(WC1L8, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--QC1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3 at MLABCELL_X25_Y12_N15
QC1L7 = ( WC1_empty_dff & ( (JF1_W_alu_result[3] & !JF1_W_alu_result[2]) ) );


--WC1_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X27_Y12_N49
--register power-up is low

WC1_rd_ptr_lsb = DFFEAS(WC1L34, GLOBAL(VG1L41),  ,  , WC1L35,  ,  ,  ,  );


--WC1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X27_Y12_N39
WC1L26 = ( WC1_rd_ptr_lsb & ( (WC1_low_addressa[0] & ((!YD2L2) # ((!QC1L7) # (!AE1L5)))) ) ) # ( !WC1_rd_ptr_lsb & ( ((YD2L2 & (QC1L7 & AE1L5))) # (WC1_low_addressa[0]) ) );


--WC1_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X25_Y12_N59
--register power-up is low

WC1_low_addressa[1] = DFFEAS(WC1L15, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at MLABCELL_X25_Y12_N51
WC1L27 = ( ZC1_counter_reg_bit[0] & ( ((AE1L5 & (QC1L7 & YD2L2))) # (WC1_low_addressa[1]) ) ) # ( !ZC1_counter_reg_bit[0] & ( (WC1_low_addressa[1] & ((!AE1L5) # ((!QC1L7) # (!YD2L2)))) ) );


--WC1_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X25_Y12_N11
--register power-up is low

WC1_low_addressa[2] = DFFEAS(WC1L17, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at MLABCELL_X25_Y12_N27
WC1L28 = ( ZC1_counter_reg_bit[1] & ( ((AE1L5 & (QC1L7 & YD2L2))) # (WC1_low_addressa[2]) ) ) # ( !ZC1_counter_reg_bit[1] & ( (WC1_low_addressa[2] & ((!AE1L5) # ((!QC1L7) # (!YD2L2)))) ) );


--WC1_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X25_Y12_N56
--register power-up is low

WC1_low_addressa[3] = DFFEAS(WC1L19, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at MLABCELL_X25_Y12_N0
WC1L29 = ( YD2L2 & ( (!AE1L5 & (((WC1_low_addressa[3])))) # (AE1L5 & ((!QC1L7 & (WC1_low_addressa[3])) # (QC1L7 & ((ZC1_counter_reg_bit[2]))))) ) ) # ( !YD2L2 & ( WC1_low_addressa[3] ) );


--WC1_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X25_Y12_N7
--register power-up is low

WC1_low_addressa[4] = DFFEAS(WC1L21, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at MLABCELL_X25_Y12_N3
WC1L30 = ( ZC1_counter_reg_bit[3] & ( ((AE1L5 & (QC1L7 & YD2L2))) # (WC1_low_addressa[4]) ) ) # ( !ZC1_counter_reg_bit[3] & ( (WC1_low_addressa[4] & ((!AE1L5) # ((!QC1L7) # (!YD2L2)))) ) );


--WC1_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X25_Y12_N20
--register power-up is low

WC1_low_addressa[5] = DFFEAS(WC1L23, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at MLABCELL_X25_Y12_N24
WC1L31 = ( ZC1_counter_reg_bit[4] & ( ((AE1L5 & (QC1L7 & YD2L2))) # (WC1_low_addressa[5]) ) ) # ( !ZC1_counter_reg_bit[4] & ( (WC1_low_addressa[5] & ((!AE1L5) # ((!QC1L7) # (!YD2L2)))) ) );


--WC1_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X25_Y12_N23
--register power-up is low

WC1_low_addressa[6] = DFFEAS(WC1L25, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at MLABCELL_X25_Y12_N12
WC1L32 = ( QC1L7 & ( (!AE1L5 & (((WC1_low_addressa[6])))) # (AE1L5 & ((!YD2L2 & (WC1_low_addressa[6])) # (YD2L2 & ((ZC1_counter_reg_bit[5]))))) ) ) # ( !QC1L7 & ( WC1_low_addressa[6] ) );


--YB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~1 at LABCELL_X29_Y11_N54
YB1L14 = ( YB1_clear_read_fifos & ( KC1_r_sync_rst ) ) # ( !YB1_clear_read_fifos & ( KC1_r_sync_rst ) ) # ( YB1_clear_read_fifos & ( !KC1_r_sync_rst ) );


--YB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~0 at MLABCELL_X28_Y11_N51
YB1L22 = ( JF1_d_writedata[0] & ( !KC1_r_sync_rst ) );


--ED1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~5 at MLABCELL_X34_Y13_N24
ED1L74 = ( ED1L71 & ( ED1_shiftreg_data[17] ) );


--ED1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~6 at LABCELL_X33_Y15_N51
ED1L75 = ( ZB1_ack & ( (ED1_new_data & !ED1L10) ) ) # ( !ZB1_ack & ( (ED1L10) # (ED1_new_data) ) );


--ED1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~7 at MLABCELL_X34_Y14_N0
ED1L76 = ( !KC1_r_sync_rst & ( ZB1L74 & ( (ED1L75 & ((!YD11L1) # (!ZB1L124))) ) ) ) # ( !KC1_r_sync_rst & ( !ZB1L74 & ( ED1L75 ) ) );


--ED1L55 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~8 at LABCELL_X35_Y13_N12
ED1L55 = ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( CD1_auto_init_complete ) );


--ED1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~9 at MLABCELL_X34_Y13_N30
ED1L77 = ( ED1L55 & ( (!ED1_shiftreg_data[8] & (((ZB1_external_read_transfer & !ZB1L3)))) # (ED1_shiftreg_data[8] & (((ZB1_external_read_transfer & !ZB1L3)) # (ED1L71))) ) ) # ( !ED1L55 & ( (ED1_shiftreg_data[8] & ED1L71) ) );


--ZB1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~0 at LABCELL_X31_Y14_N12
ZB1L35 = ( ZB1_s_serial_transfer.STATE_1_PRE_WRITE & ( ZB1_s_serial_transfer.STATE_6_POST_READ & ( (ZB1L124 & YD11L1) ) ) ) # ( !ZB1_s_serial_transfer.STATE_1_PRE_WRITE & ( ZB1_s_serial_transfer.STATE_6_POST_READ & ( (ZB1L124 & (YD11L1 & !YB1L7)) ) ) ) # ( ZB1_s_serial_transfer.STATE_1_PRE_WRITE & ( !ZB1_s_serial_transfer.STATE_6_POST_READ & ( (ZB1L124 & (YD11L1 & ((!YB1L7) # (!YD2L2)))) ) ) ) # ( !ZB1_s_serial_transfer.STATE_1_PRE_WRITE & ( !ZB1_s_serial_transfer.STATE_6_POST_READ & ( (ZB1L124 & (YD11L1 & !YB1L7)) ) ) );


--ZB1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]~0 at LABCELL_X31_Y14_N24
ZB1L34 = ( ZB1L35 & ( ((!JF1_W_alu_result[2] & (JF1_W_alu_result[3] & JF1_d_byteenable[0]))) # (ZB1_internal_reset) ) ) # ( !ZB1L35 & ( ZB1_internal_reset ) );


--ED1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~10 at LABCELL_X29_Y14_N0
ED1L78 = ( CD1_data_out[1] & ( CD1_auto_init_complete & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (((!ED1L10 & ED1_shiftreg_data[0])))) # (ED1_s_serial_protocol.STATE_1_INITIALIZE & (ZB1_data_reg[0])) ) ) ) # ( !CD1_data_out[1] & ( CD1_auto_init_complete & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (((!ED1L10 & ED1_shiftreg_data[0])))) # (ED1_s_serial_protocol.STATE_1_INITIALIZE & (ZB1_data_reg[0])) ) ) ) # ( CD1_data_out[1] & ( !CD1_auto_init_complete & ( ((!ED1L10 & ED1_shiftreg_data[0])) # (ED1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !CD1_data_out[1] & ( !CD1_auto_init_complete & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (!ED1L10 & ED1_shiftreg_data[0])) ) ) );


--EC1_za_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2] at DDIOINCELL_X28_Y0_N48
--register power-up is low

EC1_za_data[2] = DFFEAS(A1L94, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_read_mux_out[2] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[2] at LABCELL_X29_Y8_N0
JC1_read_mux_out[2] = ( JC1_edge_capture[2] & ( JF1_W_alu_result[2] & ( JF1_W_alu_result[3] ) ) ) # ( JC1_edge_capture[2] & ( !JF1_W_alu_result[2] & ( (!JF1_W_alu_result[3] & (F1_prev_data_2[2])) # (JF1_W_alu_result[3] & ((JC1L51Q))) ) ) ) # ( !JC1_edge_capture[2] & ( !JF1_W_alu_result[2] & ( (!JF1_W_alu_result[3] & (F1_prev_data_2[2])) # (JF1_W_alu_result[3] & ((JC1L51Q))) ) ) );


--PD1_wdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X23_Y7_N52
--register power-up is low

PD1_wdata[2] = AMPP_FUNCTION(A1L6, PD1L94, !Q1_clr_reg, PD1L93);


--YB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~1 at MLABCELL_X28_Y11_N48
YB1L10 = ( JF1_d_writedata[2] & ( !KC1_r_sync_rst ) );


--ZB1L46 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~4 at LABCELL_X31_Y14_N21
ZB1L46 = ( JF1_d_writedata[2] & ( !ZB1_internal_reset ) );


--ZB1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]~5 at LABCELL_X31_Y14_N54
ZB1L38 = ( ZB1L35 & ( ((YB1L6 & JF1_d_byteenable[0])) # (ZB1_internal_reset) ) ) # ( !ZB1L35 & ( ZB1_internal_reset ) );


--ED1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~11 at LABCELL_X29_Y14_N18
ED1L79 = ( ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete & ((CD1_data_out[3]))) # (CD1_auto_init_complete & (ZB1_data_reg[2])) ) ) ) # ( !ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete & ((CD1_data_out[3]))) # (CD1_auto_init_complete & (ZB1_data_reg[2])) ) ) ) # ( !ED1L10 & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( ED1_shiftreg_data[2] ) ) );


--EC1_za_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10] at DDIOINCELL_X30_Y0_N48
--register power-up is low

EC1_za_data[10] = DFFEAS(A1L118, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X29_Y9_N30
CC1L62 = ( PD1L55Q ) # ( !PD1L55Q & ( ((CC1_ac & ((!JF1_d_writedata[10]) # (!CC1L78)))) # (PD1L57Q) ) );


--EC1_za_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3] at DDIOINCELL_X28_Y0_N65
--register power-up is low

EC1_za_data[3] = DFFEAS(A1L97, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_read_mux_out[3] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[3] at LABCELL_X29_Y8_N54
JC1_read_mux_out[3] = ( F1_prev_data_2[3] & ( JC1_edge_capture[3] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3]) # (JC1_irq_mask[3]))) # (JF1_W_alu_result[2] & ((JF1_W_alu_result[3]))) ) ) ) # ( !F1_prev_data_2[3] & ( JC1_edge_capture[3] & ( (JF1_W_alu_result[3] & ((JF1_W_alu_result[2]) # (JC1_irq_mask[3]))) ) ) ) # ( F1_prev_data_2[3] & ( !JC1_edge_capture[3] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3]) # (JC1_irq_mask[3]))) ) ) ) # ( !F1_prev_data_2[3] & ( !JC1_edge_capture[3] & ( (JC1_irq_mask[3] & (!JF1_W_alu_result[2] & JF1_W_alu_result[3])) ) ) );


--PD1_wdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X23_Y7_N55
--register power-up is low

PD1_wdata[3] = AMPP_FUNCTION(A1L6, PD1_td_shift[7], !Q1_clr_reg, GND, PD1L93);


--ED1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~12 at LABCELL_X29_Y14_N12
ED1L80 = ( ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete & (CD1_data_out[4])) # (CD1_auto_init_complete & ((ZB1_data_reg[3]))) ) ) ) # ( !ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete & (CD1_data_out[4])) # (CD1_auto_init_complete & ((ZB1_data_reg[3]))) ) ) ) # ( !ED1L10 & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( ED1_shiftreg_data[3] ) ) );


--EC1_za_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11] at DDIOINCELL_X18_Y0_N105
--register power-up is low

EC1_za_data[11] = DFFEAS(A1L121, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_za_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4] at DDIOINCELL_X30_Y0_N65
--register power-up is low

EC1_za_data[4] = DFFEAS(A1L100, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ED1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~13 at LABCELL_X29_Y14_N42
ED1L81 = ( CD1_data_out[5] & ( CD1_auto_init_complete & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (ED1_shiftreg_data[4] & (!ED1L10))) # (ED1_s_serial_protocol.STATE_1_INITIALIZE & (((ZB1_data_reg[4])))) ) ) ) # ( !CD1_data_out[5] & ( CD1_auto_init_complete & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (ED1_shiftreg_data[4] & (!ED1L10))) # (ED1_s_serial_protocol.STATE_1_INITIALIZE & (((ZB1_data_reg[4])))) ) ) ) # ( CD1_data_out[5] & ( !CD1_auto_init_complete & ( ((ED1_shiftreg_data[4] & !ED1L10)) # (ED1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !CD1_data_out[5] & ( !CD1_auto_init_complete & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (ED1_shiftreg_data[4] & !ED1L10)) ) ) );


--PD1_wdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X23_Y7_N4
--register power-up is low

PD1_wdata[4] = AMPP_FUNCTION(A1L6, PD1L97, !Q1_clr_reg, PD1L93);


--JC1_read_mux_out[4] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[4] at LABCELL_X29_Y6_N54
JC1_read_mux_out[4] = ( F1_prev_data_2[4] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3]) # ((JC1_irq_mask[4])))) # (JF1_W_alu_result[2] & (JF1_W_alu_result[3] & (JC1_edge_capture[4]))) ) ) # ( !F1_prev_data_2[4] & ( (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & ((JC1_irq_mask[4]))) # (JF1_W_alu_result[2] & (JC1_edge_capture[4])))) ) );


--EC1_za_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12] at DDIOINCELL_X32_Y0_N65
--register power-up is low

EC1_za_data[12] = DFFEAS(A1L124, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_za_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5] at DDIOINCELL_X18_Y0_N88
--register power-up is low

EC1_za_data[5] = DFFEAS(A1L103, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ED1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~14 at LABCELL_X29_Y14_N36
ED1L82 = ( CD1_data_out[6] & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete) # (ZB1_data_reg[5]) ) ) ) # ( !CD1_data_out[6] & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (ZB1_data_reg[5] & CD1_auto_init_complete) ) ) ) # ( CD1_data_out[6] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!ED1L10 & ED1_shiftreg_data[5]) ) ) ) # ( !CD1_data_out[6] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!ED1L10 & ED1_shiftreg_data[5]) ) ) );


--PD1_wdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X23_Y7_N7
--register power-up is low

PD1_wdata[5] = AMPP_FUNCTION(A1L6, PD1_td_shift[9], !Q1_clr_reg, GND, PD1L93);


--JC1_read_mux_out[5] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[5] at LABCELL_X29_Y6_N57
JC1_read_mux_out[5] = ( JC1_edge_capture[5] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3] & ((F1_prev_data_2[5]))) # (JF1_W_alu_result[3] & (JC1_irq_mask[5])))) # (JF1_W_alu_result[2] & (JF1_W_alu_result[3])) ) ) # ( !JC1_edge_capture[5] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3] & ((F1_prev_data_2[5]))) # (JF1_W_alu_result[3] & (JC1_irq_mask[5])))) ) );


--EC1_za_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13] at DDIOINCELL_X32_Y0_N48
--register power-up is low

EC1_za_data[13] = DFFEAS(A1L127, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L518 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~31 at LABCELL_X40_Y4_N54
JF1L518 = ( JF1_E_shift_rot_result[29] & ( (!JF1_R_ctrl_shift_rot_right) # (JF1L487Q) ) ) # ( !JF1_E_shift_rot_result[29] & ( (JF1L487Q & JF1_R_ctrl_shift_rot_right) ) );


--EC1_za_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6] at DDIOINCELL_X34_Y0_N71
--register power-up is low

EC1_za_data[6] = DFFEAS(A1L106, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ED1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~15 at LABCELL_X30_Y14_N24
ED1L83 = ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( CD1_data_out[7] & ( (!CD1_auto_init_complete) # (ZB1_data_reg[6]) ) ) ) # ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( CD1_data_out[7] & ( (ED1_shiftreg_data[6] & !ED1L10) ) ) ) # ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( !CD1_data_out[7] & ( (CD1_auto_init_complete & ZB1_data_reg[6]) ) ) ) # ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( !CD1_data_out[7] & ( (ED1_shiftreg_data[6] & !ED1L10) ) ) );


--PD1_wdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X23_Y7_N40
--register power-up is low

PD1_wdata[6] = AMPP_FUNCTION(A1L6, PD1L100, !Q1_clr_reg, PD1L93);


--JC1_read_mux_out[6] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[6] at LABCELL_X30_Y6_N21
JC1_read_mux_out[6] = ( F1_prev_data_2[6] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2])) # (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & (JC1_irq_mask[6])) # (JF1_W_alu_result[2] & ((JC1_edge_capture[6]))))) ) ) # ( !F1_prev_data_2[6] & ( (JF1_W_alu_result[3] & ((!JF1_W_alu_result[2] & (JC1_irq_mask[6])) # (JF1_W_alu_result[2] & ((JC1_edge_capture[6]))))) ) );


--EC1_za_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14] at DDIOINCELL_X26_Y0_N88
--register power-up is low

EC1_za_data[14] = DFFEAS(A1L130, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L94 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X29_Y9_N39
CC1L94 = ( JF1_W_alu_result[2] & ( CC1_woverflow ) ) # ( !JF1_W_alu_result[2] & ( (!CC1L67 & (((CC1_woverflow)))) # (CC1L67 & ((!YD11L1 & ((CC1_woverflow))) # (YD11L1 & (UD1L5Q)))) ) );


--EC1_za_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7] at DDIOINCELL_X34_Y0_N54
--register power-up is low

EC1_za_data[7] = DFFEAS(A1L109, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_read_mux_out[7] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[7] at LABCELL_X30_Y6_N18
JC1_read_mux_out[7] = ( JC1_edge_capture[7] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & ((F1_prev_data_2[7])))) # (JF1_W_alu_result[3] & (((JC1_irq_mask[7])) # (JF1_W_alu_result[2]))) ) ) # ( !JC1_edge_capture[7] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3] & ((F1_prev_data_2[7]))) # (JF1_W_alu_result[3] & (JC1_irq_mask[7])))) ) );


--PD1_wdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X23_Y7_N19
--register power-up is low

PD1_wdata[7] = AMPP_FUNCTION(A1L6, PD1L102, !Q1_clr_reg, PD1L93);


--ED1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~16 at LABCELL_X30_Y14_N30
ED1L84 = ( CD1_data_out[8] & ( ED1L10 & ( (ED1_s_serial_protocol.STATE_1_INITIALIZE & ((!CD1_auto_init_complete) # (ZB1_data_reg[7]))) ) ) ) # ( !CD1_data_out[8] & ( ED1L10 & ( (ZB1_data_reg[7] & (CD1_auto_init_complete & ED1_s_serial_protocol.STATE_1_INITIALIZE)) ) ) ) # ( CD1_data_out[8] & ( !ED1L10 & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (((ED1_shiftreg_data[7])))) # (ED1_s_serial_protocol.STATE_1_INITIALIZE & (((!CD1_auto_init_complete)) # (ZB1_data_reg[7]))) ) ) ) # ( !CD1_data_out[8] & ( !ED1L10 & ( (!ED1_s_serial_protocol.STATE_1_INITIALIZE & (((ED1_shiftreg_data[7])))) # (ED1_s_serial_protocol.STATE_1_INITIALIZE & (ZB1_data_reg[7] & ((CD1_auto_init_complete)))) ) ) );


--EC1_za_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15] at DDIOINCELL_X24_Y0_N48
--register power-up is low

EC1_za_data[15] = DFFEAS(A1L133, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L88 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X31_Y8_N33
CC1L88 = (!CC1L74 & ((CC1_rvalid))) # (CC1L74 & (UD2_b_non_empty));


--EC1_za_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1] at DDIOINCELL_X26_Y0_N105
--register power-up is low

EC1_za_data[1] = DFFEAS(A1L91, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC1L73 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[1]~1 at LABCELL_X29_Y8_N27
NC1L73 = ( !JF1_W_alu_result[3] & ( !JF1_W_alu_result[2] & ( (!JF1_W_alu_result[4] & AE5_av_readdata_pre[0]) ) ) );


--YB1L79 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~0 at LABCELL_X30_Y11_N30
YB1L79 = ( !KC1_r_sync_rst & ( JF1_d_writedata[1] ) );


--ZB1L47 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~6 at LABCELL_X31_Y14_N27
ZB1L47 = (!ZB1_internal_reset & JF1_d_writedata[1]);


--ED1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~17 at LABCELL_X29_Y14_N54
ED1L85 = ( ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete & ((CD1_data_out[2]))) # (CD1_auto_init_complete & (ZB1_data_reg[1])) ) ) ) # ( !ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete & ((CD1_data_out[2]))) # (CD1_auto_init_complete & (ZB1_data_reg[1])) ) ) ) # ( !ED1L10 & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( ED1_shiftreg_data[1] ) ) );


--PD1_wdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X23_Y7_N25
--register power-up is low

PD1_wdata[1] = AMPP_FUNCTION(A1L6, PD1L91, !Q1_clr_reg, PD1L93);


--JC1_read_mux_out[1] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[1] at LABCELL_X30_Y6_N39
JC1_read_mux_out[1] = ( JC1_edge_capture[1] & ( (!JF1_W_alu_result[3] & (!JF1_W_alu_result[2] & (F1_prev_data_2[1]))) # (JF1_W_alu_result[3] & (((JC1_irq_mask[1])) # (JF1_W_alu_result[2]))) ) ) # ( !JC1_edge_capture[1] & ( (!JF1_W_alu_result[2] & ((!JF1_W_alu_result[3] & (F1_prev_data_2[1])) # (JF1_W_alu_result[3] & ((JC1_irq_mask[1]))))) ) );


--EC1_za_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8] at DDIOINCELL_X34_Y0_N88
--register power-up is low

EC1_za_data[8] = DFFEAS(A1L112, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~0 at LABCELL_X29_Y12_N0
YB1L23 = ( !QC1_left_audio_fifo_read_space[7] & ( QC1_left_audio_fifo_read_space[6] & ( (!QC1_left_audio_fifo_read_space[5] & !QC1_right_audio_fifo_read_space[7]) ) ) ) # ( !QC1_left_audio_fifo_read_space[7] & ( !QC1_left_audio_fifo_read_space[6] & ( !QC1_right_audio_fifo_read_space[7] ) ) );


--YB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~1 at LABCELL_X29_Y11_N15
YB1L24 = ( QC1_right_audio_fifo_read_space[5] & ( YB1_read_interrupt_en & ( (!YB1L23) # (QC1_right_audio_fifo_read_space[6]) ) ) ) # ( !QC1_right_audio_fifo_read_space[5] & ( YB1_read_interrupt_en & ( !YB1L23 ) ) );


--CD1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error~0 at LABCELL_X33_Y15_N6
CD1L11 = ( CD1_auto_init_error & ( ZB1_ack ) ) # ( CD1_auto_init_error & ( !ZB1_ack ) ) # ( !CD1_auto_init_error & ( !ZB1_ack & ( (ED1_transfer_complete & CD1_transfer_data) ) ) );


--ED1L56 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~18 at LABCELL_X35_Y13_N18
ED1L56 = ( ZB1L3 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ZB1L3 & ( (ED1_s_serial_protocol.STATE_1_INITIALIZE & !CD1_auto_init_complete) ) );


--ED1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~19 at LABCELL_X35_Y13_N36
ED1L86 = ( ZB1_data_reg[8] & ( ZB1_address_for_transfer[0] & ( ((!ED1L56 & (ED1L48Q)) # (ED1L56 & ((CD1_data_out[10])))) # (ED1L55) ) ) ) # ( !ZB1_data_reg[8] & ( ZB1_address_for_transfer[0] & ( (!ED1L55 & ((!ED1L56 & (ED1L48Q)) # (ED1L56 & ((CD1_data_out[10]))))) # (ED1L55 & (((!ED1L56)))) ) ) ) # ( ZB1_data_reg[8] & ( !ZB1_address_for_transfer[0] & ( (!ED1L55 & ((!ED1L56 & (ED1L48Q)) # (ED1L56 & ((CD1_data_out[10]))))) # (ED1L55 & (((ED1L56)))) ) ) ) # ( !ZB1_data_reg[8] & ( !ZB1_address_for_transfer[0] & ( (!ED1L55 & ((!ED1L56 & (ED1L48Q)) # (ED1L56 & ((CD1_data_out[10]))))) ) ) );


--ED1L57 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~20 at MLABCELL_X34_Y14_N51
ED1L57 = ( ED1L10 & ( ZB1L124 ) ) # ( !ED1L10 & ( ZB1L124 & ( ((ZB1L74 & YD11L1)) # (KC1_r_sync_rst) ) ) ) # ( ED1L10 & ( !ZB1L124 ) ) # ( !ED1L10 & ( !ZB1L124 & ( KC1_r_sync_rst ) ) );


--EC1_za_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9] at DDIOINCELL_X34_Y0_N105
--register power-up is low

EC1_za_data[9] = DFFEAS(A1L115, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L81 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~0 at LABCELL_X40_Y11_N39
YB1L81 = ( !RC1_right_channel_fifo_write_space[7] & ( RC1_left_channel_fifo_write_space[5] & ( (!RC1_left_channel_fifo_write_space[7] & !RC1_left_channel_fifo_write_space[6]) ) ) ) # ( !RC1_right_channel_fifo_write_space[7] & ( !RC1_left_channel_fifo_write_space[5] & ( !RC1_left_channel_fifo_write_space[7] ) ) );


--YB1L82 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~1 at MLABCELL_X28_Y11_N39
YB1L82 = ( YB1L81 & ( (YB1_write_interrupt_en & (RC1_right_channel_fifo_write_space[5] & RC1_right_channel_fifo_write_space[6])) ) ) # ( !YB1L81 & ( YB1_write_interrupt_en ) );


--WD2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X27_Y7_N1
--register power-up is low

WD2_counter_reg_bit[0] = DFFEAS(WD2_counter_comb_bita0, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_fifo_wr,  ,  ,  ,  );


--WD2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X27_Y7_N4
--register power-up is low

WD2_counter_reg_bit[1] = DFFEAS(WD2_counter_comb_bita1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_fifo_wr,  ,  ,  ,  );


--WD2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X27_Y7_N7
--register power-up is low

WD2_counter_reg_bit[2] = DFFEAS(WD2_counter_comb_bita2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_fifo_wr,  ,  ,  ,  );


--WD2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X27_Y7_N10
--register power-up is low

WD2_counter_reg_bit[3] = DFFEAS(WD2_counter_comb_bita3, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_fifo_wr,  ,  ,  ,  );


--WD2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X27_Y7_N13
--register power-up is low

WD2_counter_reg_bit[4] = DFFEAS(WD2_counter_comb_bita4, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_fifo_wr,  ,  ,  ,  );


--WD2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X27_Y7_N16
--register power-up is low

WD2_counter_reg_bit[5] = DFFEAS(WD2_counter_comb_bita5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_fifo_wr,  ,  ,  ,  );


--WD1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X25_Y7_N31
--register power-up is low

WD1_counter_reg_bit[0] = DFFEAS(WD1_counter_comb_bita0, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_rd_wfifo,  ,  ,  ,  );


--WD1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X25_Y7_N34
--register power-up is low

WD1_counter_reg_bit[1] = DFFEAS(WD1_counter_comb_bita1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_rd_wfifo,  ,  ,  ,  );


--WD1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X25_Y7_N37
--register power-up is low

WD1_counter_reg_bit[2] = DFFEAS(WD1_counter_comb_bita2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_rd_wfifo,  ,  ,  ,  );


--WD1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X25_Y7_N40
--register power-up is low

WD1_counter_reg_bit[3] = DFFEAS(WD1_counter_comb_bita3, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_rd_wfifo,  ,  ,  ,  );


--WD1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X25_Y7_N43
--register power-up is low

WD1_counter_reg_bit[4] = DFFEAS(WD1_counter_comb_bita4, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_rd_wfifo,  ,  ,  ,  );


--WD1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X25_Y7_N46
--register power-up is low

WD1_counter_reg_bit[5] = DFFEAS(WD1_counter_comb_bita5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1_rd_wfifo,  ,  ,  ,  );


--UD2L5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at MLABCELL_X28_Y9_N54
UD2L5 = ( XD2_counter_reg_bit[5] & ( XD2_counter_reg_bit[3] & ( (XD2_counter_reg_bit[2] & (XD2_counter_reg_bit[4] & UD2_b_non_empty)) ) ) );


--UD2L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at MLABCELL_X28_Y9_N24
UD2L6 = ( UD2_b_full & ( XD2_counter_reg_bit[0] & ( !CC1L73 ) ) ) # ( !UD2_b_full & ( XD2_counter_reg_bit[0] & ( (XD2_counter_reg_bit[1] & (!CC1L73 & (UD2L5 & PD1L55Q))) ) ) ) # ( UD2_b_full & ( !XD2_counter_reg_bit[0] & ( !CC1L73 ) ) );


--PD1_td_shift[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X22_Y7_N49
--register power-up is low

PD1_td_shift[4] = AMPP_FUNCTION(A1L6, PD1L80, !Q1_clr_reg, PD1L62);


--PD1L79 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X22_Y7_N51
PD1L79 = AMPP_FUNCTION(!PD1L76, !PD1_count[9], !PD1_td_shift[4], !PD1_rdata[1], !S1_state[4]);


--PD1_read is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X22_Y7_N1
--register power-up is low

PD1_read = AMPP_FUNCTION(A1L6, PD1L40, !Q1_clr_reg, GND, PD1L108);


--EG1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X17_Y5_N54
EG1L66 = ( SF1_break_readreg[3] & ( (!CG1L3 & (((BG1_MonDReg[3])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[5])))) ) ) # ( !SF1_break_readreg[3] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & (BG1_MonDReg[3]))) # (CG1L3 & (((EG1_sr[5])))) ) );


--DG1_jdo[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X16_Y5_N38
--register power-up is low

DG1_jdo[2] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[2],  ,  , VCC);


--DG1_jdo[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X17_Y5_N35
--register power-up is low

DG1_jdo[5] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[5],  ,  , VCC);


--BG1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~4 at LABCELL_X24_Y7_N42
BG1L84 = ( !DG1_take_action_ocimem_b & ( !BG1_jtag_ram_rd_d1 ) );


--EG1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21 at LABCELL_X16_Y5_N57
EG1L67 = ( EG1_sr[37] & ( (K1_splitter_nodes_receive_1[3] & (!Q1_virtual_ir_scan_reg & S1_state[4])) ) );


--EG1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~22 at LABCELL_X12_Y5_N48
EG1L53 = ( Q1_irf_reg[2][1] & ( S1_state[4] & ( (!Q1_virtual_ir_scan_reg & K1_splitter_nodes_receive_1[3]) ) ) ) # ( !Q1_irf_reg[2][1] & ( S1_state[4] & ( (!Q1_virtual_ir_scan_reg & K1_splitter_nodes_receive_1[3]) ) ) ) # ( Q1_irf_reg[2][1] & ( !S1_state[4] & ( (!Q1_virtual_ir_scan_reg & (S1_state[3] & (!Q1_irf_reg[2][0] & K1_splitter_nodes_receive_1[3]))) ) ) ) # ( !Q1_irf_reg[2][1] & ( !S1_state[4] & ( (!Q1_virtual_ir_scan_reg & (S1_state[3] & (Q1_irf_reg[2][0] & K1_splitter_nodes_receive_1[3]))) ) ) );


--EG1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X16_Y5_N54
EG1L68 = ( S1_state[4] & ( (K1_splitter_nodes_receive_1[3] & (!Q1_virtual_ir_scan_reg & A1L7)) ) );


--DG1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X24_Y6_N21
DG1L71 = ( !DG1_jdo[35] & ( DG1L70 ) );


--BG1L137 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X24_Y6_N3
BG1L137 = ( DG1L71 & ( DG1_jdo[34] & ( !DG1_jdo[17] ) ) ) # ( DG1L71 & ( !DG1_jdo[34] & ( BG1L2 ) ) );


--BG1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X24_Y6_N45
BG1L139 = ( DG1_take_action_ocimem_b & ( BG1L2 ) );


--DG1_jdo[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X22_Y5_N11
--register power-up is low

DG1_jdo[29] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[29],  ,  , VCC);


--DG1_jdo[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X22_Y5_N29
--register power-up is low

DG1_jdo[30] = DFFEAS(DG1L55, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--DG1_jdo[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X22_Y5_N19
--register power-up is low

DG1_jdo[31] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[31],  ,  , VCC);


--DG1_jdo[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X22_Y5_N23
--register power-up is low

DG1_jdo[32] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[32],  ,  , VCC);


--DG1_jdo[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X22_Y5_N32
--register power-up is low

DG1_jdo[33] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[33],  ,  , VCC);


--GE1_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[32] at LABCELL_X29_Y5_N15
GE1_src_data[32] = ( YE1L3 & ( (GE1L17) # (JF1_d_byteenable[0]) ) ) # ( !YE1L3 & ( GE1L17 ) );


--ZB1L69 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~1 at MLABCELL_X34_Y12_N39
ZB1L69 = ( ZB1_control_reg[17] & ( !ZB1_internal_reset ) );


--ZB1L67 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~2 at MLABCELL_X34_Y14_N42
ZB1L67 = ( KC1_r_sync_rst & ( ED1_transfer_complete ) ) # ( !KC1_r_sync_rst & ( ED1_transfer_complete & ( (ZB1L74 & (ZB1L124 & YD11L1)) ) ) ) # ( KC1_r_sync_rst & ( !ED1_transfer_complete ) ) # ( !KC1_r_sync_rst & ( !ED1_transfer_complete & ( (!ZB1L66) # ((ZB1L74 & (ZB1L124 & YD11L1))) ) ) );


--ZB1L70 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~3 at LABCELL_X33_Y12_N36
ZB1L70 = (!ZB1_internal_reset & ZB1_control_reg[16]);


--CD1_data_out[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24] at FF_X31_Y13_N13
--register power-up is low

CD1_data_out[24] = DFFEAS(CD1L31, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--ED1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~21 at MLABCELL_X34_Y13_N0
ED1L87 = ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!CD1_auto_init_complete & CD1_data_out[24]) ) );


--ED1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~22 at MLABCELL_X34_Y13_N15
ED1L88 = ( ED1_shiftreg_data[23] & ( ((!ED1L67 & ((!ED1L66) # (ZB1L3)))) # (ED1L87) ) ) # ( !ED1_shiftreg_data[23] & ( ((ED1L66 & (ZB1L3 & !ED1L67))) # (ED1L87) ) );


--ED1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~4 at MLABCELL_X34_Y15_N48
ED1L133 = (ED1L71 & ED1_shiftreg_mask[23]);


--SG1_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X21_Y4_N20
--register power-up is low

SG1_altera_reset_synchronizer_int_chain_out = DFFEAS(SG1L7, GLOBAL(VG1L41), !KC1L14,  ,  ,  ,  ,  ,  );


--RC1L96 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~7 at MLABCELL_X39_Y14_N48
RC1L96 = ( RC1_data_out_shift_reg[10] & ( (!RC1_read_left_channel & ((!RC1L123) # ((YC4_q_b[11])))) # (RC1_read_left_channel & (((YC3_q_b[11])))) ) ) # ( !RC1_data_out_shift_reg[10] & ( (!RC1_read_left_channel & (RC1L123 & ((YC4_q_b[11])))) # (RC1_read_left_channel & (((YC3_q_b[11])))) ) );


--JF1L397 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X45_Y6_N51
JF1L397 = ( JF1L638 & ( !JF1L624 & ( (!JF1L623 & !JF1L621) ) ) ) # ( !JF1L638 & ( !JF1L624 & ( (!JF1L623 & ((!JF1L640) # (!JF1L621))) ) ) );


--JF1L398 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X45_Y8_N21
JF1L398 = ( JF1L633 & ( JF1_R_valid ) ) # ( !JF1L633 & ( (JF1_R_valid & ((!JF1L397) # (JF1L629))) ) );


--GG4_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X16_Y4_N56
--register power-up is low

GG4_din_s1 = DFFEAS(CG1L4, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--EG1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X13_Y5_N15
EG1L69 = ( EG1_sr[19] & ( ((!Q1_irf_reg[2][1] & (BG1_MonDReg[17])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[17])))) # (CG1L3) ) ) # ( !EG1_sr[19] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & (BG1_MonDReg[17])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[17]))))) ) );


--DG1_jdo[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X22_Y5_N34
--register power-up is low

DG1_jdo[16] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[16],  ,  , VCC);


--BG1L109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X24_Y5_N42
BG1L109 = ( !BG1_MonAReg[3] & ( BG1_MonAReg[4] & ( (!BG1_jtag_ram_rd_d1 & BG1_MonAReg[2]) ) ) ) # ( !BG1_MonAReg[3] & ( !BG1_MonAReg[4] & ( (!BG1_jtag_ram_rd_d1 & !BG1_MonAReg[2]) ) ) );


--BG1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at LABCELL_X23_Y6_N42
BG1L110 = ( NG1_q_a[16] & ( (!DG1_take_action_ocimem_b & (((BG1_jtag_ram_rd_d1)) # (BG1L109))) # (DG1_take_action_ocimem_b & (((DG1_jdo[19])))) ) ) # ( !NG1_q_a[16] & ( (!DG1_take_action_ocimem_b & (BG1L109)) # (DG1_take_action_ocimem_b & ((DG1_jdo[19]))) ) );


--GG5_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X19_Y5_N1
--register power-up is low

GG5_din_s1 = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , CG1_virtual_state_uir,  ,  , VCC);


--EC1_rd_valid[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1] at FF_X24_Y2_N5
--register power-up is low

EC1_rd_valid[1] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , EC1_rd_valid[0],  ,  , VCC);


--ZD9L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0 at LABCELL_X31_Y3_N39
ZD9L5 = ( ZD9_mem_used[4] & ( YD9L2 ) ) # ( !ZD9_mem_used[4] );


--ZD9_mem[5][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52] at FF_X29_Y3_N4
--register power-up is low

ZD9_mem[5][52] = DFFEAS(ZD9L57, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]~4 at LABCELL_X30_Y3_N36
ZD9L48 = ( ZD9_mem[4][52] & ( ZD9L5 & ( (!ZD9_mem_used[5]) # (ZD9_mem[5][52]) ) ) ) # ( !ZD9_mem[4][52] & ( ZD9L5 & ( (!ZD9_mem_used[5]) # (ZD9_mem[5][52]) ) ) ) # ( ZD9_mem[4][52] & ( !ZD9L5 ) );


--BG1_MonDReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X24_Y5_N32
--register power-up is low

BG1_MonDReg[5] = DFFEAS(BG1L123, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--MF1_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X25_Y6_N37
--register power-up is low

MF1_writedata[5] = DFFEAS(GE1L24, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L161 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~5 at MLABCELL_X25_Y6_N39
BG1L161 = (!BG1_jtag_ram_access & ((MF1_writedata[5]))) # (BG1_jtag_ram_access & (BG1_MonDReg[5]));


--DG1_jdo[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X16_Y5_N11
--register power-up is low

DG1_jdo[7] = DFFEAS(DG1L17, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--BG1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at LABCELL_X22_Y6_N0
BG1L111 = ( DG1_jdo[7] & ( (((NG1_q_a[4] & BG1_jtag_ram_rd_d1)) # (DG1_take_action_ocimem_b)) # (BG1L106) ) ) # ( !DG1_jdo[7] & ( (!DG1_take_action_ocimem_b & (((NG1_q_a[4] & BG1_jtag_ram_rd_d1)) # (BG1L106))) ) );


--GE1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~7 at LABCELL_X27_Y4_N57
GE1L23 = ( YE1L3 & ( JF1_d_writedata[4] ) );


--F1_prev_data_1[6] is clock_synchronizer:switch_sync|prev_data_1[6] at FF_X24_Y4_N59
--register power-up is low

F1_prev_data_1[6] = DFFEAS(F1L13, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_1[7] is clock_synchronizer:switch_sync|prev_data_1[7] at FF_X24_Y4_N53
--register power-up is low

F1_prev_data_1[7] = DFFEAS(F1L15, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_1[2] is clock_synchronizer:switch_sync|prev_data_1[2] at FF_X24_Y4_N35
--register power-up is low

F1_prev_data_1[2] = DFFEAS(F1L7, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_1[5] is clock_synchronizer:switch_sync|prev_data_1[5] at FF_X24_Y4_N2
--register power-up is low

F1_prev_data_1[5] = DFFEAS( , GLOBAL(A1L40), A1L321,  ,  , A1L610,  ,  , VCC);


--F1_prev_data_1[0] is clock_synchronizer:switch_sync|prev_data_1[0] at FF_X24_Y4_N47
--register power-up is low

F1_prev_data_1[0] = DFFEAS(F1L3, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_1[1] is clock_synchronizer:switch_sync|prev_data_1[1] at FF_X24_Y4_N14
--register power-up is low

F1_prev_data_1[1] = DFFEAS(F1L5, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--F1_prev_data_1[3] is clock_synchronizer:switch_sync|prev_data_1[3] at FF_X29_Y10_N5
--register power-up is low

F1_prev_data_1[3] = DFFEAS( , GLOBAL(A1L40), A1L321,  ,  , A1L606,  ,  , VCC);


--F1_prev_data_1[4] is clock_synchronizer:switch_sync|prev_data_1[4] at FF_X24_Y4_N20
--register power-up is low

F1_prev_data_1[4] = DFFEAS(F1L10, GLOBAL(A1L40), A1L321,  ,  ,  ,  ,  ,  );


--UD1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at MLABCELL_X25_Y9_N15
UD1L7 = ( !XD1_counter_reg_bit[1] & ( (!XD1_counter_reg_bit[4] & (!XD1_counter_reg_bit[2] & !XD1_counter_reg_bit[5])) ) );


--UD1L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at MLABCELL_X25_Y9_N6
UD1L8 = ( CC1_rd_wfifo & ( !XD1_counter_reg_bit[3] & ( (UD1L7 & XD1_counter_reg_bit[0]) ) ) );


--UD1L9 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X25_Y9_N12
UD1L9 = ( UD1L8 & ( (CC1_fifo_wr) # (UD1_b_full) ) ) # ( !UD1L8 & ( ((UD1_b_non_empty) # (CC1_fifo_wr)) # (UD1_b_full) ) );


--CC1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X29_Y9_N36
CC1L76 = (!UD1L5Q & (CC1L67 & (!JF1_W_alu_result[2] & YD11L1)));


--PD1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X23_Y9_N42
PD1L54 = AMPP_FUNCTION(!PD1L3, !PD1_rst2, !PD1_write_valid, !PD1_write_stalled, !PD1L55Q, !CC1_t_dav);


--PD1_jupdate is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X21_Y7_N50
--register power-up is low

PD1_jupdate = AMPP_FUNCTION(!A1L6, PD1L24, !Q1_clr_reg, GND);


--PD1_write is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X23_Y7_N44
--register power-up is low

PD1_write = AMPP_FUNCTION(A1L6, PD1L111, !Q1_clr_reg, PD1L93);


--NC1L49 is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload~0 at LABCELL_X36_Y11_N24
NC1L49 = ( !JF1_W_alu_result[4] & ( NC1L71 & ( JF1_W_alu_result[3] ) ) );


--EG1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X22_Y5_N39
EG1L70 = ( EG1_sr[23] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[21]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[21]))) # (CG1L3) ) ) # ( !EG1_sr[23] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[21]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[21])))) ) );


--DG1_jdo[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X21_Y4_N28
--register power-up is low

DG1_jdo[22] = DFFEAS(DG1L42, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--BG1_MonDReg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X24_Y5_N37
--register power-up is low

BG1_MonDReg[18] = DFFEAS(BG1L127, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--EG1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X13_Y5_N42
EG1L71 = ( EG1_sr[20] & ( ((!Q1_irf_reg[2][1] & (BG1_MonDReg[18])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[18])))) # (CG1L3) ) ) # ( !EG1_sr[20] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & (BG1_MonDReg[18])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[18]))))) ) );


--SG2_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X10_Y2_N37
--register power-up is low

SG2_altera_reset_synchronizer_int_chain[1] = DFFEAS(SG2L6, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--DG1_jdo[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X17_Y5_N32
--register power-up is low

DG1_jdo[6] = DFFEAS(DG1L15, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--BG1L112 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X22_Y6_N3
BG1L112 = ( BG1_jtag_ram_rd_d1 & ( (!DG1_take_action_ocimem_b & (((NG1_q_a[3])) # (BG1L106))) # (DG1_take_action_ocimem_b & (((DG1_jdo[6])))) ) ) # ( !BG1_jtag_ram_rd_d1 & ( (!DG1_take_action_ocimem_b & (BG1L106)) # (DG1_take_action_ocimem_b & ((DG1_jdo[6]))) ) );


--BG1_MonDReg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X22_Y6_N43
--register power-up is low

BG1_MonDReg[11] = DFFEAS(BG1L113, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--MF1_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X28_Y6_N34
--register power-up is low

MF1_writedata[11] = DFFEAS(GE1L25, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~6 at LABCELL_X23_Y6_N39
BG1L167 = ( BG1_jtag_ram_access & ( MF1_writedata[11] & ( BG1_MonDReg[11] ) ) ) # ( !BG1_jtag_ram_access & ( MF1_writedata[11] ) ) # ( BG1_jtag_ram_access & ( !MF1_writedata[11] & ( BG1_MonDReg[11] ) ) );


--MF1_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X28_Y6_N19
--register power-up is low

MF1_byteenable[1] = DFFEAS(GE1_src_data[33], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L152 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1 at LABCELL_X27_Y6_N54
BG1L152 = ( MF1_byteenable[1] ) # ( !MF1_byteenable[1] & ( BG1_jtag_ram_access ) );


--BG1_MonDReg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X22_Y6_N46
--register power-up is low

BG1_MonDReg[12] = DFFEAS(BG1L114, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--MF1_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X27_Y4_N50
--register power-up is low

MF1_writedata[12] = DFFEAS(GE1L26, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L168 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~7 at LABCELL_X27_Y4_N51
BG1L168 = ( MF1_writedata[12] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[12]) ) ) # ( !MF1_writedata[12] & ( (BG1_MonDReg[12] & BG1_jtag_ram_access) ) );


--MF1_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X27_Y4_N11
--register power-up is low

MF1_writedata[13] = DFFEAS(GE1L27, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L169 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~8 at LABCELL_X27_Y4_N6
BG1L169 = ( MF1_writedata[13] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[13]) ) ) # ( !MF1_writedata[13] & ( (BG1_jtag_ram_access & BG1_MonDReg[13]) ) );


--MF1_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X27_Y6_N25
--register power-up is low

MF1_writedata[14] = DFFEAS(GE1L28, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~9 at MLABCELL_X21_Y6_N42
BG1L170 = ( MF1_writedata[14] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[14]) ) ) # ( !MF1_writedata[14] & ( (BG1_jtag_ram_access & BG1_MonDReg[14]) ) );


--MF1_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X27_Y6_N17
--register power-up is low

MF1_writedata[15] = DFFEAS(GE1L29, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~10 at LABCELL_X27_Y6_N12
BG1L171 = ( MF1_writedata[15] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[15]) ) ) # ( !MF1_writedata[15] & ( (BG1_jtag_ram_access & BG1_MonDReg[15]) ) );


--MF1_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X23_Y6_N8
--register power-up is low

MF1_writedata[16] = DFFEAS(GE1L30, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L172 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11 at LABCELL_X23_Y6_N45
BG1L172 = ( MF1_writedata[16] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[16]) ) ) # ( !MF1_writedata[16] & ( (BG1_MonDReg[16] & BG1_jtag_ram_access) ) );


--MF1_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X29_Y5_N8
--register power-up is low

MF1_byteenable[2] = DFFEAS(GE1_src_data[34], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L153 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2 at LABCELL_X29_Y5_N57
BG1L153 = ( MF1_byteenable[2] ) # ( !MF1_byteenable[2] & ( BG1_jtag_ram_access ) );


--BG1_MonDReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X22_Y6_N19
--register power-up is low

BG1_MonDReg[9] = DFFEAS(BG1L115, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--MF1_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X27_Y6_N44
--register power-up is low

MF1_writedata[9] = DFFEAS(GE1L31, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L165 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~12 at LABCELL_X27_Y6_N45
BG1L165 = ( MF1_writedata[9] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[9]) ) ) # ( !MF1_writedata[9] & ( (BG1_jtag_ram_access & BG1_MonDReg[9]) ) );


--BG1_MonDReg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X23_Y6_N13
--register power-up is low

BG1_MonDReg[26] = DFFEAS(BG1L116, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--MF1_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X23_Y6_N58
--register power-up is low

MF1_writedata[26] = DFFEAS(GE1L32, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~13 at LABCELL_X23_Y6_N15
BG1L182 = ( MF1_writedata[26] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[26]) ) ) # ( !MF1_writedata[26] & ( (BG1_MonDReg[26] & BG1_jtag_ram_access) ) );


--MF1_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X28_Y6_N17
--register power-up is low

MF1_byteenable[3] = DFFEAS(GE1_src_data[35], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3 at MLABCELL_X28_Y6_N12
BG1L154 = ( MF1_byteenable[3] ) # ( !MF1_byteenable[3] & ( BG1_jtag_ram_access ) );


--MF1_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X25_Y6_N26
--register power-up is low

MF1_writedata[21] = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , GE1L33,  ,  , VCC);


--BG1L177 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~14 at MLABCELL_X25_Y6_N24
BG1L177 = ( BG1L85Q & ( (MF1_writedata[21]) # (BG1_jtag_ram_access) ) ) # ( !BG1L85Q & ( (!BG1_jtag_ram_access & MF1_writedata[21]) ) );


--MF1_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X29_Y5_N50
--register power-up is low

MF1_writedata[27] = DFFEAS(GE1L34, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15 at LABCELL_X29_Y5_N51
BG1L183 = ( MF1_writedata[27] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[27]) ) ) # ( !MF1_writedata[27] & ( (BG1_jtag_ram_access & BG1_MonDReg[27]) ) );


--MF1_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X29_Y5_N32
--register power-up is low

MF1_writedata[28] = DFFEAS(GE1L35, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L184 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16 at LABCELL_X29_Y5_N33
BG1L184 = ( BG1_MonDReg[28] & ( (MF1_writedata[28]) # (BG1_jtag_ram_access) ) ) # ( !BG1_MonDReg[28] & ( (!BG1_jtag_ram_access & MF1_writedata[28]) ) );


--BG1_MonDReg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X24_Y5_N49
--register power-up is low

BG1_MonDReg[29] = DFFEAS(BG1L119, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--MF1_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X28_Y5_N35
--register power-up is low

MF1_writedata[29] = DFFEAS(GE1L36, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L185 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17 at LABCELL_X27_Y5_N54
BG1L185 = ( BG1_jtag_ram_access & ( BG1_MonDReg[29] ) ) # ( !BG1_jtag_ram_access & ( BG1_MonDReg[29] & ( MF1_writedata[29] ) ) ) # ( !BG1_jtag_ram_access & ( !BG1_MonDReg[29] & ( MF1_writedata[29] ) ) );


--MF1_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X28_Y6_N59
--register power-up is low

MF1_writedata[30] = DFFEAS(GE1L37, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18 at LABCELL_X27_Y6_N3
BG1L186 = ( MF1_writedata[30] & ( BG1_jtag_ram_access & ( BG1_MonDReg[30] ) ) ) # ( !MF1_writedata[30] & ( BG1_jtag_ram_access & ( BG1_MonDReg[30] ) ) ) # ( MF1_writedata[30] & ( !BG1_jtag_ram_access ) );


--BG1_MonDReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X24_Y6_N25
--register power-up is low

BG1_MonDReg[8] = DFFEAS(BG1L118, GLOBAL(VG1L41),  ,  , !DG1L71,  ,  ,  ,  );


--MF1_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X23_Y6_N29
--register power-up is low

MF1_writedata[8] = DFFEAS(GE1L38, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L164 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at LABCELL_X23_Y6_N24
BG1L164 = (!BG1_jtag_ram_access & (MF1_writedata[8])) # (BG1_jtag_ram_access & ((BG1_MonDReg[8])));


--MF1_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X27_Y6_N50
--register power-up is low

MF1_writedata[22] = DFFEAS(GE1L39, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~20 at LABCELL_X27_Y6_N51
BG1L178 = ( MF1_writedata[22] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[22]) ) ) # ( !MF1_writedata[22] & ( (BG1_MonDReg[22] & BG1_jtag_ram_access) ) );


--MF1_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X25_Y6_N32
--register power-up is low

MF1_writedata[23] = DFFEAS(GE1L40, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~21 at MLABCELL_X25_Y6_N33
BG1L179 = ( MF1_writedata[23] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[23]) ) ) # ( !MF1_writedata[23] & ( (BG1_jtag_ram_access & BG1_MonDReg[23]) ) );


--MF1_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X27_Y6_N20
--register power-up is low

MF1_writedata[10] = DFFEAS(GE1L41, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~22 at LABCELL_X27_Y6_N21
BG1L166 = ( MF1_writedata[10] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[10]) ) ) # ( !MF1_writedata[10] & ( (BG1_jtag_ram_access & BG1_MonDReg[10]) ) );


--MF1_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X27_Y6_N38
--register power-up is low

MF1_writedata[24] = DFFEAS(GE1L42, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L180 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~23 at LABCELL_X27_Y6_N39
BG1L180 = ( BG1_jtag_ram_access & ( BG1L92Q ) ) # ( !BG1_jtag_ram_access & ( MF1_writedata[24] ) );


--MF1_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X28_Y5_N50
--register power-up is low

MF1_writedata[25] = DFFEAS(GE1L43, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L181 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~24 at LABCELL_X27_Y5_N12
BG1L181 = ( MF1_writedata[25] & ( BG1_MonDReg[25] ) ) # ( !MF1_writedata[25] & ( BG1_MonDReg[25] & ( BG1_jtag_ram_access ) ) ) # ( MF1_writedata[25] & ( !BG1_MonDReg[25] & ( !BG1_jtag_ram_access ) ) );


--MF1_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X25_Y6_N17
--register power-up is low

MF1_writedata[17] = DFFEAS(GE1L44, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L173 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25 at MLABCELL_X25_Y6_N12
BG1L173 = (!BG1_jtag_ram_access & (MF1_writedata[17])) # (BG1_jtag_ram_access & ((BG1_MonDReg[17])));


--MF1_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X28_Y5_N8
--register power-up is low

MF1_writedata[19] = DFFEAS(GE1L45, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~26 at MLABCELL_X28_Y5_N9
BG1L175 = ( MF1_writedata[19] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[19]) ) ) # ( !MF1_writedata[19] & ( (BG1_jtag_ram_access & BG1_MonDReg[19]) ) );


--MF1_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X23_Y6_N35
--register power-up is low

MF1_writedata[18] = DFFEAS(GE1L46, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~27 at LABCELL_X23_Y6_N30
BG1L174 = ( MF1_writedata[18] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[18]) ) ) # ( !MF1_writedata[18] & ( (BG1_MonDReg[18] & BG1_jtag_ram_access) ) );


--MF1_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X25_Y6_N23
--register power-up is low

MF1_writedata[20] = DFFEAS(GE1L47, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L176 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~28 at MLABCELL_X25_Y6_N18
BG1L176 = (!BG1_jtag_ram_access & ((MF1_writedata[20]))) # (BG1_jtag_ram_access & (BG1_MonDReg[20]));


--MF1_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X25_Y6_N53
--register power-up is low

MF1_writedata[6] = DFFEAS(GE1L48, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~29 at MLABCELL_X25_Y6_N48
BG1L162 = ( MF1_writedata[6] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[6]) ) ) # ( !MF1_writedata[6] & ( (BG1_MonDReg[6] & BG1_jtag_ram_access) ) );


--MF1_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X25_Y6_N11
--register power-up is low

MF1_writedata[7] = DFFEAS(GE1L49, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~30 at MLABCELL_X25_Y6_N6
BG1L163 = ( MF1_writedata[7] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[7]) ) ) # ( !MF1_writedata[7] & ( (BG1_MonDReg[7] & BG1_jtag_ram_access) ) );


--WC2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0 at LABCELL_X30_Y12_N24
WC2L1 = ( AD2_counter_reg_bit[6] & ( (AD2_counter_reg_bit[3] & (AD2_counter_reg_bit[4] & (AD2_counter_reg_bit[2] & AD2_counter_reg_bit[5]))) ) );


--WC2L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1 at LABCELL_X30_Y12_N9
WC2L2 = ( WC2L1 & ( (!WC2L11Q & ((!AD2_counter_reg_bit[1]) # ((!AD2_counter_reg_bit[0]) # (!QC1L4)))) ) ) # ( !WC2L1 & ( !WC2L11Q ) );


--WC2L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2 at LABCELL_X31_Y12_N12
WC2L3 = ( QC1L5 & ( !WC2L2 & ( ((!JF1_W_alu_result[4]) # ((!YD2L2) # (!ME1L12))) # (ZD1_mem_used[1]) ) ) ) # ( !QC1L5 & ( !WC2L2 ) );


--YB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync~0 at LABCELL_X35_Y12_N27
YB1L16 = ( YB1_done_adc_channel_sync & ( PC2_cur_test_clk ) ) # ( !YB1_done_adc_channel_sync & ( PC2_cur_test_clk & ( !PC2_last_test_clk ) ) ) # ( YB1_done_adc_channel_sync & ( !PC2_cur_test_clk ) );


--QC1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]~0 at LABCELL_X31_Y12_N45
QC1L34 = ( PC1_cur_test_clk & ( ((!PC1_last_test_clk & TC1_counting)) # (YB1L14) ) ) # ( !PC1_cur_test_clk & ( YB1L14 ) );


--BD2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at MLABCELL_X25_Y11_N36
BD2L1 = (QC1L4) # (YB1L14);


--QC1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~4 at LABCELL_X27_Y11_N18
QC1L8 = ( ME1L12 & ( JF1_W_alu_result[4] & ( (YD2L2 & (!ZD1_mem_used[1] & QC1L5)) ) ) );


--WC2L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at MLABCELL_X28_Y12_N0
WC2L14 = ( QC1L8 & ( (!WC2_rd_ptr_lsb & !YB1L14) ) ) # ( !QC1L8 & ( (!YB1L14 & WC2_low_addressa[0]) ) );


--WC2_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X30_Y12_N20
--register power-up is low

WC2_usedw_is_1_dff = DFFEAS(WC2L44, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X30_Y12_N5
--register power-up is low

WC2_usedw_is_0_dff = DFFEAS(WC2L43, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X30_Y12_N57
WC2L8 = ( WC2_usedw_is_1_dff & ( (!YB1L14 & (!QC1L8 & WC2_usedw_is_0_dff)) ) ) # ( !WC2_usedw_is_1_dff & ( (!YB1L14 & (((!QC1L4 & QC1L8)) # (WC2_usedw_is_0_dff))) ) );


--WC2L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at MLABCELL_X34_Y12_N30
WC2L35 = ( !WC2_rd_ptr_lsb & ( !YB1L14 ) );


--WC2L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X31_Y12_N36
WC2L36 = ( QC1L5 & ( YD2L2 & ( ((!ZD1_mem_used[1] & (ME1L12 & JF1_W_alu_result[4]))) # (YB1L14) ) ) ) # ( !QC1L5 & ( YD2L2 & ( YB1L14 ) ) ) # ( QC1L5 & ( !YD2L2 & ( YB1L14 ) ) ) # ( !QC1L5 & ( !YD2L2 & ( YB1L14 ) ) );


--ZC2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X27_Y12_N45
ZC2L1 = ( WC2_rd_ptr_lsb & ( YB1L14 ) ) # ( !WC2_rd_ptr_lsb & ( ((QC1L5 & (YD2L2 & AE1L5))) # (YB1L14) ) );


--WC2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X27_Y11_N30
WC2L16 = ( !YB1L14 & ( (!QC1L8 & ((WC2_low_addressa[1]))) # (QC1L8 & (ZC2_counter_reg_bit[0])) ) );


--WC2L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X27_Y11_N27
WC2L18 = ( !YB1L14 & ( (!QC1L8 & ((WC2_low_addressa[2]))) # (QC1L8 & (ZC2_counter_reg_bit[1])) ) );


--WC2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X27_Y11_N57
WC2L20 = ( !YB1L14 & ( (!QC1L8 & ((WC2_low_addressa[3]))) # (QC1L8 & (ZC2_counter_reg_bit[2])) ) );


--WC2L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X27_Y11_N39
WC2L22 = ( !YB1L14 & ( (!QC1L8 & ((WC2_low_addressa[4]))) # (QC1L8 & (ZC2_counter_reg_bit[3])) ) );


--WC2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X27_Y11_N42
WC2L24 = ( !YB1L14 & ( (!QC1L8 & ((WC2_low_addressa[5]))) # (QC1L8 & (ZC2_counter_reg_bit[4])) ) );


--WC2L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X27_Y11_N51
WC2L26 = ( !YB1L14 & ( (!QC1L8 & ((WC2_low_addressa[6]))) # (QC1L8 & (ZC2_counter_reg_bit[5])) ) );


--WC1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0 at LABCELL_X29_Y12_N24
WC1L1 = ( AD1_counter_reg_bit[4] & ( AD1_counter_reg_bit[1] & ( (AD1_counter_reg_bit[3] & (AD1_counter_reg_bit[2] & AD1_counter_reg_bit[0])) ) ) );


--WC1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1 at LABCELL_X29_Y12_N12
WC1L2 = ( AD1_counter_reg_bit[6] & ( (!WC1_full_dff & ((!QC1L6) # ((!WC1L1) # (!AD1_counter_reg_bit[5])))) ) ) # ( !AD1_counter_reg_bit[6] & ( !WC1_full_dff ) );


--WC1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2 at LABCELL_X31_Y12_N15
WC1L3 = ( QC1L7 & ( !WC1L2 & ( ((!JF1_W_alu_result[4]) # ((!ME1L12) # (!YD2L2))) # (ZD1_mem_used[1]) ) ) ) # ( !QC1L7 & ( !WC1L2 ) );


--BD1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X27_Y12_N54
BD1L1 = (QC1L6) # (YB1L14);


--QC1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~5 at LABCELL_X27_Y12_N36
QC1L9 = ( JF1_W_alu_result[4] & ( (YD2L2 & (QC1L7 & (ME1L12 & !ZD1_mem_used[1]))) ) );


--WC1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X27_Y12_N42
WC1L13 = ( WC1_rd_ptr_lsb & ( (!YB1L14 & (!QC1L9 & WC1_low_addressa[0])) ) ) # ( !WC1_rd_ptr_lsb & ( (!YB1L14 & ((WC1_low_addressa[0]) # (QC1L9))) ) );


--WC1_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X27_Y12_N25
--register power-up is low

WC1_usedw_is_1_dff = DFFEAS(WC1L43, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X27_Y12_N59
--register power-up is low

WC1_usedw_is_0_dff = DFFEAS(WC1L42, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--WC1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X27_Y12_N30
WC1L8 = ( WC1_usedw_is_1_dff & ( (!QC1L9 & (!YB1L14 & WC1_usedw_is_0_dff)) ) ) # ( !WC1_usedw_is_1_dff & ( (!YB1L14 & (((QC1L9 & !QC1L6)) # (WC1_usedw_is_0_dff))) ) );


--WC1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X27_Y12_N48
WC1L34 = ( !YB1L14 & ( !WC1_rd_ptr_lsb ) );


--WC1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X31_Y12_N39
WC1L35 = ( QC1L7 & ( YD2L2 & ( ((!ZD1_mem_used[1] & (JF1_W_alu_result[4] & ME1L12))) # (YB1L14) ) ) ) # ( !QC1L7 & ( YD2L2 & ( YB1L14 ) ) ) # ( QC1L7 & ( !YD2L2 & ( YB1L14 ) ) ) # ( !QC1L7 & ( !YD2L2 & ( YB1L14 ) ) );


--ZC1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at MLABCELL_X25_Y12_N48
ZC1L1 = ( YB1L14 ) # ( !YB1L14 & ( (AE1L5 & (QC1L7 & (!WC1_rd_ptr_lsb & YD2L2))) ) );


--WC1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at MLABCELL_X25_Y12_N57
WC1L15 = (!YB1L14 & ((!QC1L9 & ((WC1_low_addressa[1]))) # (QC1L9 & (ZC1_counter_reg_bit[0]))));


--WC1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at MLABCELL_X25_Y12_N9
WC1L17 = ( ZC1_counter_reg_bit[1] & ( (!YB1L14 & ((WC1_low_addressa[2]) # (QC1L9))) ) ) # ( !ZC1_counter_reg_bit[1] & ( (!QC1L9 & (!YB1L14 & WC1_low_addressa[2])) ) );


--WC1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at MLABCELL_X25_Y12_N54
WC1L19 = (!YB1L14 & ((!QC1L9 & ((WC1_low_addressa[3]))) # (QC1L9 & (ZC1_counter_reg_bit[2]))));


--WC1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at MLABCELL_X25_Y12_N6
WC1L21 = ( ZC1_counter_reg_bit[3] & ( (!YB1L14 & ((WC1_low_addressa[4]) # (QC1L9))) ) ) # ( !ZC1_counter_reg_bit[3] & ( (!QC1L9 & (!YB1L14 & WC1_low_addressa[4])) ) );


--WC1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at MLABCELL_X25_Y12_N18
WC1L23 = ( ZC1_counter_reg_bit[4] & ( (!YB1L14 & ((WC1_low_addressa[5]) # (QC1L9))) ) ) # ( !ZC1_counter_reg_bit[4] & ( (!QC1L9 & (!YB1L14 & WC1_low_addressa[5])) ) );


--WC1L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at MLABCELL_X25_Y12_N21
WC1L25 = (!YB1L14 & ((!QC1L9 & ((WC1_low_addressa[6]))) # (QC1L9 & (ZC1_counter_reg_bit[5]))));


--AD2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X30_Y12_N54
AD2L1 = ( AE1L5 & ( (!QC1L4 $ (((!YD2L2) # (!QC1L5)))) # (YB1L14) ) ) # ( !AE1L5 & ( (YB1L14) # (QC1L4) ) );


--ED1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~23 at LABCELL_X35_Y13_N42
ED1L89 = ( ZB1_address_for_transfer[7] & ( ED1_shiftreg_data[16] & ( (!ED1L56) # ((!ED1L55 & ((CD1_data_out[17]))) # (ED1L55 & (ZB1_address_for_transfer[6]))) ) ) ) # ( !ZB1_address_for_transfer[7] & ( ED1_shiftreg_data[16] & ( (!ED1L56 & (((!ED1L55)))) # (ED1L56 & ((!ED1L55 & ((CD1_data_out[17]))) # (ED1L55 & (ZB1_address_for_transfer[6])))) ) ) ) # ( ZB1_address_for_transfer[7] & ( !ED1_shiftreg_data[16] & ( (!ED1L56 & (((ED1L55)))) # (ED1L56 & ((!ED1L55 & ((CD1_data_out[17]))) # (ED1L55 & (ZB1_address_for_transfer[6])))) ) ) ) # ( !ZB1_address_for_transfer[7] & ( !ED1_shiftreg_data[16] & ( (ED1L56 & ((!ED1L55 & ((CD1_data_out[17]))) # (ED1L55 & (ZB1_address_for_transfer[6])))) ) ) );


--ED1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0 at LABCELL_X33_Y15_N48
ED1L23 = ( HD1_middle_of_high_level & ( (!ED1_s_serial_protocol.STATE_4_TRANSFER & ((ED1_new_data))) # (ED1_s_serial_protocol.STATE_4_TRANSFER & (A1L146)) ) ) # ( !HD1_middle_of_high_level & ( ED1_new_data ) );


--ZB1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer~0 at MLABCELL_X34_Y13_N6
ZB1L72 = ( !ED1_transfer_complete & ( !ZB1_s_serial_transfer.STATE_1_PRE_WRITE ) );


--ZB1L123 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1 at MLABCELL_X34_Y14_N12
ZB1L123 = ( KC1_r_sync_rst & ( ED1_transfer_complete ) ) # ( !KC1_r_sync_rst & ( ED1_transfer_complete ) ) # ( KC1_r_sync_rst & ( !ED1_transfer_complete ) ) # ( !KC1_r_sync_rst & ( !ED1_transfer_complete & ( (!ZB1L66) # ((ZB1L74 & (ZB1L124 & YD11L1))) ) ) );


--ZB1L57 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4]~0 at LABCELL_X31_Y14_N57
ZB1L57 = ( YB1L7 & ( ((ZB1L35 & JF1_d_byteenable[0])) # (ZB1_internal_reset) ) ) # ( !YB1L7 & ( ZB1_internal_reset ) );


--PD1_td_shift[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X22_Y7_N44
--register power-up is low

PD1_td_shift[6] = AMPP_FUNCTION(A1L6, PD1L81, !Q1_clr_reg, PD1L62);


--PD1L93 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0 at MLABCELL_X21_Y7_N3
PD1L93 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[4], !Q1_irf_reg[1][0], !PD1_state, !PD1_count[8], !K1_splitter_nodes_receive_0[3]);


--AD1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X29_Y12_N54
AD1L1 = ( YB1L14 ) # ( !YB1L14 & ( !QC1L6 $ (((!AE1L5) # ((!QC1L7) # (!YD2L2)))) ) );


--PD1_td_shift[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X22_Y7_N17
--register power-up is low

PD1_td_shift[7] = AMPP_FUNCTION(A1L6, PD1L82, !Q1_clr_reg, PD1L62);


--PD1_td_shift[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X22_Y7_N47
--register power-up is low

PD1_td_shift[5] = AMPP_FUNCTION(A1L6, PD1L84, !Q1_clr_reg, PD1L62);


--GD1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~0 at LABCELL_X31_Y13_N30
GD1L1 = ( CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1_rom_address[0] & (!CD1L40Q $ (((!CD1_rom_address[4] & !CD1_rom_address[2]))))) # (CD1_rom_address[0] & (!CD1_rom_address[4] & (!CD1_rom_address[2]))) ) ) ) # ( !CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1_rom_address[0] & (!CD1_rom_address[4] $ (((!CD1L40Q))))) # (CD1_rom_address[0] & (CD1_rom_address[4] & ((!CD1_rom_address[2]) # (CD1L40Q)))) ) ) ) # ( CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (!CD1L40Q & ((!CD1_rom_address[2] & ((CD1_rom_address[4]))) # (CD1_rom_address[2] & (!CD1_rom_address[0])))) # (CD1L40Q & (!CD1_rom_address[4] & (!CD1_rom_address[0] $ (CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (!CD1_rom_address[0] & ((!CD1_rom_address[4] & ((CD1L40Q))) # (CD1_rom_address[4] & (!CD1_rom_address[2])))) # (CD1_rom_address[0] & (CD1_rom_address[4] & ((CD1L40Q) # (CD1_rom_address[2])))) ) ) );


--ZB1L120 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~18 at MLABCELL_X34_Y14_N18
ZB1L120 = ( YD11L1 & ( ED1_transfer_complete ) ) # ( !YD11L1 & ( ED1_transfer_complete ) ) # ( YD11L1 & ( !ED1_transfer_complete & ( ((ZB1L74 & ZB1L124)) # (KC1_r_sync_rst) ) ) ) # ( !YD11L1 & ( !ED1_transfer_complete & ( KC1_r_sync_rst ) ) );


--ZB1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~1 at LABCELL_X31_Y14_N0
ZB1L63 = ( ZB1_data_reg[8] & ( ZB1L35 & ( (!YB1L7) # ((!JF1_d_byteenable[1]) # (JF1_d_writedata[8])) ) ) ) # ( !ZB1_data_reg[8] & ( ZB1L35 & ( (YB1L7 & (JF1_d_writedata[8] & JF1_d_byteenable[1])) ) ) ) # ( ZB1_data_reg[8] & ( !ZB1L35 ) );


--PD1L80 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X22_Y7_N48
PD1L80 = AMPP_FUNCTION(!PD1L76, !PD1_count[9], !PD1_td_shift[5], !S1_state[4], !PD1_rdata[2]);


--EG1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X22_Y5_N45
EG1L72 = ( EG1_sr[26] & ( ((!Q1_irf_reg[2][1] & (BG1_MonDReg[24])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[24])))) # (CG1L3) ) ) # ( !EG1_sr[26] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & (BG1_MonDReg[24])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[24]))))) ) );


--EG1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X17_Y5_N12
EG1L73 = ( EG1_sr[6] & ( ((!Q1_irf_reg[2][1] & (BG1_MonDReg[4])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[4])))) # (CG1L3) ) ) # ( !EG1_sr[6] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & (BG1_MonDReg[4])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[4]))))) ) );


--EG1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X22_Y5_N48
EG1L74 = ( EG1_sr[29] & ( ((!Q1_irf_reg[2][1] & (BG1_MonDReg[27])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[27])))) # (CG1L3) ) ) # ( !EG1_sr[29] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & (BG1_MonDReg[27])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[27]))))) ) );


--EG1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X22_Y5_N57
EG1L75 = ( BG1_MonDReg[26] & ( (!CG1L3 & ((!Q1_irf_reg[2][1]) # ((SF1_break_readreg[26])))) # (CG1L3 & (((EG1_sr[28])))) ) ) # ( !BG1_MonDReg[26] & ( (!CG1L3 & (Q1_irf_reg[2][1] & ((SF1_break_readreg[26])))) # (CG1L3 & (((EG1_sr[28])))) ) );


--EG1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X22_Y5_N42
EG1L76 = ( SF1_break_readreg[25] & ( (!CG1L3 & (((BG1_MonDReg[25])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[27])))) ) ) # ( !SF1_break_readreg[25] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & (BG1_MonDReg[25]))) # (CG1L3 & (((EG1_sr[27])))) ) );


--EG1_sr[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X12_Y5_N59
--register power-up is low

EG1_sr[31] = DFFEAS( , GLOBAL(A1L6),  ,  ,  , EG1L83,  ,  , VCC);


--EG1_sr[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X13_Y5_N53
--register power-up is low

EG1_sr[33] = DFFEAS(EG1L85, GLOBAL(A1L6),  ,  , EG1L46,  ,  ,  ,  );


--ED1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~24 at MLABCELL_X34_Y13_N27
ED1L90 = ( ED1_shiftreg_data[22] & ( ((!ED1L67 & ((!ED1L66) # (ZB1L3)))) # (ED1L87) ) ) # ( !ED1_shiftreg_data[22] & ( ((ED1L66 & (ZB1L3 & !ED1L67))) # (ED1L87) ) );


--CD1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out~0 at LABCELL_X31_Y13_N12
CD1L31 = ( CD1_rom_address[3] & ( !CD1L40Q & ( (!ZB1_internal_reset & (!CD1_rom_address[1] & (!CD1_rom_address[2] & !CD1_rom_address[4]))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1L40Q & ( (!ZB1_internal_reset & !CD1_rom_address[4]) ) ) );


--ED1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~5 at MLABCELL_X34_Y15_N21
ED1L134 = ( ED1_shiftreg_mask[22] & ( ED1L71 ) );


--SG1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X21_Y4_N8
--register power-up is low

SG1_altera_reset_synchronizer_int_chain[0] = DFFEAS(SG1L3, GLOBAL(VG1L41), !KC1L14,  ,  ,  ,  ,  ,  );


--UF1_resetrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X21_Y4_N32
--register power-up is low

UF1_resetrequest = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_take_action_ocimem_a, DG1_jdo[22],  ,  , VCC);


--KC1L14 is nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X21_Y4_N30
KC1L14 = ( VG1_locked_wire[0] & ( UF1_resetrequest ) ) # ( !VG1_locked_wire[0] );


--RC1L97 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~8 at MLABCELL_X39_Y14_N30
RC1L97 = ( RC1_data_out_shift_reg[9] & ( (!RC1_read_left_channel & ((!RC1L123) # ((YC4_q_b[10])))) # (RC1_read_left_channel & (((YC3_q_b[10])))) ) ) # ( !RC1_data_out_shift_reg[9] & ( (!RC1_read_left_channel & (RC1L123 & ((YC4_q_b[10])))) # (RC1_read_left_channel & (((YC3_q_b[10])))) ) );


--CG1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X16_Y4_N54
CG1L4 = ( !Q1_virtual_ir_scan_reg & ( (K1_splitter_nodes_receive_1[3] & S1_state[8]) ) );


--EC1_rd_valid[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0] at FF_X24_Y2_N19
--register power-up is low

EC1_rd_valid[0] = DFFEAS(EC1L59, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9_mem[6][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87] at FF_X29_Y3_N44
--register power-up is low

ZD9_mem[6][87] = DFFEAS(ZD9L67, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L7,  ,  ,  ,  );


--ZD9L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0 at LABCELL_X30_Y3_N33
ZD9L6 = ( ZD9_mem_used[5] & ( YD9L2 ) ) # ( !ZD9_mem_used[5] & ( YD9L2 ) ) # ( !ZD9_mem_used[5] & ( !YD9L2 ) );


--ZD9_mem[6][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52] at FF_X29_Y3_N26
--register power-up is low

ZD9_mem[6][52] = DFFEAS(ZD9L65, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L7,  ,  ,  ,  );


--ZD9L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]~5 at LABCELL_X29_Y3_N3
ZD9L57 = ( ZD9_mem[6][52] & ( (ZD9_mem[5][52]) # (ZD9L6) ) ) # ( !ZD9_mem[6][52] & ( (!ZD9L6 & ((ZD9_mem[5][52]))) # (ZD9L6 & (!ZD9_mem_used[6])) ) );


--ZD9_mem[6][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88] at FF_X29_Y3_N47
--register power-up is low

ZD9_mem[6][88] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L7, ZD9L96,  ,  , VCC);


--ZD9_mem[6][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19] at FF_X29_Y3_N29
--register power-up is low

ZD9_mem[6][19] = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD9L7, ZD9L97,  ,  , VCC);


--DG1_jdo[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X16_Y5_N8
--register power-up is low

DG1_jdo[8] = DFFEAS(DG1L19, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--GE1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~8 at MLABCELL_X25_Y6_N36
GE1L24 = ( YE1L3 & ( JF1_d_writedata[5] ) );


--EG1_sr[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X13_Y5_N41
--register power-up is low

EG1_sr[7] = DFFEAS( , GLOBAL(A1L6),  ,  ,  , EG1L88,  ,  , VCC);


--PD1L24 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at MLABCELL_X21_Y7_N54
PD1L24 = AMPP_FUNCTION(!K1_splitter_nodes_receive_0[3], !Q1_virtual_ir_scan_reg, !S1_state[8], !Q1_irf_reg[1][0], !PD1_jupdate);


--EG1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X22_Y5_N12
EG1L77 = ( EG1_sr[24] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[22]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[22]))) # (CG1L3) ) ) # ( !EG1_sr[24] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[22]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[22])))) ) );


--DG1_jdo[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X22_Y5_N2
--register power-up is low

DG1_jdo[24] = DFFEAS(DG1L46, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--DG1_jdo[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X16_Y5_N2
--register power-up is low

DG1_jdo[14] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[14],  ,  , VCC);


--BG1L113 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 at LABCELL_X22_Y6_N42
BG1L113 = ( DG1_jdo[14] & ( (((BG1_jtag_ram_rd_d1 & NG1_q_a[11])) # (DG1_take_action_ocimem_b)) # (BG1L106) ) ) # ( !DG1_jdo[14] & ( (!DG1_take_action_ocimem_b & (((BG1_jtag_ram_rd_d1 & NG1_q_a[11])) # (BG1L106))) ) );


--GE1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~9 at MLABCELL_X28_Y6_N33
GE1L25 = ( YE1L3 & ( JF1_d_writedata[11] ) );


--GE1_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[33] at MLABCELL_X28_Y6_N18
GE1_src_data[33] = ((YE1L3 & JF1_d_byteenable[1])) # (GE1L17);


--DG1_jdo[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X22_Y5_N35
--register power-up is low

DG1_jdo[15] = DFFEAS(DG1L30, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--BG1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 at LABCELL_X22_Y6_N45
BG1L114 = ( BG1_jtag_ram_rd_d1 & ( (!DG1_take_action_ocimem_b & (((NG1_q_a[12])) # (BG1L106))) # (DG1_take_action_ocimem_b & (((DG1_jdo[15])))) ) ) # ( !BG1_jtag_ram_rd_d1 & ( (!DG1_take_action_ocimem_b & (BG1L106)) # (DG1_take_action_ocimem_b & ((DG1_jdo[15]))) ) );


--GE1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~10 at LABCELL_X27_Y4_N48
GE1L26 = ( JF1_d_writedata[12] & ( YE1L3 ) );


--GE1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~11 at LABCELL_X27_Y4_N9
GE1L27 = ( JF1_d_writedata[13] & ( YE1L3 ) );


--GE1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~12 at LABCELL_X27_Y6_N24
GE1L28 = ( JF1_d_writedata[14] & ( YE1L3 ) );


--GE1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~13 at LABCELL_X27_Y6_N15
GE1L29 = (JF1_d_writedata[15] & YE1L3);


--GE1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~14 at LABCELL_X23_Y6_N6
GE1L30 = ( YE1L3 & ( JF1_d_writedata[16] ) );


--GE1_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[34] at LABCELL_X29_Y5_N6
GE1_src_data[34] = ( YE1L3 & ( (GE1L17) # (JF1_d_byteenable[2]) ) ) # ( !YE1L3 & ( GE1L17 ) );


--DG1_jdo[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X17_Y5_N53
--register power-up is low

DG1_jdo[12] = DFFEAS(DG1L25, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--BG1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at LABCELL_X22_Y6_N18
BG1L115 = ( NG1_q_a[9] & ( (!DG1_take_action_ocimem_b & (((BG1L106)) # (BG1_jtag_ram_rd_d1))) # (DG1_take_action_ocimem_b & (((DG1_jdo[12])))) ) ) # ( !NG1_q_a[9] & ( (!DG1_take_action_ocimem_b & (BG1L106)) # (DG1_take_action_ocimem_b & ((DG1_jdo[12]))) ) );


--GE1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~15 at LABCELL_X27_Y6_N42
GE1L31 = ( JF1_d_writedata[9] & ( YE1L3 ) );


--MF1_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X27_Y6_N8
--register power-up is low

MF1_writedata[31] = DFFEAS(GE1L50, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X27_Y6_N9
BG1L187 = ( MF1_writedata[31] & ( (!BG1_jtag_ram_access) # (BG1_MonDReg[31]) ) ) # ( !MF1_writedata[31] & ( (BG1_MonDReg[31] & BG1_jtag_ram_access) ) );


--BG1L116 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X23_Y6_N12
BG1L116 = ( DG1_take_action_ocimem_b & ( DG1_jdo[29] ) ) # ( !DG1_take_action_ocimem_b & ( ((NG1_q_a[26] & BG1_jtag_ram_rd_d1)) # (BG1L109) ) );


--GE1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~16 at LABCELL_X23_Y6_N57
GE1L32 = ( JF1_d_writedata[26] & ( YE1L3 ) );


--GE1_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_data[35] at MLABCELL_X28_Y6_N15
GE1_src_data[35] = ( JF1_d_byteenable[3] & ( (GE1L17) # (YE1L3) ) ) # ( !JF1_d_byteenable[3] & ( GE1L17 ) );


--GE1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~17 at MLABCELL_X28_Y6_N0
GE1L33 = ( JF1_d_writedata[21] & ( YE1L3 ) );


--GE1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~18 at LABCELL_X29_Y5_N48
GE1L34 = (YE1L3 & JF1_d_writedata[27]);


--GE1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~19 at LABCELL_X29_Y5_N30
GE1L35 = ( YE1L3 & ( JF1_d_writedata[28] ) );


--GE1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~20 at MLABCELL_X28_Y5_N33
GE1L36 = ( YE1L3 & ( JF1_d_writedata[29] ) );


--GE1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~21 at MLABCELL_X28_Y6_N57
GE1L37 = ( JF1_d_writedata[30] & ( YE1L3 ) );


--DG1_jdo[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X17_Y5_N20
--register power-up is low

DG1_jdo[11] = DFFEAS(DG1L23, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--BG1L117 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 at LABCELL_X24_Y6_N54
BG1L117 = ( NG1_q_a[8] & ( BG1L42Q & ( BG1_jtag_ram_rd_d1 ) ) ) # ( NG1_q_a[8] & ( !BG1L42Q & ( (BG1_MonAReg[2]) # (BG1_jtag_ram_rd_d1) ) ) ) # ( !NG1_q_a[8] & ( !BG1L42Q & ( (!BG1_jtag_ram_rd_d1 & BG1_MonAReg[2]) ) ) );


--BG1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 at LABCELL_X24_Y6_N24
BG1L118 = ( BG1_MonDReg[8] & ( DG1_jdo[11] & ( ((!BG1_jtag_rd_d1) # (DG1_take_action_ocimem_b)) # (BG1L117) ) ) ) # ( !BG1_MonDReg[8] & ( DG1_jdo[11] & ( ((BG1L117 & BG1_jtag_rd_d1)) # (DG1_take_action_ocimem_b) ) ) ) # ( BG1_MonDReg[8] & ( !DG1_jdo[11] & ( (!DG1_take_action_ocimem_b & ((!BG1_jtag_rd_d1) # (BG1L117))) ) ) ) # ( !BG1_MonDReg[8] & ( !DG1_jdo[11] & ( (BG1L117 & (BG1_jtag_rd_d1 & !DG1_take_action_ocimem_b)) ) ) );


--GE1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~22 at LABCELL_X23_Y6_N27
GE1L38 = ( YE1L3 & ( JF1_d_writedata[8] ) );


--GE1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~23 at LABCELL_X27_Y6_N48
GE1L39 = ( JF1L1129Q & ( YE1L3 ) );


--GE1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~24 at MLABCELL_X25_Y6_N30
GE1L40 = ( JF1_d_writedata[23] & ( YE1L3 ) );


--DG1_jdo[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X17_Y5_N23
--register power-up is low

DG1_jdo[13] = DFFEAS(DG1L27, GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe,  ,  ,  ,  );


--GE1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~25 at LABCELL_X27_Y6_N18
GE1L41 = (JF1_d_writedata[10] & YE1L3);


--GE1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~26 at LABCELL_X27_Y6_N36
GE1L42 = ( JF1_d_writedata[24] & ( YE1L3 ) );


--GE1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~27 at MLABCELL_X28_Y5_N48
GE1L43 = ( YE1L3 & ( JF1_d_writedata[25] ) );


--GE1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~28 at MLABCELL_X25_Y6_N15
GE1L44 = ( JF1L1117Q & ( YE1L3 ) );


--GE1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~29 at MLABCELL_X28_Y5_N6
GE1L45 = ( YE1L3 & ( JF1_d_writedata[19] ) );


--GE1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~30 at LABCELL_X23_Y6_N33
GE1L46 = ( YE1L3 & ( JF1_d_writedata[18] ) );


--GE1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~31 at MLABCELL_X25_Y6_N21
GE1L47 = ( YE1L3 & ( JF1L1124Q ) );


--DG1_jdo[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X17_Y5_N19
--register power-up is low

DG1_jdo[9] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[9],  ,  , VCC);


--GE1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~32 at MLABCELL_X25_Y6_N51
GE1L48 = ( YE1L3 & ( JF1_d_writedata[6] ) );


--DG1_jdo[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X17_Y5_N22
--register power-up is low

DG1_jdo[10] = DFFEAS( , GLOBAL(VG1L41),  ,  , DG1_update_jdo_strobe, EG1_sr[10],  ,  , VCC);


--GE1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~33 at MLABCELL_X25_Y6_N9
GE1L49 = ( JF1_d_writedata[7] & ( YE1L3 ) );


--PC2_found_edge is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|found_edge at LABCELL_X31_Y12_N57
PC2_found_edge = !PC2_last_test_clk $ (!PC2_cur_test_clk);


--TC1_bit_counter[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4] at FF_X31_Y12_N26
--register power-up is low

TC1_bit_counter[4] = DFFEAS(TC1L15, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--TC1_bit_counter[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3] at FF_X31_Y12_N20
--register power-up is low

TC1_bit_counter[3] = DFFEAS(TC1L13, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--TC1_bit_counter[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2] at FF_X31_Y12_N32
--register power-up is low

TC1_bit_counter[2] = DFFEAS(TC1L11, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--TC1_bit_counter[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0] at FF_X31_Y12_N50
--register power-up is low

TC1_bit_counter[0] = DFFEAS(TC1L7, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--TC1_bit_counter[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1] at FF_X31_Y12_N53
--register power-up is low

TC1_bit_counter[1] = DFFEAS(TC1L9, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--TC1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~0 at LABCELL_X31_Y12_N6
TC1L3 = ( !TC1_bit_counter[3] & ( (!TC1_bit_counter[0] & (!TC1_bit_counter[2] & !TC1_bit_counter[1])) ) );


--TC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~1 at LABCELL_X31_Y12_N54
TC1L4 = ( !TC1_bit_counter[4] & ( TC1L3 ) );


--TC1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting~0 at LABCELL_X31_Y12_N42
TC1L17 = ( PC1_cur_test_clk & ( (TC1_counting) # (PC2_found_edge) ) ) # ( !PC1_cur_test_clk & ( ((TC1_counting & ((!PC1_last_test_clk) # (!TC1L4)))) # (PC2_found_edge) ) );


--WC2L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X30_Y12_N18
WC2L44 = ( WC2_usedw_is_1_dff & ( QC1L8 & ( (!YB1L14 & ((QC1L4) # (WC2_usedw_is_2_dff))) ) ) ) # ( !WC2_usedw_is_1_dff & ( QC1L8 & ( (WC2_usedw_is_2_dff & (!QC1L4 & !YB1L14)) ) ) ) # ( WC2_usedw_is_1_dff & ( !QC1L8 & ( (!YB1L14 & ((!WC2_usedw_is_0_dff) # (!QC1L4))) ) ) ) # ( !WC2_usedw_is_1_dff & ( !QC1L8 & ( (!WC2_usedw_is_0_dff & (QC1L4 & !YB1L14)) ) ) );


--WC2L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X30_Y12_N3
WC2L43 = ( WC2_usedw_is_1_dff & ( (!YB1L14 & ((!QC1L4 & (!QC1L8 & WC2_usedw_is_0_dff)) # (QC1L4 & ((!QC1L8) # (WC2_usedw_is_0_dff))))) ) ) # ( !WC2_usedw_is_1_dff & ( (!YB1L14 & ((!QC1L4 $ (!QC1L8)) # (WC2_usedw_is_0_dff))) ) );


--WC2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3 at LABCELL_X30_Y12_N27
WC2L4 = ( !AD2_counter_reg_bit[6] & ( (!AD2_counter_reg_bit[3] & (!AD2_counter_reg_bit[4] & !AD2_counter_reg_bit[5])) ) );


--WC2L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4 at LABCELL_X30_Y12_N6
WC2L5 = (AD2_counter_reg_bit[1] & (AD2_counter_reg_bit[0] & (!AD2_counter_reg_bit[2] & WC2L4)));


--WC2L45 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X30_Y12_N0
WC2L45 = ( WC2L5 & ( (!QC1L4 & (((WC2_usedw_is_2_dff)) # (QC1L8))) # (QC1L4 & ((!QC1L8 & (WC2_usedw_is_1_dff)) # (QC1L8 & ((WC2_usedw_is_2_dff))))) ) ) # ( !WC2L5 & ( (!QC1L4 & (!QC1L8 & ((WC2_usedw_is_2_dff)))) # (QC1L4 & ((!QC1L8 & (WC2_usedw_is_1_dff)) # (QC1L8 & ((WC2_usedw_is_2_dff))))) ) );


--WC1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X27_Y12_N24
WC1L43 = ( WC1_usedw_is_1_dff & ( QC1L9 & ( (!YB1L14 & ((QC1L6) # (WC1_usedw_is_2_dff))) ) ) ) # ( !WC1_usedw_is_1_dff & ( QC1L9 & ( (WC1_usedw_is_2_dff & (!QC1L6 & !YB1L14)) ) ) ) # ( WC1_usedw_is_1_dff & ( !QC1L9 & ( (!YB1L14 & ((!QC1L6) # (!WC1_usedw_is_0_dff))) ) ) ) # ( !WC1_usedw_is_1_dff & ( !QC1L9 & ( (QC1L6 & (!YB1L14 & !WC1_usedw_is_0_dff)) ) ) );


--WC1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X27_Y12_N57
WC1L42 = ( QC1L9 & ( (!YB1L14 & ((!QC1L6 & (!WC1_usedw_is_1_dff)) # (QC1L6 & ((WC1_usedw_is_0_dff))))) ) ) # ( !QC1L9 & ( (!YB1L14 & ((WC1_usedw_is_0_dff) # (QC1L6))) ) );


--WC1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3 at LABCELL_X29_Y12_N21
WC1L4 = ( !AD1_counter_reg_bit[3] & ( (!AD1_counter_reg_bit[6] & (!AD1_counter_reg_bit[4] & !AD1_counter_reg_bit[5])) ) );


--WC1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4 at LABCELL_X29_Y12_N18
WC1L5 = ( AD1_counter_reg_bit[1] & ( (AD1_counter_reg_bit[0] & (!AD1_counter_reg_bit[2] & WC1L4)) ) );


--WC1L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X27_Y12_N33
WC1L44 = ( WC1_usedw_is_1_dff & ( (!QC1L9 & (((WC1_usedw_is_2_dff)) # (QC1L6))) # (QC1L9 & ((!QC1L6 & (WC1L5)) # (QC1L6 & ((WC1_usedw_is_2_dff))))) ) ) # ( !WC1_usedw_is_1_dff & ( (!QC1L9 & (!QC1L6 & ((WC1_usedw_is_2_dff)))) # (QC1L9 & ((!QC1L6 & (WC1L5)) # (QC1L6 & ((WC1_usedw_is_2_dff))))) ) );


--ED1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~25 at LABCELL_X35_Y13_N24
ED1L91 = ( CD1_data_out[16] & ( ED1_shiftreg_data[15] & ( (!ED1L55) # ((!ED1L56 & (ZB1_address_for_transfer[6])) # (ED1L56 & ((ZB1_address_for_transfer[5])))) ) ) ) # ( !CD1_data_out[16] & ( ED1_shiftreg_data[15] & ( (!ED1L55 & (((!ED1L56)))) # (ED1L55 & ((!ED1L56 & (ZB1_address_for_transfer[6])) # (ED1L56 & ((ZB1_address_for_transfer[5]))))) ) ) ) # ( CD1_data_out[16] & ( !ED1_shiftreg_data[15] & ( (!ED1L55 & (((ED1L56)))) # (ED1L55 & ((!ED1L56 & (ZB1_address_for_transfer[6])) # (ED1L56 & ((ZB1_address_for_transfer[5]))))) ) ) ) # ( !CD1_data_out[16] & ( !ED1_shiftreg_data[15] & ( (ED1L55 & ((!ED1L56 & (ZB1_address_for_transfer[6])) # (ED1L56 & ((ZB1_address_for_transfer[5]))))) ) ) );


--GD1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~1 at LABCELL_X31_Y13_N24
GD1L2 = ( CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1_rom_address[4] & (CD1_rom_address[2] & CD1L40Q)) ) ) ) # ( !CD1_rom_address[3] & ( CD1_rom_address[1] & ( (CD1_rom_address[4] & CD1L40Q) ) ) ) # ( CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (CD1L40Q & ((!CD1_rom_address[4] & ((CD1_rom_address[2]))) # (CD1_rom_address[4] & (!CD1_rom_address[0] & !CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (CD1_rom_address[4] & CD1L40Q) ) ) );


--PD1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X22_Y7_N42
PD1L81 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !PD1_count[9], !PD1L76, !S1_state[4], !PD1_td_shift[7], !PD1_rdata[4]);


--PD1L82 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X22_Y7_N15
PD1L82 = AMPP_FUNCTION(!PD1L76, !PD1_count[9], !PD1_td_shift[8], !PD1_rdata[5], !S1_state[4]);


--PD1L83 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X22_Y7_N12
PD1L83 = AMPP_FUNCTION(!PD1_count[9], !PD1_rdata[6], !PD1_td_shift[9]);


--PD1L84 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X22_Y7_N45
PD1L84 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !PD1_count[9], !S1_state[4], !PD1L76, !PD1_td_shift[6], !PD1_rdata[3]);


--EG1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 at LABCELL_X17_Y5_N15
EG1L78 = ( BG1_MonDReg[5] & ( (!CG1L3 & ((!Q1_irf_reg[2][1]) # ((SF1_break_readreg[5])))) # (CG1L3 & (((EG1_sr[7])))) ) ) # ( !BG1_MonDReg[5] & ( (!CG1L3 & (Q1_irf_reg[2][1] & (SF1_break_readreg[5]))) # (CG1L3 & (((EG1_sr[7])))) ) );


--EG1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X22_Y5_N51
EG1L79 = ( EG1_sr[30] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[28]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[28]))) # (CG1L3) ) ) # ( !EG1_sr[30] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[28]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[28])))) ) );


--EG1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X22_Y5_N54
EG1L80 = ( SF1_break_readreg[29] & ( (!CG1L3 & (((BG1_MonDReg[29])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[31])))) ) ) # ( !SF1_break_readreg[29] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & ((BG1_MonDReg[29])))) # (CG1L3 & (((EG1_sr[31])))) ) );


--EG1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~36 at LABCELL_X12_Y5_N27
EG1L47 = ( Q1_irf_reg[2][0] & ( (!Q1_virtual_ir_scan_reg & (K1_splitter_nodes_receive_1[3] & (S1_state[3] & !Q1_irf_reg[2][1]))) ) ) # ( !Q1_irf_reg[2][0] & ( (!Q1_virtual_ir_scan_reg & (K1_splitter_nodes_receive_1[3] & S1_state[3])) ) );


--EG1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at MLABCELL_X21_Y5_N24
EG1L81 = ( BG1_MonDReg[30] & ( (!Q1_irf_reg[2][1]) # (SF1_break_readreg[30]) ) ) # ( !BG1_MonDReg[30] & ( (SF1_break_readreg[30] & Q1_irf_reg[2][1]) ) );


--EG1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X12_Y5_N42
EG1L82 = ( S1_state[3] & ( (!Q1_virtual_ir_scan_reg & (K1_splitter_nodes_receive_1[3] & !Q1_irf_reg[2][0])) ) );


--EG1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X12_Y5_N54
EG1L83 = ( EG1L47 & ( EG1L82 & ( (!CG1L3 & (EG1L81)) # (CG1L3 & ((EG1_sr[32]))) ) ) ) # ( !EG1L47 & ( EG1L82 & ( (!CG1L3 & (((EG1_sr[31])) # (EG1L81))) # (CG1L3 & (((EG1_sr[32])))) ) ) ) # ( EG1L47 & ( !EG1L82 & ( (CG1L3 & EG1_sr[32]) ) ) ) # ( !EG1L47 & ( !EG1L82 & ( (!CG1L3 & ((EG1_sr[31]))) # (CG1L3 & (EG1_sr[32])) ) ) );


--EG1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X13_Y5_N27
EG1L84 = ( EG1_sr[33] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[31]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[31]))) # (CG1L3) ) ) # ( !EG1_sr[33] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[31]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[31])))) ) );


--UF1_resetlatch is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X18_Y5_N5
--register power-up is low

UF1_resetlatch = DFFEAS(UF1L13, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--EG1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X13_Y5_N51
EG1L85 = ( UF1_resetlatch & ( (!CG1L3 & ((EG1L5))) # (CG1L3 & (EG1_sr[34])) ) ) # ( !UF1_resetlatch & ( (EG1_sr[34] & CG1L3) ) );


--ED1L92 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~26 at MLABCELL_X34_Y13_N21
ED1L92 = ( ED1_shiftreg_data[21] & ( ED1L71 ) );


--ED1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~6 at MLABCELL_X34_Y15_N18
ED1L135 = (ED1L71 & ED1_shiftreg_mask[21]);


--SG1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X21_Y4_N11
--register power-up is low

SG1_altera_reset_synchronizer_int_chain[1] = DFFEAS(SG1L5, GLOBAL(VG1L41), !KC1L14,  ,  ,  ,  ,  ,  );


--RC1L98 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~9 at MLABCELL_X39_Y14_N33
RC1L98 = ( YC4_q_b[9] & ( (!RC1_read_left_channel & (((RC1_data_out_shift_reg[8])) # (RC1L123))) # (RC1_read_left_channel & (((YC3_q_b[9])))) ) ) # ( !YC4_q_b[9] & ( (!RC1_read_left_channel & (!RC1L123 & ((RC1_data_out_shift_reg[8])))) # (RC1_read_left_channel & (((YC3_q_b[9])))) ) );


--EG1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X13_Y5_N24
EG1L86 = ( EG1_sr[17] & ( ((!Q1_irf_reg[2][1] & (BG1_MonDReg[15])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[15])))) # (CG1L3) ) ) # ( !EG1_sr[17] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & (BG1_MonDReg[15])) # (Q1_irf_reg[2][1] & ((SF1_break_readreg[15]))))) ) );


--EC1L59 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal4~0 at LABCELL_X24_Y2_N18
EC1L59 = (EC1L291Q & (!EC1L293Q & !EC1L289Q));


--ZD9_mem[7][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87] at FF_X29_Y3_N20
--register power-up is low

ZD9_mem[7][87] = DFFEAS(ZD9L94, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~6 at LABCELL_X29_Y3_N18
ZD9L94 = ( ZD9_mem[7][87] & ( ZD9_mem_used[7] ) ) # ( ZD9_mem[7][87] & ( !ZD9_mem_used[7] & ( (YD9L1 & (LE1L10 & (ME1L25 & KE1L2))) ) ) ) # ( !ZD9_mem[7][87] & ( !ZD9_mem_used[7] & ( (YD9L1 & (LE1L10 & (ME1L25 & KE1L2))) ) ) );


--ZD9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0 at LABCELL_X29_Y3_N54
ZD9L7 = (!ZD9_mem_used[6]) # (YD9L2);


--ZD9_mem[7][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85] at FF_X29_Y3_N32
--register power-up is low

ZD9_mem[7][85] = DFFEAS(ZD9L95, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~7 at LABCELL_X29_Y3_N30
ZD9L95 = ( ZD9_mem_used[7] & ( ZD9_mem[7][85] ) ) # ( !ZD9_mem_used[7] );


--ZD9_mem[7][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88] at FF_X29_Y3_N2
--register power-up is low

ZD9_mem[7][88] = DFFEAS(ZD9L96, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~8 at LABCELL_X29_Y3_N0
ZD9L96 = ( JE4L110 & ( (!ZD9_mem_used[7]) # (ZD9_mem[7][88]) ) ) # ( !JE4L110 & ( (ZD9_mem_used[7] & ZD9_mem[7][88]) ) );


--ZD9_mem[7][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19] at FF_X29_Y3_N59
--register power-up is low

ZD9_mem[7][19] = DFFEAS(ZD9L97, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~9 at LABCELL_X29_Y3_N57
ZD9L97 = ( ZD9_mem_used[7] & ( ZD9_mem[7][19] ) ) # ( !ZD9_mem_used[7] & ( JE4L85 ) );


--EG1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X22_Y5_N6
EG1L87 = ( SF1_break_readreg[6] & ( (BG1_MonDReg[6]) # (Q1_irf_reg[2][1]) ) ) # ( !SF1_break_readreg[6] & ( (!Q1_irf_reg[2][1] & BG1_MonDReg[6]) ) );


--EG1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X13_Y5_N36
EG1L88 = ( CG1_virtual_state_cdr & ( CG1L3 & ( EG1_sr[8] ) ) ) # ( !CG1_virtual_state_cdr & ( CG1L3 & ( EG1_sr[8] ) ) ) # ( CG1_virtual_state_cdr & ( !CG1L3 & ( (EG1L87 & !Q1_irf_reg[2][0]) ) ) ) # ( !CG1_virtual_state_cdr & ( !CG1L3 & ( EG1_sr[7] ) ) );


--EG1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X22_Y5_N15
EG1L89 = ( SF1_break_readreg[23] & ( (!CG1L3 & (((BG1_MonDReg[23])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[25])))) ) ) # ( !SF1_break_readreg[23] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & ((BG1_MonDReg[23])))) # (CG1L3 & (((EG1_sr[25])))) ) );


--EG1_sr[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X13_Y5_N20
--register power-up is low

EG1_sr[15] = DFFEAS(EG1L93, GLOBAL(A1L6),  ,  ,  ,  ,  ,  ,  );


--GE1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|src_payload~34 at LABCELL_X27_Y6_N6
GE1L50 = ( JF1_d_writedata[31] & ( YE1L3 ) );


--TC1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~2 at LABCELL_X31_Y12_N21
TC1L5 = ( PC1_cur_test_clk & ( (!PC2_found_edge & !YB1L14) ) ) # ( !PC1_cur_test_clk & ( (!PC2_found_edge & (!YB1L14 & ((!PC1_last_test_clk) # (TC1L4)))) ) );


--TC1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~3 at LABCELL_X31_Y12_N24
TC1L15 = ( TC1_bit_counter[4] & ( YB1L14 & ( TC1L5 ) ) ) # ( TC1_bit_counter[4] & ( !YB1L14 & ( ((!TC1L3 & (!PC2_last_test_clk $ (PC2_cur_test_clk)))) # (TC1L5) ) ) ) # ( !TC1_bit_counter[4] & ( !YB1L14 & ( (!TC1L5 & (TC1L3 & (!PC2_last_test_clk $ (PC2_cur_test_clk)))) ) ) );


--TC1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~4 at LABCELL_X31_Y12_N9
TC1L6 = ( !TC1_bit_counter[1] & ( (!TC1_bit_counter[0] & !TC1_bit_counter[2]) ) );


--TC1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]~5 at LABCELL_X31_Y12_N18
TC1L13 = ( TC1L6 & ( (!TC1L5 & (!YB1L14 & ((!TC1_bit_counter[3]) # (PC2_found_edge)))) # (TC1L5 & (((TC1_bit_counter[3])))) ) ) # ( !TC1L6 & ( (!TC1L5 & (!YB1L14 & ((TC1_bit_counter[3]) # (PC2_found_edge)))) # (TC1L5 & (((TC1_bit_counter[3])))) ) );


--TC1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]~6 at LABCELL_X31_Y12_N30
TC1L11 = ( TC1_bit_counter[2] & ( TC1_bit_counter[0] & ( (!YB1L14) # (TC1L5) ) ) ) # ( !TC1_bit_counter[2] & ( TC1_bit_counter[0] & ( (PC2_found_edge & (!TC1L5 & !YB1L14)) ) ) ) # ( TC1_bit_counter[2] & ( !TC1_bit_counter[0] & ( ((!YB1L14 & ((PC2_found_edge) # (TC1_bit_counter[1])))) # (TC1L5) ) ) ) # ( !TC1_bit_counter[2] & ( !TC1_bit_counter[0] & ( (!TC1L5 & (!YB1L14 & ((!TC1_bit_counter[1]) # (PC2_found_edge)))) ) ) );


--TC1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~7 at LABCELL_X31_Y12_N48
TC1L7 = ( YB1L14 & ( (TC1L5 & TC1_bit_counter[0]) ) ) # ( !YB1L14 & ( (!TC1L5 & ((!TC1_bit_counter[0]) # (PC2_found_edge))) # (TC1L5 & ((TC1_bit_counter[0]))) ) );


--TC1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~8 at LABCELL_X31_Y12_N51
TC1L9 = ( TC1_bit_counter[0] & ( (!TC1L5 & (!YB1L14 & ((TC1_bit_counter[1]) # (PC2_found_edge)))) # (TC1L5 & (((TC1_bit_counter[1])))) ) ) # ( !TC1_bit_counter[0] & ( (!TC1L5 & (!YB1L14 & ((!TC1_bit_counter[1]) # (PC2_found_edge)))) # (TC1L5 & (((TC1_bit_counter[1])))) ) );


--ED1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~27 at LABCELL_X35_Y13_N30
ED1L93 = ( ZB1_address_for_transfer[4] & ( CD1_data_out[15] & ( ((!ED1L55 & (ED1_shiftreg_data[14])) # (ED1L55 & ((ZB1_address_for_transfer[5])))) # (ED1L56) ) ) ) # ( !ZB1_address_for_transfer[4] & ( CD1_data_out[15] & ( (!ED1L55 & (((ED1L56)) # (ED1_shiftreg_data[14]))) # (ED1L55 & (((!ED1L56 & ZB1_address_for_transfer[5])))) ) ) ) # ( ZB1_address_for_transfer[4] & ( !CD1_data_out[15] & ( (!ED1L55 & (ED1_shiftreg_data[14] & (!ED1L56))) # (ED1L55 & (((ZB1_address_for_transfer[5]) # (ED1L56)))) ) ) ) # ( !ZB1_address_for_transfer[4] & ( !CD1_data_out[15] & ( (!ED1L56 & ((!ED1L55 & (ED1_shiftreg_data[14])) # (ED1L55 & ((ZB1_address_for_transfer[5]))))) ) ) );


--GD1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~2 at LABCELL_X33_Y13_N6
GD1L3 = ( CD1_rom_address[0] & ( CD1_rom_address[2] & ( (CD1_rom_address[5] & (!CD1_rom_address[4] $ (!CD1_rom_address[3]))) ) ) ) # ( !CD1_rom_address[0] & ( CD1_rom_address[2] & ( (CD1_rom_address[5] & ((!CD1_rom_address[4] & (CD1_rom_address[1] & CD1_rom_address[3])) # (CD1_rom_address[4] & ((!CD1_rom_address[3]))))) ) ) ) # ( CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (CD1_rom_address[5] & ((!CD1_rom_address[4] & (CD1_rom_address[1] & CD1_rom_address[3])) # (CD1_rom_address[4] & ((!CD1_rom_address[3]))))) ) ) ) # ( !CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (CD1_rom_address[5] & (CD1_rom_address[4] & ((!CD1_rom_address[1]) # (!CD1_rom_address[3])))) ) ) );


--UF1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X18_Y5_N3
UF1L13 = ( UF1_resetlatch & ( DG1_take_action_ocimem_a & ( !DG1_jdo[24] ) ) ) # ( UF1_resetlatch & ( !DG1_take_action_ocimem_a ) ) # ( !UF1_resetlatch & ( !DG1_take_action_ocimem_a & ( GG1_dreg[0] ) ) );


--ED1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~28 at MLABCELL_X34_Y13_N12
ED1L94 = ( ED1L67 & ( ED1L87 ) ) # ( !ED1L67 & ( ((!ED1L66 & ((ED1_shiftreg_data[20]))) # (ED1L66 & (ZB1L3))) # (ED1L87) ) );


--ED1L136 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~7 at LABCELL_X31_Y15_N51
ED1L136 = (ED1L71 & ED1_shiftreg_mask[20]);


--RC1L99 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~10 at MLABCELL_X39_Y14_N36
RC1L99 = ( RC1_data_out_shift_reg[7] & ( (!RC1_read_left_channel & ((!RC1L123) # ((YC4_q_b[8])))) # (RC1_read_left_channel & (((YC3_q_b[8])))) ) ) # ( !RC1_data_out_shift_reg[7] & ( (!RC1_read_left_channel & (RC1L123 & (YC4_q_b[8]))) # (RC1_read_left_channel & (((YC3_q_b[8])))) ) );


--EG1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X17_Y5_N45
EG1L90 = ( SF1_break_readreg[7] & ( (!CG1L3 & (((BG1_MonDReg[7])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[9])))) ) ) # ( !SF1_break_readreg[7] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & ((BG1_MonDReg[7])))) # (CG1L3 & (((EG1_sr[9])))) ) );


--EG1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X17_Y5_N27
EG1L91 = ( SF1_break_readreg[13] & ( (!CG1L3 & (((BG1_MonDReg[13])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[15])))) ) ) # ( !SF1_break_readreg[13] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & ((BG1_MonDReg[13])))) # (CG1L3 & (((EG1_sr[15])))) ) );


--EG1_DRsize.010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X13_Y5_N59
--register power-up is low

EG1_DRsize.010 = DFFEAS(EG1L48, GLOBAL(A1L6),  ,  , CG1_virtual_state_uir,  ,  ,  ,  );


--EG1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X13_Y5_N6
EG1L92 = ( Q1_irf_reg[2][0] & ( EG1_sr[15] & ( !CG1_virtual_state_cdr ) ) ) # ( !Q1_irf_reg[2][0] & ( EG1_sr[15] & ( (!CG1_virtual_state_cdr) # ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[14]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[14]))) ) ) ) # ( !Q1_irf_reg[2][0] & ( !EG1_sr[15] & ( (CG1_virtual_state_cdr & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[14]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[14])))) ) ) );


--EG1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X13_Y5_N18
EG1L93 = ( EG1_sr[16] & ( EG1_DRsize.010 & ( (!CG1L3 & (EG1L92)) # (CG1L3 & ((A1L7))) ) ) ) # ( !EG1_sr[16] & ( EG1_DRsize.010 & ( (!CG1L3 & (EG1L92)) # (CG1L3 & ((A1L7))) ) ) ) # ( EG1_sr[16] & ( !EG1_DRsize.010 & ( (CG1L3) # (EG1L92) ) ) ) # ( !EG1_sr[16] & ( !EG1_DRsize.010 & ( (EG1L92 & !CG1L3) ) ) );


--EG1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X17_Y5_N9
EG1L94 = ( SF1_break_readreg[11] & ( (!CG1L3 & (((BG1_MonDReg[11])) # (Q1_irf_reg[2][1]))) # (CG1L3 & (((EG1_sr[13])))) ) ) # ( !SF1_break_readreg[11] & ( (!CG1L3 & (!Q1_irf_reg[2][1] & ((BG1_MonDReg[11])))) # (CG1L3 & (((EG1_sr[13])))) ) );


--EG1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X17_Y5_N6
EG1L95 = ( EG1_sr[12] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[10]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[10]))) # (CG1L3) ) ) # ( !EG1_sr[12] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[10]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[10])))) ) );


--EG1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X17_Y5_N24
EG1L96 = ( EG1_sr[14] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[12]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[12]))) # (CG1L3) ) ) # ( !EG1_sr[14] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[12]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[12])))) ) );


--EG1L97 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X17_Y5_N36
EG1L97 = ( BG1_MonDReg[8] & ( (!CG1L3 & ((!Q1_irf_reg[2][1]) # ((SF1_break_readreg[8])))) # (CG1L3 & (((EG1_sr[10])))) ) ) # ( !BG1_MonDReg[8] & ( (!CG1L3 & (Q1_irf_reg[2][1] & ((SF1_break_readreg[8])))) # (CG1L3 & (((EG1_sr[10])))) ) );


--EG1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X17_Y5_N39
EG1L98 = ( EG1_sr[11] & ( ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[9]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[9]))) # (CG1L3) ) ) # ( !EG1_sr[11] & ( (!CG1L3 & ((!Q1_irf_reg[2][1] & ((BG1_MonDReg[9]))) # (Q1_irf_reg[2][1] & (SF1_break_readreg[9])))) ) );


--ED1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~29 at LABCELL_X35_Y13_N48
ED1L95 = ( CD1_data_out[14] & ( ZB1_address_for_transfer[3] & ( ((!ED1L55 & ((ED1_shiftreg_data[13]))) # (ED1L55 & (ZB1_address_for_transfer[4]))) # (ED1L56) ) ) ) # ( !CD1_data_out[14] & ( ZB1_address_for_transfer[3] & ( (!ED1L55 & (((!ED1L56 & ED1_shiftreg_data[13])))) # (ED1L55 & (((ED1L56)) # (ZB1_address_for_transfer[4]))) ) ) ) # ( CD1_data_out[14] & ( !ZB1_address_for_transfer[3] & ( (!ED1L55 & (((ED1_shiftreg_data[13]) # (ED1L56)))) # (ED1L55 & (ZB1_address_for_transfer[4] & (!ED1L56))) ) ) ) # ( !CD1_data_out[14] & ( !ZB1_address_for_transfer[3] & ( (!ED1L56 & ((!ED1L55 & ((ED1_shiftreg_data[13]))) # (ED1L55 & (ZB1_address_for_transfer[4])))) ) ) );


--ED1L96 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~30 at MLABCELL_X34_Y13_N36
ED1L96 = ( ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (ZB1_device_for_transfer[1] & CD1_auto_init_complete) ) ) ) # ( !ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (ZB1_device_for_transfer[1] & CD1_auto_init_complete) ) ) ) # ( ED1L10 & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( (!ZB1_device_for_transfer[0]) # (ZB1_device_for_transfer[1]) ) ) ) # ( !ED1L10 & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE & ( ED1_shiftreg_data[19] ) ) );


--ED1L137 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~8 at LABCELL_X31_Y15_N48
ED1L137 = ( ED1_shiftreg_mask[19] & ( ED1L71 ) );


--RC1L100 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~11 at MLABCELL_X39_Y14_N39
RC1L100 = ( YC3_q_b[7] & ( ((!RC1L123 & ((RC1_data_out_shift_reg[6]))) # (RC1L123 & (YC4_q_b[7]))) # (RC1_read_left_channel) ) ) # ( !YC3_q_b[7] & ( (!RC1_read_left_channel & ((!RC1L123 & ((RC1_data_out_shift_reg[6]))) # (RC1L123 & (YC4_q_b[7])))) ) );


--EG1L48 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~55 at LABCELL_X13_Y5_N57
EG1L48 = (Q1_irf_reg[2][1] & Q1_irf_reg[2][0]);


--ED1L97 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~31 at LABCELL_X35_Y13_N6
ED1L97 = ( ED1_shiftreg_data[12] & ( ZB1_address_for_transfer[3] & ( (!ED1L56) # ((!ED1L55 & ((CD1_data_out[13]))) # (ED1L55 & (ZB1_address_for_transfer[2]))) ) ) ) # ( !ED1_shiftreg_data[12] & ( ZB1_address_for_transfer[3] & ( (!ED1L56 & (((ED1L55)))) # (ED1L56 & ((!ED1L55 & ((CD1_data_out[13]))) # (ED1L55 & (ZB1_address_for_transfer[2])))) ) ) ) # ( ED1_shiftreg_data[12] & ( !ZB1_address_for_transfer[3] & ( (!ED1L56 & (((!ED1L55)))) # (ED1L56 & ((!ED1L55 & ((CD1_data_out[13]))) # (ED1L55 & (ZB1_address_for_transfer[2])))) ) ) ) # ( !ED1_shiftreg_data[12] & ( !ZB1_address_for_transfer[3] & ( (ED1L56 & ((!ED1L55 & ((CD1_data_out[13]))) # (ED1L55 & (ZB1_address_for_transfer[2])))) ) ) );


--ED1L98 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~32 at MLABCELL_X34_Y13_N42
ED1L98 = ( ED1_shiftreg_data[18] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ED1_shiftreg_data[18] & ( (ED1L10 & !ED1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--ED1L138 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~9 at LABCELL_X30_Y15_N15
ED1L138 = ( ED1_shiftreg_mask[18] & ( ED1L71 ) );


--RC1L101 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~12 at MLABCELL_X39_Y14_N6
RC1L101 = ( YC4_q_b[6] & ( (!RC1_read_left_channel & (((RC1_data_out_shift_reg[5])) # (RC1L123))) # (RC1_read_left_channel & (((YC3_q_b[6])))) ) ) # ( !YC4_q_b[6] & ( (!RC1_read_left_channel & (!RC1L123 & ((RC1_data_out_shift_reg[5])))) # (RC1_read_left_channel & (((YC3_q_b[6])))) ) );


--ED1L99 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~33 at LABCELL_X35_Y13_N0
ED1L99 = ( ZB1_address_for_transfer[1] & ( ZB1_address_for_transfer[2] & ( ((!ED1L56 & (ED1_shiftreg_data[11])) # (ED1L56 & ((CD1_data_out[12])))) # (ED1L55) ) ) ) # ( !ZB1_address_for_transfer[1] & ( ZB1_address_for_transfer[2] & ( (!ED1L55 & ((!ED1L56 & (ED1_shiftreg_data[11])) # (ED1L56 & ((CD1_data_out[12]))))) # (ED1L55 & (((!ED1L56)))) ) ) ) # ( ZB1_address_for_transfer[1] & ( !ZB1_address_for_transfer[2] & ( (!ED1L55 & ((!ED1L56 & (ED1_shiftreg_data[11])) # (ED1L56 & ((CD1_data_out[12]))))) # (ED1L55 & (((ED1L56)))) ) ) ) # ( !ZB1_address_for_transfer[1] & ( !ZB1_address_for_transfer[2] & ( (!ED1L55 & ((!ED1L56 & (ED1_shiftreg_data[11])) # (ED1L56 & ((CD1_data_out[12]))))) ) ) );


--ED1L139 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~10 at LABCELL_X30_Y15_N12
ED1L139 = (!ED1L71) # (ED1_shiftreg_mask[17]);


--RC1L102 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~13 at MLABCELL_X39_Y14_N9
RC1L102 = ( YC3_q_b[5] & ( ((!RC1L123 & (RC1_data_out_shift_reg[4])) # (RC1L123 & ((YC4_q_b[5])))) # (RC1_read_left_channel) ) ) # ( !YC3_q_b[5] & ( (!RC1_read_left_channel & ((!RC1L123 & (RC1_data_out_shift_reg[4])) # (RC1L123 & ((YC4_q_b[5]))))) ) );


--ED1L100 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~34 at LABCELL_X35_Y13_N54
ED1L100 = ( ZB1_address_for_transfer[1] & ( ZB1_address_for_transfer[0] & ( ((!ED1L56 & ((ED1_shiftreg_data[10]))) # (ED1L56 & (CD1_data_out[11]))) # (ED1L55) ) ) ) # ( !ZB1_address_for_transfer[1] & ( ZB1_address_for_transfer[0] & ( (!ED1L55 & ((!ED1L56 & ((ED1_shiftreg_data[10]))) # (ED1L56 & (CD1_data_out[11])))) # (ED1L55 & (((ED1L56)))) ) ) ) # ( ZB1_address_for_transfer[1] & ( !ZB1_address_for_transfer[0] & ( (!ED1L55 & ((!ED1L56 & ((ED1_shiftreg_data[10]))) # (ED1L56 & (CD1_data_out[11])))) # (ED1L55 & (((!ED1L56)))) ) ) ) # ( !ZB1_address_for_transfer[1] & ( !ZB1_address_for_transfer[0] & ( (!ED1L55 & ((!ED1L56 & ((ED1_shiftreg_data[10]))) # (ED1L56 & (CD1_data_out[11])))) ) ) );


--ED1L140 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~11 at LABCELL_X30_Y15_N45
ED1L140 = ( ED1_shiftreg_mask[16] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ED1_shiftreg_mask[16] & ( (ED1L10 & !ED1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--RC1L103 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~14 at MLABCELL_X39_Y14_N12
RC1L103 = ( RC1_data_out_shift_reg[3] & ( (!RC1_read_left_channel & ((!RC1L123) # ((YC4_q_b[4])))) # (RC1_read_left_channel & (((YC3_q_b[4])))) ) ) # ( !RC1_data_out_shift_reg[3] & ( (!RC1_read_left_channel & (RC1L123 & (YC4_q_b[4]))) # (RC1_read_left_channel & (((YC3_q_b[4])))) ) );


--ED1L141 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~12 at LABCELL_X30_Y15_N42
ED1L141 = (!ED1_s_serial_protocol.STATE_1_INITIALIZE & ((ED1_shiftreg_mask[15]) # (ED1L10)));


--RC1L104 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~15 at MLABCELL_X39_Y14_N15
RC1L104 = ( YC3_q_b[3] & ( ((!RC1L123 & (RC1_data_out_shift_reg[2])) # (RC1L123 & ((YC4_q_b[3])))) # (RC1_read_left_channel) ) ) # ( !YC3_q_b[3] & ( (!RC1_read_left_channel & ((!RC1L123 & (RC1_data_out_shift_reg[2])) # (RC1L123 & ((YC4_q_b[3]))))) ) );


--ED1L142 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~13 at LABCELL_X30_Y15_N3
ED1L142 = (!ED1_s_serial_protocol.STATE_1_INITIALIZE & ((ED1_shiftreg_mask[14]) # (ED1L10)));


--RC1L105 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~16 at MLABCELL_X39_Y14_N42
RC1L105 = ( YC3_q_b[2] & ( ((!RC1L123 & ((RC1_data_out_shift_reg[1]))) # (RC1L123 & (YC4_q_b[2]))) # (RC1_read_left_channel) ) ) # ( !YC3_q_b[2] & ( (!RC1_read_left_channel & ((!RC1L123 & ((RC1_data_out_shift_reg[1]))) # (RC1L123 & (YC4_q_b[2])))) ) );


--ED1L143 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~14 at LABCELL_X30_Y15_N0
ED1L143 = ( ED1_shiftreg_mask[13] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ED1_shiftreg_mask[13] & ( (ED1L10 & !ED1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--RC1_data_out_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[0] at FF_X39_Y14_N2
--register power-up is low

RC1_data_out_shift_reg[0] = DFFEAS(RC1L107, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--RC1L106 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~17 at MLABCELL_X39_Y14_N45
RC1L106 = ( YC3_q_b[1] & ( ((!RC1L123 & ((RC1_data_out_shift_reg[0]))) # (RC1L123 & (YC4_q_b[1]))) # (RC1_read_left_channel) ) ) # ( !YC3_q_b[1] & ( (!RC1_read_left_channel & ((!RC1L123 & ((RC1_data_out_shift_reg[0]))) # (RC1L123 & (YC4_q_b[1])))) ) );


--ED1L144 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~15 at LABCELL_X30_Y15_N57
ED1L144 = (!ED1_s_serial_protocol.STATE_1_INITIALIZE & ((ED1_shiftreg_mask[12]) # (ED1L10)));


--ED1L145 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~16 at LABCELL_X30_Y15_N54
ED1L145 = ( ED1_shiftreg_mask[11] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ED1_shiftreg_mask[11] & ( (ED1L10 & !ED1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--ED1L146 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~17 at LABCELL_X30_Y15_N51
ED1L146 = ( ED1_shiftreg_mask[10] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ED1_shiftreg_mask[10] & ( (ED1L10 & !ED1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--ED1L147 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~18 at LABCELL_X30_Y15_N48
ED1L147 = ( ED1_shiftreg_mask[9] & ( !ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ED1_shiftreg_mask[9] & ( (ED1L10 & !ED1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--ED1L148 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~19 at LABCELL_X30_Y15_N33
ED1L148 = ( ED1L10 & ( ED1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !ED1L10 & ( (ED1_shiftreg_mask[8]) # (ED1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--ED1L149 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~20 at LABCELL_X30_Y15_N39
ED1L149 = (ED1L71 & ED1_shiftreg_mask[7]);


--ED1L150 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~21 at LABCELL_X30_Y15_N36
ED1L150 = ( ED1_shiftreg_mask[6] & ( ED1L71 ) );


--ED1L151 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~22 at LABCELL_X30_Y15_N9
ED1L151 = ( ED1_shiftreg_mask[5] & ( ED1L71 ) );


--ED1L152 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~23 at LABCELL_X30_Y15_N6
ED1L152 = ( ED1_shiftreg_mask[4] & ( ED1L71 ) );


--ED1L153 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~24 at LABCELL_X30_Y15_N27
ED1L153 = ( ED1_shiftreg_mask[3] & ( ED1L71 ) );


--ED1L154 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~25 at LABCELL_X30_Y15_N24
ED1L154 = (ED1L71 & ED1_shiftreg_mask[2]);


--ED1L155 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~26 at LABCELL_X30_Y15_N21
ED1L155 = ( ED1_shiftreg_mask[1] & ( ED1L71 ) );


--ED1_shiftreg_mask[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0] at FF_X30_Y15_N31
--register power-up is low

ED1_shiftreg_mask[0] = DFFEAS(ED1L157, GLOBAL(VG1L41),  ,  , ED1L119,  ,  ,  ,  );


--ED1L156 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~27 at LABCELL_X30_Y15_N18
ED1L156 = ( ED1_shiftreg_mask[0] & ( ED1L71 ) );


--ED1L157 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~28 at LABCELL_X30_Y15_N30
ED1L157 = (!ED1L71 & !ZB1_internal_reset);


--JF1L994 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12 at LABCELL_X35_Y10_N6
JF1L994 = ( AE6_av_readdata_pre[10] & ( JE2L35 & ( (!JF1_av_ld_aligning_data & (((TE1L39)) # (EE2L1))) # (JF1_av_ld_aligning_data & (((JF1_av_ld_byte2_data[2])))) ) ) ) # ( !AE6_av_readdata_pre[10] & ( JE2L35 & ( (!JF1_av_ld_aligning_data & ((TE1L39))) # (JF1_av_ld_aligning_data & (JF1_av_ld_byte2_data[2])) ) ) ) # ( AE6_av_readdata_pre[10] & ( !JE2L35 & ( (!JF1_av_ld_aligning_data & (EE2L1)) # (JF1_av_ld_aligning_data & ((JF1_av_ld_byte2_data[2]))) ) ) ) # ( !AE6_av_readdata_pre[10] & ( !JE2L35 & ( (JF1_av_ld_byte2_data[2] & JF1_av_ld_aligning_data) ) ) );


--JF1L995 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~13 at LABCELL_X33_Y9_N18
JF1L995 = ( JF1L753 & ( ((TE1L41 & ((!TE1L38) # (!JE1L36)))) # (JF1_av_ld_aligning_data) ) ) # ( !JF1L753 & ( (TE1L41 & (!JF1_av_ld_aligning_data & ((!TE1L38) # (!JE1L36)))) ) );


--JF1L1004 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~14 at LABCELL_X35_Y9_N33
JF1L1004 = ( TE1L53 & ( (JF1_av_ld_aligning_data & !JF1_av_ld_byte2_data[4]) ) ) # ( !TE1L53 & ( (!JF1_av_ld_aligning_data & ((!EE2L1) # ((!AE6_av_readdata_pre[12])))) # (JF1_av_ld_aligning_data & (((!JF1_av_ld_byte2_data[4])))) ) );


--JF1L1005 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~15 at LABCELL_X35_Y9_N18
JF1L1005 = ( TE1L52 & ( JF1L1004 & ( (!JF1_av_ld_aligning_data & (((!JE2L35)))) # (JF1_av_ld_aligning_data & (((!JF1L959)) # (JF1L753))) ) ) ) # ( !TE1L52 & ( JF1L1004 & ( (!JF1_av_ld_aligning_data) # ((!JF1L959) # (JF1L753)) ) ) ) # ( TE1L52 & ( !JF1L1004 & ( (JF1_av_ld_aligning_data & (!JF1L753 & !JF1L959)) ) ) ) # ( !TE1L52 & ( !JF1L1004 & ( (JF1_av_ld_aligning_data & (!JF1L753 & !JF1L959)) ) ) );


--JF1L1008 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~16 at LABCELL_X31_Y9_N9
JF1L1008 = ( VE4L15 & ( ((JE1_data_reg[13] & ZD4_mem[0][52])) # (AE4_av_readdata_pre[13]) ) ) # ( !VE4L15 & ( (JE1_data_reg[13] & ZD4_mem[0][52]) ) );


--JF1L1009 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17 at LABCELL_X31_Y9_N30
JF1L1009 = ( !AE6_av_readdata_pre[13] & ( EE2L1 & ( (!TE1L58 & ((!JF1L1008) # (!JE1L36))) ) ) ) # ( AE6_av_readdata_pre[13] & ( !EE2L1 & ( (!TE1L58 & ((!JF1L1008) # (!JE1L36))) ) ) ) # ( !AE6_av_readdata_pre[13] & ( !EE2L1 & ( (!TE1L58 & ((!JF1L1008) # (!JE1L36))) ) ) );


--JF1L1010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~18 at LABCELL_X31_Y9_N0
JF1L1010 = ( VE9L15 & ( JE2_data_reg[13] & ( (JF1L1009 & ((!JE2L35) # ((!ZD10_out_payload[13] & !ZD9_mem[0][52])))) ) ) ) # ( !VE9L15 & ( JE2_data_reg[13] & ( (JF1L1009 & ((!JE2L35) # (!ZD9_mem[0][52]))) ) ) ) # ( VE9L15 & ( !JE2_data_reg[13] & ( (JF1L1009 & ((!JE2L35) # (!ZD10_out_payload[13]))) ) ) ) # ( !VE9L15 & ( !JE2_data_reg[13] & ( JF1L1009 ) ) );


--JF1L1012 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~19 at LABCELL_X35_Y9_N30
JF1L1012 = ( JF1_av_ld_byte2_data[6] & ( (!JF1_av_ld_aligning_data & (!TE1L65 & ((!EE2L1) # (!AE6_av_readdata_pre[14])))) ) ) # ( !JF1_av_ld_byte2_data[6] & ( ((!TE1L65 & ((!EE2L1) # (!AE6_av_readdata_pre[14])))) # (JF1_av_ld_aligning_data) ) );


--JF1L1013 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~20 at LABCELL_X35_Y9_N21
JF1L1013 = ( TE1L64 & ( JF1L1012 & ( (!JF1_av_ld_aligning_data & (((!JE2L35)))) # (JF1_av_ld_aligning_data & (((!JF1L959)) # (JF1L753))) ) ) ) # ( !TE1L64 & ( JF1L1012 & ( (!JF1_av_ld_aligning_data) # ((!JF1L959) # (JF1L753)) ) ) ) # ( TE1L64 & ( !JF1L1012 & ( (JF1_av_ld_aligning_data & (!JF1L753 & !JF1L959)) ) ) ) # ( !TE1L64 & ( !JF1L1012 & ( (JF1_av_ld_aligning_data & (!JF1L753 & !JF1L959)) ) ) );


--JF1L1016 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~21 at LABCELL_X30_Y7_N0
JF1L1016 = (!VE4L15 & (((ZD4_mem[0][52] & JE1_data_reg[15])))) # (VE4L15 & (((ZD4_mem[0][52] & JE1_data_reg[15])) # (AE4_av_readdata_pre[15])));


--JF1L1017 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~22 at LABCELL_X31_Y8_N18
JF1L1017 = ( AE6_av_readdata_pre[15] & ( !TE1L71 & ( (!EE2L1 & ((!JE1L36) # (!JF1L1016))) ) ) ) # ( !AE6_av_readdata_pre[15] & ( !TE1L71 & ( (!JE1L36) # (!JF1L1016) ) ) );


--JF1L1018 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~23 at MLABCELL_X34_Y9_N12
JF1L1018 = ( VE9L15 & ( JE2_data_reg[15] & ( (JF1L1017 & ((!JE2L35) # ((!ZD9_mem[0][52] & !ZD10_out_payload[15])))) ) ) ) # ( !VE9L15 & ( JE2_data_reg[15] & ( (JF1L1017 & ((!JE2L35) # (!ZD9_mem[0][52]))) ) ) ) # ( VE9L15 & ( !JE2_data_reg[15] & ( (JF1L1017 & ((!JE2L35) # (!ZD10_out_payload[15]))) ) ) ) # ( !VE9L15 & ( !JE2_data_reg[15] & ( JF1L1017 ) ) );


--JF1L991 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~24 at LABCELL_X36_Y8_N36
JF1L991 = ( AE6_av_readdata_pre[9] & ( TE1L82 & ( (!JF1_av_ld_aligning_data & (((JE2L35) # (EE2L1)))) # (JF1_av_ld_aligning_data & (JF1_av_ld_byte2_data[1])) ) ) ) # ( !AE6_av_readdata_pre[9] & ( TE1L82 & ( (!JF1_av_ld_aligning_data & ((JE2L35))) # (JF1_av_ld_aligning_data & (JF1_av_ld_byte2_data[1])) ) ) ) # ( AE6_av_readdata_pre[9] & ( !TE1L82 & ( (!JF1_av_ld_aligning_data & ((EE2L1))) # (JF1_av_ld_aligning_data & (JF1_av_ld_byte2_data[1])) ) ) ) # ( !AE6_av_readdata_pre[9] & ( !TE1L82 & ( (JF1_av_ld_byte2_data[1] & JF1_av_ld_aligning_data) ) ) );


--JF1L992 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~25 at LABCELL_X36_Y8_N18
JF1L992 = ( JE1L36 & ( (!JF1_av_ld_aligning_data & (((TE1L83 & !TE1L81)))) # (JF1_av_ld_aligning_data & (JF1L753)) ) ) # ( !JE1L36 & ( (!JF1_av_ld_aligning_data & ((TE1L83))) # (JF1_av_ld_aligning_data & (JF1L753)) ) );


--JF1L1033 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~20 at LABCELL_X30_Y8_N54
JF1L1033 = ( AE6_av_readdata_pre[16] & ( ZD10_out_payload[0] & ( (!EE2L1 & (!TE1L85 & ((!AE4_av_readdata_pre[0]) # (!TE1L86)))) ) ) ) # ( !AE6_av_readdata_pre[16] & ( ZD10_out_payload[0] & ( (!TE1L85 & ((!AE4_av_readdata_pre[0]) # (!TE1L86))) ) ) ) # ( AE6_av_readdata_pre[16] & ( !ZD10_out_payload[0] & ( (!EE2L1 & ((!AE4_av_readdata_pre[0]) # (!TE1L86))) ) ) ) # ( !AE6_av_readdata_pre[16] & ( !ZD10_out_payload[0] & ( (!AE4_av_readdata_pre[0]) # (!TE1L86) ) ) );


--JF1L1034 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~21 at LABCELL_X35_Y9_N6
JF1L1034 = ( JF1L1033 & ( (!JF1_av_ld_aligning_data & (JF1L1031)) # (JF1_av_ld_aligning_data & ((!JF1_av_ld_byte3_data[0]))) ) ) # ( !JF1L1033 & ( (JF1_av_ld_aligning_data & !JF1_av_ld_byte3_data[0]) ) );


--JF1L1058 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~22 at LABCELL_X33_Y9_N12
JF1L1058 = ( YB1_readdata[22] & ( AE3_av_readdata_pre[22] & ( (!AE1L3Q & (!AE3_read_latency_shift_reg[0] & ((!EE2L1) # (!AE6_av_readdata_pre[22])))) ) ) ) # ( !YB1_readdata[22] & ( AE3_av_readdata_pre[22] & ( (!AE3_read_latency_shift_reg[0] & ((!EE2L1) # (!AE6_av_readdata_pre[22]))) ) ) ) # ( YB1_readdata[22] & ( !AE3_av_readdata_pre[22] & ( (!AE1L3Q & ((!EE2L1) # (!AE6_av_readdata_pre[22]))) ) ) ) # ( !YB1_readdata[22] & ( !AE3_av_readdata_pre[22] & ( (!EE2L1) # (!AE6_av_readdata_pre[22]) ) ) );


--JF1L1059 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~23 at MLABCELL_X34_Y9_N3
JF1L1059 = ( TE1L86 & ( ((ZD10_out_payload[6] & TE1L85)) # (AE4_av_readdata_pre[6]) ) ) # ( !TE1L86 & ( (ZD10_out_payload[6] & TE1L85) ) );


--JF1L1039 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~24 at LABCELL_X31_Y10_N3
JF1L1039 = ( EE2L1 & ( ((AE4_av_readdata_pre[2] & TE1L86)) # (AE6_av_readdata_pre[18]) ) ) # ( !EE2L1 & ( (AE4_av_readdata_pre[2] & TE1L86) ) );


--JF1L1040 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~25 at LABCELL_X31_Y10_N0
JF1L1040 = ( TE1L85 & ( (JF1L1036 & (!ZD10_out_payload[2] & !JF1L1039)) ) ) # ( !TE1L85 & ( (JF1L1036 & !JF1L1039) ) );


--JF1L1044 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~26 at LABCELL_X33_Y9_N36
JF1L1044 = ( !YB1_readdata[19] & ( AE1L3Q & ( (!AE6_av_readdata_pre[19] & ((!AE3_av_readdata_pre[19]) # ((!AE3_read_latency_shift_reg[0])))) # (AE6_av_readdata_pre[19] & (!EE2L1 & ((!AE3_av_readdata_pre[19]) # (!AE3_read_latency_shift_reg[0])))) ) ) ) # ( YB1_readdata[19] & ( !AE1L3Q & ( (!AE6_av_readdata_pre[19] & ((!AE3_av_readdata_pre[19]) # ((!AE3_read_latency_shift_reg[0])))) # (AE6_av_readdata_pre[19] & (!EE2L1 & ((!AE3_av_readdata_pre[19]) # (!AE3_read_latency_shift_reg[0])))) ) ) ) # ( !YB1_readdata[19] & ( !AE1L3Q & ( (!AE6_av_readdata_pre[19] & ((!AE3_av_readdata_pre[19]) # ((!AE3_read_latency_shift_reg[0])))) # (AE6_av_readdata_pre[19] & (!EE2L1 & ((!AE3_av_readdata_pre[19]) # (!AE3_read_latency_shift_reg[0])))) ) ) );


--JF1L1045 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~27 at MLABCELL_X34_Y9_N30
JF1L1045 = ( AE4_av_readdata_pre[3] & ( TE1L85 & ( (TE1L86) # (ZD10_out_payload[3]) ) ) ) # ( !AE4_av_readdata_pre[3] & ( TE1L85 & ( ZD10_out_payload[3] ) ) ) # ( AE4_av_readdata_pre[3] & ( !TE1L85 & ( TE1L86 ) ) );


--JF1L1049 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~28 at LABCELL_X33_Y9_N6
JF1L1049 = ( !YB1_readdata[20] & ( AE1L3Q & ( (!AE3_av_readdata_pre[20] & ((!EE2L1) # ((!AE6L29Q)))) # (AE3_av_readdata_pre[20] & (!AE3_read_latency_shift_reg[0] & ((!EE2L1) # (!AE6L29Q)))) ) ) ) # ( YB1_readdata[20] & ( !AE1L3Q & ( (!AE3_av_readdata_pre[20] & ((!EE2L1) # ((!AE6L29Q)))) # (AE3_av_readdata_pre[20] & (!AE3_read_latency_shift_reg[0] & ((!EE2L1) # (!AE6L29Q)))) ) ) ) # ( !YB1_readdata[20] & ( !AE1L3Q & ( (!AE3_av_readdata_pre[20] & ((!EE2L1) # ((!AE6L29Q)))) # (AE3_av_readdata_pre[20] & (!AE3_read_latency_shift_reg[0] & ((!EE2L1) # (!AE6L29Q)))) ) ) );


--JF1L1050 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~29 at MLABCELL_X34_Y9_N24
JF1L1050 = ( TE1L86 & ( ((TE1L85 & ZD10_out_payload[4])) # (AE4_av_readdata_pre[4]) ) ) # ( !TE1L86 & ( (TE1L85 & ZD10_out_payload[4]) ) );


--JF1L1054 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~30 at LABCELL_X33_Y11_N15
JF1L1054 = ( YB1_readdata[21] & ( AE3_av_readdata_pre[21] & ( (!AE3_read_latency_shift_reg[0] & (!AE1L3Q & ((!EE2L1) # (!AE6_av_readdata_pre[21])))) ) ) ) # ( !YB1_readdata[21] & ( AE3_av_readdata_pre[21] & ( (!AE3_read_latency_shift_reg[0] & ((!EE2L1) # (!AE6_av_readdata_pre[21]))) ) ) ) # ( YB1_readdata[21] & ( !AE3_av_readdata_pre[21] & ( (!AE1L3Q & ((!EE2L1) # (!AE6_av_readdata_pre[21]))) ) ) ) # ( !YB1_readdata[21] & ( !AE3_av_readdata_pre[21] & ( (!EE2L1) # (!AE6_av_readdata_pre[21]) ) ) );


--JF1L1055 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~31 at LABCELL_X30_Y8_N42
JF1L1055 = ( ZD10_out_payload[5] & ( ((TE1L86 & AE4_av_readdata_pre[5])) # (TE1L85) ) ) # ( !ZD10_out_payload[5] & ( (TE1L86 & AE4_av_readdata_pre[5]) ) );


--EG1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X13_Y5_N54
EG1L99 = ( EG1_sr[35] & ( (!CG1_virtual_state_cdr) # ((!Q1_irf_reg[2][1] & (!Q1_irf_reg[2][0] & GG2_dreg[0])) # (Q1_irf_reg[2][1] & (Q1_irf_reg[2][0]))) ) ) # ( !EG1_sr[35] & ( (!Q1_irf_reg[2][1] & (!Q1_irf_reg[2][0] & (CG1_virtual_state_cdr & GG2_dreg[0]))) ) );


--EC1L371 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~3 at LABCELL_X31_Y2_N48
EC1L371 = ( HF1_entry_1[28] & ( EC1_active_addr[10] & ( ((HF1_entry_0[28] & (!HF1_entry_0[30] $ (EC1_active_addr[12])))) # (HF1L118Q) ) ) ) # ( !HF1_entry_1[28] & ( EC1_active_addr[10] & ( (!HF1L118Q & (HF1_entry_0[28] & (!HF1_entry_0[30] $ (EC1_active_addr[12])))) ) ) ) # ( HF1_entry_1[28] & ( !EC1_active_addr[10] & ( (!HF1L118Q & (!HF1_entry_0[28] & (!HF1_entry_0[30] $ (EC1_active_addr[12])))) ) ) ) # ( !HF1_entry_1[28] & ( !EC1_active_addr[10] & ( ((!HF1_entry_0[28] & (!HF1_entry_0[30] $ (EC1_active_addr[12])))) # (HF1L118Q) ) ) );


--EC1L372 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~4 at LABCELL_X31_Y2_N36
EC1L372 = ( HF1_entry_1[30] & ( HF1L118Q & ( (EC1_active_addr[12] & (!HF1_entry_1[29] $ (EC1_active_addr[11]))) ) ) ) # ( !HF1_entry_1[30] & ( HF1L118Q & ( (!EC1_active_addr[12] & (!HF1_entry_1[29] $ (EC1_active_addr[11]))) ) ) ) # ( HF1_entry_1[30] & ( !HF1L118Q & ( !HF1_entry_0[29] $ (EC1_active_addr[11]) ) ) ) # ( !HF1_entry_1[30] & ( !HF1L118Q & ( !HF1_entry_0[29] $ (EC1_active_addr[11]) ) ) );


--EC1L373 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~5 at LABCELL_X36_Y3_N6
EC1L373 = ( HF1_entry_1[35] & ( HF1_entry_0[35] & ( (EC1_active_addr[17] & ((!EC1_active_addr[16] $ (HF1_entry_0[34])) # (HF1L118Q))) ) ) ) # ( !HF1_entry_1[35] & ( HF1_entry_0[35] & ( (!HF1L118Q & (EC1_active_addr[17] & (!EC1_active_addr[16] $ (HF1_entry_0[34])))) # (HF1L118Q & (((!EC1_active_addr[17])))) ) ) ) # ( HF1_entry_1[35] & ( !HF1_entry_0[35] & ( (!HF1L118Q & (!EC1_active_addr[17] & (!EC1_active_addr[16] $ (HF1_entry_0[34])))) # (HF1L118Q & (((EC1_active_addr[17])))) ) ) ) # ( !HF1_entry_1[35] & ( !HF1_entry_0[35] & ( (!EC1_active_addr[17] & ((!EC1_active_addr[16] $ (HF1_entry_0[34])) # (HF1L118Q))) ) ) );


--EC1L374 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~6 at LABCELL_X36_Y3_N54
EC1L374 = ( HF1_entry_1[34] & ( HF1_entry_1[33] & ( (!HF1L118Q & (!EC1_active_addr[15] $ ((HF1_entry_0[33])))) # (HF1L118Q & (EC1_active_addr[15] & ((EC1_active_addr[16])))) ) ) ) # ( !HF1_entry_1[34] & ( HF1_entry_1[33] & ( (!HF1L118Q & (!EC1_active_addr[15] $ ((HF1_entry_0[33])))) # (HF1L118Q & (EC1_active_addr[15] & ((!EC1_active_addr[16])))) ) ) ) # ( HF1_entry_1[34] & ( !HF1_entry_1[33] & ( (!HF1L118Q & (!EC1_active_addr[15] $ ((HF1_entry_0[33])))) # (HF1L118Q & (!EC1_active_addr[15] & ((EC1_active_addr[16])))) ) ) ) # ( !HF1_entry_1[34] & ( !HF1_entry_1[33] & ( (!HF1L118Q & (!EC1_active_addr[15] $ ((HF1_entry_0[33])))) # (HF1L118Q & (!EC1_active_addr[15] & ((!EC1_active_addr[16])))) ) ) );


--EC1L375 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~7 at LABCELL_X35_Y2_N6
EC1L375 = ( HF1_entry_1[39] & ( HF1_entry_0[39] & ( (EC1_active_addr[21] & ((!EC1_active_addr[20] $ (HF1_entry_0[38])) # (HF1L118Q))) ) ) ) # ( !HF1_entry_1[39] & ( HF1_entry_0[39] & ( (!EC1_active_addr[21] & (((HF1L118Q)))) # (EC1_active_addr[21] & (!HF1L118Q & (!EC1_active_addr[20] $ (HF1_entry_0[38])))) ) ) ) # ( HF1_entry_1[39] & ( !HF1_entry_0[39] & ( (!EC1_active_addr[21] & (!HF1L118Q & (!EC1_active_addr[20] $ (HF1_entry_0[38])))) # (EC1_active_addr[21] & (((HF1L118Q)))) ) ) ) # ( !HF1_entry_1[39] & ( !HF1_entry_0[39] & ( (!EC1_active_addr[21] & ((!EC1_active_addr[20] $ (HF1_entry_0[38])) # (HF1L118Q))) ) ) );


--EC1L376 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~8 at LABCELL_X35_Y2_N24
EC1L376 = ( HF1_entry_1[41] & ( EC1_active_addr[23] & ( (!HF1L118Q & (((HF1_entry_0[41])))) # (HF1L118Q & (!EC1_active_addr[20] $ ((HF1_entry_1[38])))) ) ) ) # ( !HF1_entry_1[41] & ( EC1_active_addr[23] & ( (HF1_entry_0[41] & !HF1L118Q) ) ) ) # ( HF1_entry_1[41] & ( !EC1_active_addr[23] & ( (!HF1_entry_0[41] & !HF1L118Q) ) ) ) # ( !HF1_entry_1[41] & ( !EC1_active_addr[23] & ( (!HF1L118Q & (((!HF1_entry_0[41])))) # (HF1L118Q & (!EC1_active_addr[20] $ ((HF1_entry_1[38])))) ) ) );


--TE1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~7 at LABCELL_X30_Y10_N12
TE1L12 = ( !AE3_read_latency_shift_reg[0] & ( AE3_av_readdata_pre[0] & ( (!ZB1_readdata[0] & ((!AE1L3Q) # ((!YB1_readdata[0])))) # (ZB1_readdata[0] & (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[0])))) ) ) ) # ( AE3_read_latency_shift_reg[0] & ( !AE3_av_readdata_pre[0] & ( (!ZB1_readdata[0] & ((!AE1L3Q) # ((!YB1_readdata[0])))) # (ZB1_readdata[0] & (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[0])))) ) ) ) # ( !AE3_read_latency_shift_reg[0] & ( !AE3_av_readdata_pre[0] & ( (!ZB1_readdata[0] & ((!AE1L3Q) # ((!YB1_readdata[0])))) # (ZB1_readdata[0] & (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[0])))) ) ) );


--TE1L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~84 at LABCELL_X33_Y10_N24
TE1L97 = ( !AE2_read_latency_shift_reg[0] & ( ZB1_readdata[2] & ( (!AE3_read_latency_shift_reg[0] & ((!AE1L3Q) # ((!YB1_readdata[2])))) # (AE3_read_latency_shift_reg[0] & (!AE3_av_readdata_pre[2] & ((!AE1L3Q) # (!YB1_readdata[2])))) ) ) ) # ( AE2_read_latency_shift_reg[0] & ( !ZB1_readdata[2] & ( (!AE3_read_latency_shift_reg[0] & ((!AE1L3Q) # ((!YB1_readdata[2])))) # (AE3_read_latency_shift_reg[0] & (!AE3_av_readdata_pre[2] & ((!AE1L3Q) # (!YB1_readdata[2])))) ) ) ) # ( !AE2_read_latency_shift_reg[0] & ( !ZB1_readdata[2] & ( (!AE3_read_latency_shift_reg[0] & ((!AE1L3Q) # ((!YB1_readdata[2])))) # (AE3_read_latency_shift_reg[0] & (!AE3_av_readdata_pre[2] & ((!AE1L3Q) # (!YB1_readdata[2])))) ) ) );


--TE1L98 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~85 at LABCELL_X33_Y10_N30
TE1L98 = ( !AE2_read_latency_shift_reg[0] & ( ZB1_readdata[3] & ( (!AE3_read_latency_shift_reg[0] & (((!YB1_readdata[3]) # (!AE1L3Q)))) # (AE3_read_latency_shift_reg[0] & (!AE3_av_readdata_pre[3] & ((!YB1_readdata[3]) # (!AE1L3Q)))) ) ) ) # ( AE2_read_latency_shift_reg[0] & ( !ZB1_readdata[3] & ( (!AE3_read_latency_shift_reg[0] & (((!YB1_readdata[3]) # (!AE1L3Q)))) # (AE3_read_latency_shift_reg[0] & (!AE3_av_readdata_pre[3] & ((!YB1_readdata[3]) # (!AE1L3Q)))) ) ) ) # ( !AE2_read_latency_shift_reg[0] & ( !ZB1_readdata[3] & ( (!AE3_read_latency_shift_reg[0] & (((!YB1_readdata[3]) # (!AE1L3Q)))) # (AE3_read_latency_shift_reg[0] & (!AE3_av_readdata_pre[3] & ((!YB1_readdata[3]) # (!AE1L3Q)))) ) ) );


--TE1L99 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~86 at LABCELL_X29_Y10_N0
TE1L99 = ( AE4_av_readdata_pre[4] & ( EE2L1 & ( (!AE6_av_readdata_pre[4] & (!VE4L15 & ((!JE1_data_reg[4]) # (!ZD4_mem[0][52])))) ) ) ) # ( !AE4_av_readdata_pre[4] & ( EE2L1 & ( (!AE6_av_readdata_pre[4] & ((!JE1_data_reg[4]) # (!ZD4_mem[0][52]))) ) ) ) # ( AE4_av_readdata_pre[4] & ( !EE2L1 & ( (!VE4L15 & ((!JE1_data_reg[4]) # (!ZD4_mem[0][52]))) ) ) ) # ( !AE4_av_readdata_pre[4] & ( !EE2L1 & ( (!JE1_data_reg[4]) # (!ZD4_mem[0][52]) ) ) );


--TE1L100 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~87 at LABCELL_X29_Y10_N12
TE1L100 = ( !TE1L49 & ( (!JE1L36 & ((!AE6_av_readdata_pre[4]) # ((!EE2L1)))) # (JE1L36 & (((TE1L99)))) ) );


--TE1L101 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~88 at LABCELL_X29_Y10_N30
TE1L101 = ( AE4_av_readdata_pre[5] & ( JE1_data_reg[5] & ( (!ZD4_mem[0][52] & (!VE4L15 & ((!AE6_av_readdata_pre[5]) # (!EE2L1)))) ) ) ) # ( !AE4_av_readdata_pre[5] & ( JE1_data_reg[5] & ( (!ZD4_mem[0][52] & ((!AE6_av_readdata_pre[5]) # (!EE2L1))) ) ) ) # ( AE4_av_readdata_pre[5] & ( !JE1_data_reg[5] & ( (!VE4L15 & ((!AE6_av_readdata_pre[5]) # (!EE2L1))) ) ) ) # ( !AE4_av_readdata_pre[5] & ( !JE1_data_reg[5] & ( (!AE6_av_readdata_pre[5]) # (!EE2L1) ) ) );


--TE1L102 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~89 at LABCELL_X29_Y10_N9
TE1L102 = ( TE1L101 & ( (!TE1L56 & ((!EE2L1) # ((!AE6_av_readdata_pre[5]) # (JE1L36)))) ) ) # ( !TE1L101 & ( (!TE1L56 & (!JE1L36 & ((!EE2L1) # (!AE6_av_readdata_pre[5])))) ) );


--TE1L103 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~90 at LABCELL_X29_Y10_N54
TE1L103 = ( AE4_av_readdata_pre[6] & ( AE6_av_readdata_pre[6] & ( (!VE4L15 & (!EE2L1 & ((!ZD4_mem[0][52]) # (!JE1_data_reg[6])))) ) ) ) # ( !AE4_av_readdata_pre[6] & ( AE6_av_readdata_pre[6] & ( (!EE2L1 & ((!ZD4_mem[0][52]) # (!JE1_data_reg[6]))) ) ) ) # ( AE4_av_readdata_pre[6] & ( !AE6_av_readdata_pre[6] & ( (!VE4L15 & ((!ZD4_mem[0][52]) # (!JE1_data_reg[6]))) ) ) ) # ( !AE4_av_readdata_pre[6] & ( !AE6_av_readdata_pre[6] & ( (!ZD4_mem[0][52]) # (!JE1_data_reg[6]) ) ) );


--TE1L104 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~91 at LABCELL_X29_Y10_N48
TE1L104 = ( AE6_av_readdata_pre[6] & ( (!TE1L61 & ((!JE1L36 & (!EE2L1)) # (JE1L36 & ((TE1L103))))) ) ) # ( !AE6_av_readdata_pre[6] & ( (!TE1L61 & ((!JE1L36) # (TE1L103))) ) );


--TE1L105 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~92 at LABCELL_X33_Y10_N36
TE1L105 = ( AE3_av_readdata_pre[7] & ( ZB1_readdata[7] & ( (!AE3_read_latency_shift_reg[0] & (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[7])))) ) ) ) # ( !AE3_av_readdata_pre[7] & ( ZB1_readdata[7] & ( (!AE2_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[7]))) ) ) ) # ( AE3_av_readdata_pre[7] & ( !ZB1_readdata[7] & ( (!AE3_read_latency_shift_reg[0] & ((!AE1L3Q) # (!YB1_readdata[7]))) ) ) ) # ( !AE3_av_readdata_pre[7] & ( !ZB1_readdata[7] & ( (!AE1L3Q) # (!YB1_readdata[7]) ) ) );


--TE1L106 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~93 at MLABCELL_X28_Y8_N18
TE1L106 = ( AE4_av_readdata_pre[1] & ( AE10_read_latency_shift_reg[0] & ( (!AE10_av_readdata_pre[1] & (!VE4L15 & ((!JE1_data_reg[1]) # (!ZD4_mem[0][52])))) ) ) ) # ( !AE4_av_readdata_pre[1] & ( AE10_read_latency_shift_reg[0] & ( (!AE10_av_readdata_pre[1] & ((!JE1_data_reg[1]) # (!ZD4_mem[0][52]))) ) ) ) # ( AE4_av_readdata_pre[1] & ( !AE10_read_latency_shift_reg[0] & ( (!VE4L15 & ((!JE1_data_reg[1]) # (!ZD4_mem[0][52]))) ) ) ) # ( !AE4_av_readdata_pre[1] & ( !AE10_read_latency_shift_reg[0] & ( (!JE1_data_reg[1]) # (!ZD4_mem[0][52]) ) ) );


--TE1L107 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~94 at MLABCELL_X28_Y8_N0
TE1L107 = ( AE10_read_latency_shift_reg[0] & ( (!TE1L74 & ((!JE1L36 & ((!AE10_av_readdata_pre[1]))) # (JE1L36 & (TE1L106)))) ) ) # ( !AE10_read_latency_shift_reg[0] & ( (!TE1L74 & ((!JE1L36) # (TE1L106))) ) );


--TE1L108 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~95 at MLABCELL_X34_Y12_N48
TE1L108 = ( YB1_readdata[8] & ( ZB1_readdata[8] & ( (!AE1L3Q & (!AE2_read_latency_shift_reg[0] & ((!AE3_read_latency_shift_reg[0]) # (!AE3_av_readdata_pre[8])))) ) ) ) # ( !YB1_readdata[8] & ( ZB1_readdata[8] & ( (!AE2_read_latency_shift_reg[0] & ((!AE3_read_latency_shift_reg[0]) # (!AE3_av_readdata_pre[8]))) ) ) ) # ( YB1_readdata[8] & ( !ZB1_readdata[8] & ( (!AE1L3Q & ((!AE3_read_latency_shift_reg[0]) # (!AE3_av_readdata_pre[8]))) ) ) ) # ( !YB1_readdata[8] & ( !ZB1_readdata[8] & ( (!AE3_read_latency_shift_reg[0]) # (!AE3_av_readdata_pre[8]) ) ) );


--TE1L109 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~96 at LABCELL_X36_Y8_N54
TE1L109 = ( AE6_av_readdata_pre[17] & ( !TE1L90 & ( (!TE1L40 & (!EE2L1 & ((!AE3_av_readdata_pre[17]) # (!AE3_read_latency_shift_reg[0])))) ) ) ) # ( !AE6_av_readdata_pre[17] & ( !TE1L90 & ( (!TE1L40 & ((!AE3_av_readdata_pre[17]) # (!AE3_read_latency_shift_reg[0]))) ) ) );


--TE1L110 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~97 at LABCELL_X30_Y8_N6
TE1L110 = ( TE1L86 & ( ((ZD10_out_payload[1] & TE1L85)) # (AE4_av_readdata_pre[1]) ) ) # ( !TE1L86 & ( (ZD10_out_payload[1] & TE1L85) ) );


--JF1L1062 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~32 at LABCELL_X33_Y11_N0
JF1L1062 = ( !YB1_readdata[23] & ( AE1L3Q & ( (!EE2L1 & (((!TE1L86) # (!AE4_av_readdata_pre[7])))) # (EE2L1 & (!AE6_av_readdata_pre[23] & ((!TE1L86) # (!AE4_av_readdata_pre[7])))) ) ) ) # ( YB1_readdata[23] & ( !AE1L3Q & ( (!EE2L1 & (((!TE1L86) # (!AE4_av_readdata_pre[7])))) # (EE2L1 & (!AE6_av_readdata_pre[23] & ((!TE1L86) # (!AE4_av_readdata_pre[7])))) ) ) ) # ( !YB1_readdata[23] & ( !AE1L3Q & ( (!EE2L1 & (((!TE1L86) # (!AE4_av_readdata_pre[7])))) # (EE2L1 & (!AE6_av_readdata_pre[23] & ((!TE1L86) # (!AE4_av_readdata_pre[7])))) ) ) );


--TE1L111 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~98 at LABCELL_X33_Y11_N54
TE1L111 = ( !YB1_readdata[24] & ( AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[24])))) # (TE1L86 & (!AE4_av_readdata_pre[8] & ((!EE2L1) # (!AE6_av_readdata_pre[24])))) ) ) ) # ( YB1_readdata[24] & ( !AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[24])))) # (TE1L86 & (!AE4_av_readdata_pre[8] & ((!EE2L1) # (!AE6_av_readdata_pre[24])))) ) ) ) # ( !YB1_readdata[24] & ( !AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[24])))) # (TE1L86 & (!AE4_av_readdata_pre[8] & ((!EE2L1) # (!AE6_av_readdata_pre[24])))) ) ) );


--TE1L112 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~99 at LABCELL_X33_Y11_N36
TE1L112 = ( !YB1_readdata[25] & ( AE1L3Q & ( (!EE2L1 & (((!TE1L86) # (!AE4_av_readdata_pre[9])))) # (EE2L1 & (!AE6_av_readdata_pre[25] & ((!TE1L86) # (!AE4_av_readdata_pre[9])))) ) ) ) # ( YB1_readdata[25] & ( !AE1L3Q & ( (!EE2L1 & (((!TE1L86) # (!AE4_av_readdata_pre[9])))) # (EE2L1 & (!AE6_av_readdata_pre[25] & ((!TE1L86) # (!AE4_av_readdata_pre[9])))) ) ) ) # ( !YB1_readdata[25] & ( !AE1L3Q & ( (!EE2L1 & (((!TE1L86) # (!AE4_av_readdata_pre[9])))) # (EE2L1 & (!AE6_av_readdata_pre[25] & ((!TE1L86) # (!AE4_av_readdata_pre[9])))) ) ) );


--TE1L113 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~100 at LABCELL_X33_Y11_N42
TE1L113 = ( !YB1_readdata[26] & ( AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[26])))) # (TE1L86 & (!AE4_av_readdata_pre[10] & ((!EE2L1) # (!AE6_av_readdata_pre[26])))) ) ) ) # ( YB1_readdata[26] & ( !AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[26])))) # (TE1L86 & (!AE4_av_readdata_pre[10] & ((!EE2L1) # (!AE6_av_readdata_pre[26])))) ) ) ) # ( !YB1_readdata[26] & ( !AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[26])))) # (TE1L86 & (!AE4_av_readdata_pre[10] & ((!EE2L1) # (!AE6_av_readdata_pre[26])))) ) ) );


--TE1L114 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~101 at LABCELL_X33_Y11_N30
TE1L114 = ( YB1_readdata[27] & ( EE2L1 & ( (!AE6_av_readdata_pre[27] & (!AE1L3Q & ((!AE4_av_readdata_pre[11]) # (!TE1L86)))) ) ) ) # ( !YB1_readdata[27] & ( EE2L1 & ( (!AE6_av_readdata_pre[27] & ((!AE4_av_readdata_pre[11]) # (!TE1L86))) ) ) ) # ( YB1_readdata[27] & ( !EE2L1 & ( (!AE1L3Q & ((!AE4_av_readdata_pre[11]) # (!TE1L86))) ) ) ) # ( !YB1_readdata[27] & ( !EE2L1 & ( (!AE4_av_readdata_pre[11]) # (!TE1L86) ) ) );


--TE1L115 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~102 at LABCELL_X33_Y11_N48
TE1L115 = ( YB1_readdata[28] & ( AE6_av_readdata_pre[28] & ( (!EE2L1 & (!AE1L3Q & ((!TE1L86) # (!AE4_av_readdata_pre[12])))) ) ) ) # ( !YB1_readdata[28] & ( AE6_av_readdata_pre[28] & ( (!EE2L1 & ((!TE1L86) # (!AE4_av_readdata_pre[12]))) ) ) ) # ( YB1_readdata[28] & ( !AE6_av_readdata_pre[28] & ( (!AE1L3Q & ((!TE1L86) # (!AE4_av_readdata_pre[12]))) ) ) ) # ( !YB1_readdata[28] & ( !AE6_av_readdata_pre[28] & ( (!TE1L86) # (!AE4_av_readdata_pre[12]) ) ) );


--TE1L116 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~103 at LABCELL_X33_Y9_N0
TE1L116 = ( AE6_av_readdata_pre[29] & ( (!EE2L1 & (!TE1L40 & ((!AE1L3Q) # (!YB1_readdata[29])))) ) ) # ( !AE6_av_readdata_pre[29] & ( (!TE1L40 & ((!AE1L3Q) # (!YB1_readdata[29]))) ) );


--TE1L117 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~104 at LABCELL_X33_Y8_N45
TE1L117 = ( AE4_av_readdata_pre[13] & ( TE1L86 ) );


--TE1L118 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~105 at LABCELL_X33_Y9_N3
TE1L118 = ( !TE1L40 & ( (!AE1L3Q & ((!EE2L1) # ((!AE6_av_readdata_pre[30])))) # (AE1L3Q & (!YB1_readdata[30] & ((!EE2L1) # (!AE6_av_readdata_pre[30])))) ) );


--TE1L119 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~106 at LABCELL_X31_Y10_N54
TE1L119 = ( AE4_av_readdata_pre[14] & ( TE1L86 ) );


--TE1L120 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~107 at LABCELL_X33_Y11_N6
TE1L120 = ( !YB1_readdata[31] & ( AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[31])))) # (TE1L86 & (!AE4_av_readdata_pre[15] & ((!EE2L1) # (!AE6_av_readdata_pre[31])))) ) ) ) # ( YB1_readdata[31] & ( !AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[31])))) # (TE1L86 & (!AE4_av_readdata_pre[15] & ((!EE2L1) # (!AE6_av_readdata_pre[31])))) ) ) ) # ( !YB1_readdata[31] & ( !AE1L3Q & ( (!TE1L86 & (((!EE2L1) # (!AE6_av_readdata_pre[31])))) # (TE1L86 & (!AE4_av_readdata_pre[15] & ((!EE2L1) # (!AE6_av_readdata_pre[31])))) ) ) );


--QG1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]~0 at LABCELL_X36_Y6_N24
QG1L4 = ( JF1_F_pc[13] & ( (!YE2L6Q & (!YE2_top_priority_reg[0] & ((JF1_W_alu_result[15])))) # (YE2L6Q & (((JF1_W_alu_result[15]) # (GE2L21)))) ) ) # ( !JF1_F_pc[13] & ( (JF1_W_alu_result[15] & ((!YE2_top_priority_reg[0]) # ((YE2L6Q & !GE2L21)))) ) );


--ME1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[6]~5 at MLABCELL_X34_Y6_N33
ME1L23 = ( JF1_W_alu_result[5] & ( (!JF1_W_alu_result[4] & ((!JF1_W_alu_result[6]) # (JF1_W_alu_result[3]))) ) ) # ( !JF1_W_alu_result[5] & ( JF1_W_alu_result[6] ) );


--JF1L999 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~26 at LABCELL_X31_Y9_N48
JF1L999 = ( JE2_data_reg[11] & ( ZD4_mem[0][52] & ( (!ZD9_mem[0][52] & (!JE1_data_reg[11] & ((!VE4L15) # (!AE4_av_readdata_pre[11])))) ) ) ) # ( !JE2_data_reg[11] & ( ZD4_mem[0][52] & ( (!JE1_data_reg[11] & ((!VE4L15) # (!AE4_av_readdata_pre[11]))) ) ) ) # ( JE2_data_reg[11] & ( !ZD4_mem[0][52] & ( (!ZD9_mem[0][52] & ((!VE4L15) # (!AE4_av_readdata_pre[11]))) ) ) ) # ( !JE2_data_reg[11] & ( !ZD4_mem[0][52] & ( (!VE4L15) # (!AE4_av_readdata_pre[11]) ) ) );


--JF1L1000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~27 at LABCELL_X31_Y9_N21
JF1L1000 = ( ZD9_mem[0][52] & ( (!JE1L36 & !JE2_data_reg[11]) ) ) # ( !ZD9_mem[0][52] & ( !JE1L36 ) );


--JF1L1001 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28 at LABCELL_X31_Y9_N45
JF1L1001 = ( JE1L36 & ( JE1_data_reg[11] & ( (!ZD4_mem[0][52] & (!JE2L35 & ((!VE4L15) # (!AE4_av_readdata_pre[11])))) ) ) ) # ( !JE1L36 & ( JE1_data_reg[11] & ( !JE2L35 ) ) ) # ( JE1L36 & ( !JE1_data_reg[11] & ( (!JE2L35 & ((!VE4L15) # (!AE4_av_readdata_pre[11]))) ) ) ) # ( !JE1L36 & ( !JE1_data_reg[11] & ( !JE2L35 ) ) );


--JF1L1002 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~29 at LABCELL_X31_Y9_N24
JF1L1002 = ( JF1L999 & ( (VE9L15 & (ZD10_out_payload[11] & !JF1L1001)) ) ) # ( !JF1L999 & ( (!JF1L1001 & ((!JF1L1000) # ((VE9L15 & ZD10_out_payload[11])))) ) );


--DD1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[11]~0 at LABCELL_X33_Y13_N36
DD1L11 = ( CD1_rom_address[0] & ( CD1_rom_address[2] & ( (!CD1_rom_address[5] & (!CD1_rom_address[4] $ (((!CD1_rom_address[1] & CD1_rom_address[3]))))) # (CD1_rom_address[5] & ((!CD1_rom_address[4] & (!CD1_rom_address[1])) # (CD1_rom_address[4] & (CD1_rom_address[1] & !CD1_rom_address[3])))) ) ) ) # ( !CD1_rom_address[0] & ( CD1_rom_address[2] & ( (!CD1_rom_address[4] & (!CD1_rom_address[3] $ (((!CD1_rom_address[5]) # (!CD1_rom_address[1]))))) # (CD1_rom_address[4] & (CD1_rom_address[1] & ((!CD1_rom_address[5]) # (!CD1_rom_address[3])))) ) ) ) # ( CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (!CD1_rom_address[1] & ((!CD1_rom_address[4]) # ((!CD1_rom_address[5] & CD1_rom_address[3])))) # (CD1_rom_address[1] & (!CD1_rom_address[3] & ((!CD1_rom_address[5]) # (CD1_rom_address[4])))) ) ) ) # ( !CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (!CD1_rom_address[5] & (CD1_rom_address[4] & (!CD1_rom_address[1] $ (CD1_rom_address[3])))) # (CD1_rom_address[5] & (((CD1_rom_address[1] & !CD1_rom_address[3])))) ) ) );


--DD1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[12]~1 at LABCELL_X31_Y13_N48
DD1L12 = ( CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1L40Q & ((!CD1_rom_address[0] & ((CD1_rom_address[2]))) # (CD1_rom_address[0] & (CD1_rom_address[4] & !CD1_rom_address[2])))) # (CD1L40Q & (!CD1_rom_address[4] & ((!CD1_rom_address[0]) # (CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1_rom_address[0] & ((!CD1L40Q) # (!CD1_rom_address[4] $ (!CD1_rom_address[2])))) # (CD1_rom_address[0] & ((!CD1_rom_address[2]) # ((!CD1_rom_address[4] & !CD1L40Q)))) ) ) ) # ( CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (!CD1_rom_address[0] & (CD1_rom_address[4] & (!CD1_rom_address[2] $ (!CD1L40Q)))) # (CD1_rom_address[0] & (!CD1L40Q & ((CD1_rom_address[2]) # (CD1_rom_address[4])))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (!CD1_rom_address[2] & (CD1_rom_address[4] & ((CD1L40Q) # (CD1_rom_address[0])))) # (CD1_rom_address[2] & ((!CD1_rom_address[4] $ (!CD1L40Q)))) ) ) );


--DD1L13 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[13]~2 at LABCELL_X31_Y13_N54
DD1L13 = ( CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1L40Q & (!CD1_rom_address[4] $ (((!CD1_rom_address[0]) # (!CD1_rom_address[2]))))) # (CD1L40Q & (!CD1_rom_address[4] & (!CD1_rom_address[0] $ (CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1_rom_address[2] & (((CD1_rom_address[4] & !CD1L40Q)))) # (CD1_rom_address[2] & ((!CD1_rom_address[4] $ (CD1L40Q)) # (CD1_rom_address[0]))) ) ) ) # ( CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (!CD1_rom_address[4] & (((!CD1_rom_address[2] & CD1L40Q)))) # (CD1_rom_address[4] & ((!CD1_rom_address[2] & (!CD1_rom_address[0])) # (CD1_rom_address[2] & ((!CD1L40Q))))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (!CD1_rom_address[2] & (CD1_rom_address[4] & ((!CD1_rom_address[0]) # (!CD1L40Q)))) # (CD1_rom_address[2] & ((!CD1_rom_address[4] $ (CD1L40Q)))) ) ) );


--DD1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[14]~3 at LABCELL_X33_Y13_N42
DD1L14 = ( CD1_rom_address[0] & ( CD1_rom_address[2] & ( (!CD1_rom_address[1] & (!CD1_rom_address[3] & (!CD1_rom_address[5] $ (!CD1_rom_address[4])))) # (CD1_rom_address[1] & (!CD1_rom_address[5] $ ((!CD1_rom_address[4])))) ) ) ) # ( !CD1_rom_address[0] & ( CD1_rom_address[2] & ( (!CD1_rom_address[5] & (CD1_rom_address[4] & ((!CD1_rom_address[3])))) # (CD1_rom_address[5] & (!CD1_rom_address[4] & ((!CD1_rom_address[1]) # (!CD1_rom_address[3])))) ) ) ) # ( CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (!CD1_rom_address[4] & ((!CD1_rom_address[3] & (CD1_rom_address[5])) # (CD1_rom_address[3] & ((!CD1_rom_address[1]))))) ) ) ) # ( !CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (!CD1_rom_address[5] & (((!CD1_rom_address[1] & CD1_rom_address[3])))) # (CD1_rom_address[5] & ((!CD1_rom_address[4]) # ((!CD1_rom_address[1] & !CD1_rom_address[3])))) ) ) );


--GD1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~3 at LABCELL_X33_Y13_N12
GD1L4 = ( CD1_rom_address[0] & ( CD1_rom_address[2] & ( (!CD1_rom_address[5] & (CD1_rom_address[4] & CD1_rom_address[3])) # (CD1_rom_address[5] & ((!CD1_rom_address[3]))) ) ) ) # ( !CD1_rom_address[0] & ( CD1_rom_address[2] & ( (!CD1_rom_address[5] & (CD1_rom_address[4] & ((CD1_rom_address[3])))) # (CD1_rom_address[5] & ((!CD1_rom_address[3]) # ((!CD1_rom_address[4] & !CD1_rom_address[1])))) ) ) ) # ( CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (!CD1_rom_address[5] & (CD1_rom_address[4] & ((CD1_rom_address[3])))) # (CD1_rom_address[5] & ((!CD1_rom_address[3]) # ((!CD1_rom_address[4] & !CD1_rom_address[1])))) ) ) ) # ( !CD1_rom_address[0] & ( !CD1_rom_address[2] & ( (!CD1_rom_address[5] & (CD1_rom_address[4] & (CD1_rom_address[1] & CD1_rom_address[3]))) # (CD1_rom_address[5] & ((!CD1_rom_address[4]) # (!CD1_rom_address[1] $ (!CD1_rom_address[3])))) ) ) );


--DD1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[2]~4 at LABCELL_X29_Y13_N33
DD1L4 = ( CD1_rom_address[3] & ( CD1_rom_address[0] & ( (!CD1L40Q & (CD1_rom_address[1] & (CD1_rom_address[4] & !CD1_rom_address[2]))) ) ) ) # ( !CD1_rom_address[3] & ( CD1_rom_address[0] & ( (!CD1_rom_address[2] & (!CD1L40Q $ (((CD1_rom_address[1] & CD1_rom_address[4]))))) # (CD1_rom_address[2] & (!CD1L40Q & (!CD1_rom_address[1] $ (CD1_rom_address[4])))) ) ) ) # ( CD1_rom_address[3] & ( !CD1_rom_address[0] & ( (CD1_rom_address[1] & (!CD1_rom_address[4] & (!CD1L40Q $ (!CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1_rom_address[0] & ( (!CD1_rom_address[4] & ((!CD1L40Q & ((!CD1_rom_address[2]))) # (CD1L40Q & (!CD1_rom_address[1])))) # (CD1_rom_address[4] & (CD1_rom_address[2] & (!CD1L40Q $ (CD1_rom_address[1])))) ) ) );


--DD1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[8]~5 at LABCELL_X29_Y13_N0
DD1L10 = ( !CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[0] & (CD1_rom_address[3])) # (CD1_rom_address[0] & (CD1_rom_address[1] & (!CD1_rom_address[3] $ (!CD1_rom_address[2])))) ) ) ) # ( CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[0] & (!CD1_rom_address[2] & ((CD1_rom_address[1]) # (CD1_rom_address[3])))) # (CD1_rom_address[0] & (((CD1_rom_address[2] & CD1_rom_address[1])))) ) ) ) # ( !CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[0] & (!CD1_rom_address[3] & (CD1_rom_address[2] & !CD1_rom_address[1]))) # (CD1_rom_address[0] & (CD1_rom_address[3] & (!CD1_rom_address[2] & CD1_rom_address[1]))) ) ) );


--DD1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[7]~6 at LABCELL_X29_Y13_N54
DD1L9 = ( CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[0] & ((!CD1_rom_address[2] & ((!CD1_rom_address[1]))) # (CD1_rom_address[2] & (!CD1_rom_address[3])))) # (CD1_rom_address[0] & (!CD1_rom_address[3] & ((CD1_rom_address[1])))) ) ) ) # ( !CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[2] & ((!CD1_rom_address[1] & ((CD1_rom_address[3]))) # (CD1_rom_address[1] & (!CD1_rom_address[0])))) # (CD1_rom_address[2] & (!CD1_rom_address[0] & (CD1_rom_address[3]))) ) ) ) # ( CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[2] & (!CD1_rom_address[1] & (!CD1_rom_address[0] $ (!CD1_rom_address[3])))) ) ) ) # ( !CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[0] & (CD1_rom_address[1] & (!CD1_rom_address[3] $ (CD1_rom_address[2])))) # (CD1_rom_address[0] & (!CD1_rom_address[1] $ (((!CD1_rom_address[3]) # (!CD1_rom_address[2]))))) ) ) );


--DD1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[6]~7 at LABCELL_X29_Y13_N12
DD1L8 = ( CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[3] & (!CD1_rom_address[0] $ (!CD1_rom_address[2]))) ) ) ) # ( !CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[0] & (((!CD1_rom_address[2] & CD1_rom_address[1])) # (CD1_rom_address[3]))) # (CD1_rom_address[0] & (!CD1_rom_address[2] & (!CD1_rom_address[3] $ (CD1_rom_address[1])))) ) ) ) # ( CD1L40Q & ( !CD1_rom_address[4] & ( (CD1_rom_address[3] & (CD1_rom_address[1] & (!CD1_rom_address[0] $ (CD1_rom_address[2])))) ) ) ) # ( !CD1L40Q & ( !CD1_rom_address[4] & ( (CD1_rom_address[1] & ((!CD1_rom_address[3] & ((!CD1_rom_address[2]))) # (CD1_rom_address[3] & (!CD1_rom_address[0] & CD1_rom_address[2])))) ) ) );


--DD1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[5]~8 at LABCELL_X29_Y13_N6
DD1L7 = ( CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[0] & (CD1_rom_address[3] & (!CD1_rom_address[2] & !CD1_rom_address[1]))) # (CD1_rom_address[0] & (!CD1_rom_address[3] & (CD1_rom_address[2]))) ) ) ) # ( !CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[3] & (!CD1_rom_address[0] $ (!CD1_rom_address[2] $ (CD1_rom_address[1])))) # (CD1_rom_address[3] & ((!CD1_rom_address[2] & ((!CD1_rom_address[1]))) # (CD1_rom_address[2] & (!CD1_rom_address[0])))) ) ) ) # ( CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[0] & ((!CD1_rom_address[3] & (!CD1_rom_address[2] & !CD1_rom_address[1])) # (CD1_rom_address[3] & (!CD1_rom_address[2] $ (!CD1_rom_address[1]))))) # (CD1_rom_address[0] & (CD1_rom_address[3] & (!CD1_rom_address[2] & !CD1_rom_address[1]))) ) ) ) # ( !CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[2] & (((!CD1_rom_address[3])))) # (CD1_rom_address[2] & (!CD1_rom_address[0] & (!CD1_rom_address[3] $ (CD1_rom_address[1])))) ) ) );


--DD1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[4]~9 at LABCELL_X29_Y13_N36
DD1L6 = ( CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[0] & (!CD1_rom_address[3] & (!CD1_rom_address[2] & !CD1_rom_address[1]))) ) ) ) # ( !CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[2] & ((!CD1_rom_address[0] & (!CD1_rom_address[3] & CD1_rom_address[1])) # (CD1_rom_address[0] & (CD1_rom_address[3])))) ) ) ) # ( CD1L40Q & ( !CD1_rom_address[4] & ( (CD1_rom_address[3] & (CD1_rom_address[2] & (!CD1_rom_address[0] $ (CD1_rom_address[1])))) ) ) ) # ( !CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[2] & ((!CD1_rom_address[3]) # ((CD1_rom_address[0] & CD1_rom_address[1])))) # (CD1_rom_address[2] & (!CD1_rom_address[0] & ((!CD1_rom_address[1]) # (CD1_rom_address[3])))) ) ) );


--DD1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[3]~10 at LABCELL_X29_Y13_N18
DD1L5 = ( CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[3] & ((!CD1_rom_address[1]) # (!CD1_rom_address[0] $ (CD1_rom_address[2])))) # (CD1_rom_address[3] & (!CD1_rom_address[0] & (!CD1_rom_address[2] & !CD1_rom_address[1]))) ) ) ) # ( !CD1L40Q & ( CD1_rom_address[4] & ( (!CD1_rom_address[0] & ((!CD1_rom_address[3] & (!CD1_rom_address[2] & CD1_rom_address[1])) # (CD1_rom_address[3] & (CD1_rom_address[2] & !CD1_rom_address[1])))) # (CD1_rom_address[0] & (!CD1_rom_address[2] & (!CD1_rom_address[3] $ (CD1_rom_address[1])))) ) ) ) # ( CD1L40Q & ( !CD1_rom_address[4] & ( (!CD1_rom_address[3] & (!CD1_rom_address[0] & (!CD1_rom_address[2] & CD1_rom_address[1]))) # (CD1_rom_address[3] & (CD1_rom_address[2] & (!CD1_rom_address[0] $ (CD1_rom_address[1])))) ) ) ) # ( !CD1L40Q & ( !CD1_rom_address[4] & ( (CD1_rom_address[2] & ((!CD1_rom_address[1]) # ((!CD1_rom_address[0] & CD1_rom_address[3])))) ) ) );


--DD1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[1]~11 at LABCELL_X29_Y13_N51
DD1L3 = ( CD1_rom_address[3] & ( CD1_rom_address[0] & ( (!CD1_rom_address[4] & ((!CD1L40Q & (!CD1_rom_address[1])) # (CD1L40Q & (CD1_rom_address[1] & !CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( CD1_rom_address[0] & ( (!CD1L40Q & (CD1_rom_address[1] & ((!CD1_rom_address[4]) # (CD1_rom_address[2])))) # (CD1L40Q & ((!CD1_rom_address[1] & ((!CD1_rom_address[2]))) # (CD1_rom_address[1] & (CD1_rom_address[4])))) ) ) ) # ( CD1_rom_address[3] & ( !CD1_rom_address[0] & ( (!CD1_rom_address[1] & (((CD1_rom_address[4] & !CD1_rom_address[2])))) # (CD1_rom_address[1] & (!CD1L40Q & (!CD1_rom_address[4] $ (!CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1_rom_address[0] & ( (!CD1_rom_address[1] & (CD1_rom_address[2] & (!CD1L40Q $ (CD1_rom_address[4])))) # (CD1_rom_address[1] & (!CD1_rom_address[2] $ (((CD1_rom_address[4]) # (CD1L40Q))))) ) ) );


--GD1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~4 at LABCELL_X31_Y13_N36
GD1L5 = ( CD1_rom_address[3] & ( CD1_rom_address[1] & ( (!CD1_rom_address[4]) # (!CD1L40Q) ) ) ) # ( !CD1_rom_address[3] & ( CD1_rom_address[1] & ( (CD1L40Q) # (CD1_rom_address[4]) ) ) ) # ( CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (!CD1_rom_address[4] & (((CD1L40Q) # (CD1_rom_address[2])))) # (CD1_rom_address[4] & ((!CD1L40Q) # ((!CD1_rom_address[0] & !CD1_rom_address[2])))) ) ) ) # ( !CD1_rom_address[3] & ( !CD1_rom_address[1] & ( (CD1L40Q) # (CD1_rom_address[4]) ) ) );


--JF1L267 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X45_Y5_N0
JF1L267 = ( !JF1_D_iw[15] & ( JF1_D_iw[11] & ( (JF1_D_iw[16] & (!JF1_D_iw[14] & JF1_D_iw[13])) ) ) ) # ( !JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (JF1_D_iw[16] & (JF1_D_iw[13] & !JF1_D_iw[12])) ) ) );


--JF1L284 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X45_Y5_N9
JF1L284 = ( JF1_D_iw[15] & ( JF1_D_iw[14] & ( (JF1_D_iw[13] & (!JF1_D_iw[12] & (JF1_D_iw[11] & JF1_D_iw[16]))) ) ) ) # ( JF1_D_iw[15] & ( !JF1_D_iw[14] & ( (JF1_D_iw[13] & (!JF1_D_iw[12] & JF1_D_iw[16])) ) ) ) # ( !JF1_D_iw[15] & ( !JF1_D_iw[14] & ( (JF1_D_iw[13] & (JF1_D_iw[16] & ((!JF1_D_iw[12]) # (JF1_D_iw[11])))) ) ) );


--JF1L354 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X43_Y8_N48
JF1L354 = ( JF1_D_iw[0] & ( (JF1_D_iw[2] & (!JF1_D_iw[1] & ((!JF1_D_iw[3]) # (!JF1_D_iw[4])))) ) );


--JF1L285 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X40_Y6_N57
JF1L285 = ( JF1_D_iw[15] & ( (JF1_D_iw[13] & (!JF1_D_iw[16] & (!JF1_D_iw[12] & JF1_D_iw[14]))) ) ) # ( !JF1_D_iw[15] & ( (JF1_D_iw[13] & (JF1_D_iw[16] & (!JF1_D_iw[12] & JF1_D_iw[14]))) ) );


--JF1L263 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X43_Y7_N30
JF1L263 = ( JF1_D_iw[13] & ( !JF1_D_iw[12] & ( (!JF1_D_iw[15] & (((JF1_D_iw[11] & !JF1_D_iw[16])))) # (JF1_D_iw[15] & (JF1_D_iw[16] & ((!JF1_D_iw[14]) # (JF1_D_iw[11])))) ) ) );


--JF1L245 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X37_Y7_N42
JF1L245 = ( !JF1_D_iw[3] & ( (JF1_D_iw[4] & (!JF1_D_iw[0] & (!JF1_D_iw[1] $ (JF1_D_iw[2])))) ) );


--JF1L246 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X45_Y5_N36
JF1L246 = ( JF1_D_iw[15] & ( JF1_D_iw[11] & ( (JF1_D_iw[16] & (JF1_D_iw[14] & (!JF1_D_iw[13] & !JF1_D_iw[12]))) ) ) ) # ( JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (!JF1_D_iw[14] & (!JF1_D_iw[13] & !JF1_D_iw[12])) ) ) ) # ( !JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (JF1_D_iw[14] & (!JF1_D_iw[13] & !JF1_D_iw[12])) ) ) );


--JF1L268 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X45_Y8_N54
JF1L268 = ( JF1_D_iw[1] & ( JF1_D_iw[5] & ( (!JF1_D_iw[3] & (!JF1_D_iw[4] & (!JF1_D_iw[0] & !JF1_D_iw[2]))) ) ) ) # ( !JF1_D_iw[1] & ( JF1_D_iw[5] & ( (!JF1_D_iw[4] & (JF1_D_iw[0] & !JF1_D_iw[2])) ) ) ) # ( JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (JF1_D_iw[3] & (JF1_D_iw[4] & (JF1_D_iw[0] & JF1_D_iw[2]))) ) ) ) # ( !JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (JF1_D_iw[3] & (JF1_D_iw[4] & (JF1_D_iw[0] & JF1_D_iw[2]))) ) ) );


--JF1L269 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X45_Y8_N24
JF1L269 = ( JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[0] & (!JF1_D_iw[2] & ((JF1_D_iw[3]) # (JF1_D_iw[4])))) ) ) ) # ( !JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (JF1_D_iw[0] & (!JF1_D_iw[2] & ((JF1_D_iw[3]) # (JF1_D_iw[4])))) ) ) );


--JF1L270 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X45_Y8_N6
JF1L270 = ( JF1_D_iw[1] & ( JF1_D_iw[5] & ( (JF1_D_iw[3] & (JF1_D_iw[4] & JF1_D_iw[2])) ) ) ) # ( !JF1_D_iw[1] & ( JF1_D_iw[5] & ( (JF1_D_iw[4] & ((!JF1_D_iw[3] & (JF1_D_iw[0] & !JF1_D_iw[2])) # (JF1_D_iw[3] & ((!JF1_D_iw[2]) # (JF1_D_iw[0]))))) ) ) );


--JF1L256 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X45_Y5_N6
JF1L256 = ( JF1_D_iw[14] & ( JF1_D_iw[15] & ( (JF1_D_iw[13] & (!JF1_D_iw[12] & (JF1_D_iw[16] & JF1_D_iw[11]))) ) ) ) # ( JF1_D_iw[14] & ( !JF1_D_iw[15] & ( (JF1_D_iw[13] & (!JF1_D_iw[12] & JF1_D_iw[16])) ) ) ) # ( !JF1_D_iw[14] & ( !JF1_D_iw[15] & ( (JF1_D_iw[13] & (JF1_D_iw[16] & ((!JF1_D_iw[12]) # (JF1_D_iw[11])))) ) ) );


--JF1L257 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X45_Y5_N18
JF1L257 = ( JF1_D_iw[15] & ( JF1_D_iw[11] & ( (!JF1_D_iw[12] & (!JF1_D_iw[16] & ((!JF1_D_iw[14]) # (!JF1_D_iw[13])))) # (JF1_D_iw[12] & (((JF1_D_iw[16] & !JF1_D_iw[14])) # (JF1_D_iw[13]))) ) ) ) # ( !JF1_D_iw[15] & ( JF1_D_iw[11] & ( (!JF1_D_iw[16] & (((JF1_D_iw[13] & JF1_D_iw[12])))) # (JF1_D_iw[16] & ((!JF1_D_iw[14] & (!JF1_D_iw[13])) # (JF1_D_iw[14] & ((JF1_D_iw[12]))))) ) ) ) # ( JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (!JF1_D_iw[16] & (!JF1_D_iw[14] & (JF1_D_iw[13] & !JF1_D_iw[12]))) # (JF1_D_iw[16] & (!JF1_D_iw[14] $ (((!JF1_D_iw[12]) # (JF1_D_iw[13]))))) ) ) ) # ( !JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (!JF1_D_iw[13] & (!JF1_D_iw[12] $ (((JF1_D_iw[14]) # (JF1_D_iw[16]))))) ) ) );


--JF1L258 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X40_Y8_N36
JF1L258 = ( JF1_D_iw[16] & ( JF1_D_iw[14] & ( (JF1_D_iw[12] & (!JF1_D_iw[15] & !JF1_D_iw[13])) ) ) ) # ( !JF1_D_iw[16] & ( JF1_D_iw[14] & ( (JF1_D_iw[11] & (!JF1_D_iw[12] & (JF1_D_iw[15] & !JF1_D_iw[13]))) ) ) ) # ( JF1_D_iw[16] & ( !JF1_D_iw[14] & ( (!JF1_D_iw[15] & (!JF1_D_iw[13] & ((JF1_D_iw[12]) # (JF1_D_iw[11])))) ) ) );


--JF1L259 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X40_Y8_N6
JF1L259 = ( !JF1_D_iw[16] & ( JF1_D_iw[14] & ( (JF1_D_iw[12] & (!JF1_D_iw[15] & (!JF1_D_iw[11] $ (JF1_D_iw[13])))) ) ) ) # ( !JF1_D_iw[16] & ( !JF1_D_iw[14] & ( (!JF1_D_iw[12] & (!JF1_D_iw[15] $ (((JF1_D_iw[13]) # (JF1_D_iw[11]))))) ) ) );


--JF1L260 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X40_Y8_N48
JF1L260 = ( JF1_D_iw[16] & ( JF1_D_iw[14] & ( (!JF1_D_iw[11] & (!JF1_D_iw[12] & (JF1_D_iw[15]))) # (JF1_D_iw[11] & (JF1_D_iw[12] & (!JF1_D_iw[15] & JF1_D_iw[13]))) ) ) ) # ( JF1_D_iw[16] & ( !JF1_D_iw[14] & ( (JF1_D_iw[12] & (JF1_D_iw[15] & ((!JF1_D_iw[13]) # (JF1_D_iw[11])))) ) ) );


--JF1L296 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X40_Y8_N18
JF1L296 = ( !JF1_D_iw[16] & ( JF1_D_iw[14] & ( (JF1_D_iw[11] & (!JF1_D_iw[12] & JF1_D_iw[13])) ) ) ) # ( !JF1_D_iw[16] & ( !JF1_D_iw[14] & ( (JF1_D_iw[11] & (!JF1_D_iw[12] & (!JF1_D_iw[15] & JF1_D_iw[13]))) ) ) );


--JF1L273 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X37_Y7_N54
JF1L273 = ( JF1_D_iw[0] & ( (JF1_D_iw[1] & ((!JF1_D_iw[4]) # ((!JF1_D_iw[3] & JF1_D_iw[2])))) ) );


--JF1L241 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X45_Y7_N54
JF1L241 = ( JF1_D_iw[1] & ( JF1_D_iw[5] & ( (!JF1_D_iw[0] & ((!JF1_D_iw[4] & ((JF1_D_iw[2]))) # (JF1_D_iw[4] & (JF1_D_iw[3] & !JF1_D_iw[2])))) ) ) ) # ( !JF1_D_iw[1] & ( JF1_D_iw[5] & ( (!JF1_D_iw[4] & (!JF1_D_iw[2] & !JF1_D_iw[0])) ) ) ) # ( JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (JF1_D_iw[2] & (!JF1_D_iw[0] & ((!JF1_D_iw[4]) # (JF1_D_iw[3])))) ) ) ) # ( !JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (JF1_D_iw[3] & (!JF1_D_iw[2] & !JF1_D_iw[0])) ) ) );


--JF1L242 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X45_Y7_N24
JF1L242 = ( JF1_D_iw[1] & ( JF1_D_iw[5] & ( (!JF1_D_iw[4] & (JF1_D_iw[2] & !JF1_D_iw[0])) ) ) ) # ( !JF1_D_iw[1] & ( JF1_D_iw[5] & ( (!JF1_D_iw[4] & (!JF1_D_iw[2] & !JF1_D_iw[0])) ) ) ) # ( JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (JF1_D_iw[2] & (!JF1_D_iw[0] & ((!JF1_D_iw[4]) # (JF1_D_iw[3])))) ) ) ) # ( !JF1_D_iw[1] & ( !JF1_D_iw[5] & ( (JF1_D_iw[3] & (!JF1_D_iw[2] & !JF1_D_iw[0])) ) ) );


--JF1L243 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X45_Y7_N45
JF1L243 = ( JF1L241 & ( JF1L244 ) ) # ( JF1L241 & ( !JF1L244 & ( JF1L242 ) ) ) # ( !JF1L241 & ( !JF1L244 & ( JF1L242 ) ) );


--JF1L247 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X37_Y7_N45
JF1L247 = ( JF1_D_iw[3] & ( (!JF1_D_iw[4] & (!JF1_D_iw[0] & (!JF1_D_iw[2] $ (JF1_D_iw[1])))) ) );


--JF1L244 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at LABCELL_X45_Y6_N18
JF1L244 = ( JF1_D_iw[14] & ( !JF1_D_iw[13] & ( (!JF1_D_iw[11] & (!JF1_D_iw[12] & ((!JF1_D_iw[16]) # (!JF1_D_iw[15])))) ) ) ) # ( !JF1_D_iw[14] & ( !JF1_D_iw[13] & ( (JF1_D_iw[16] & (!JF1_D_iw[11] & (!JF1_D_iw[15] & !JF1_D_iw[12]))) ) ) );


--JF1L275 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X45_Y7_N30
JF1L275 = ( JF1L274 & ( JF1_D_iw[2] ) ) # ( !JF1L274 & ( JF1_D_iw[2] & ( (!JF1_D_iw[1] & (!JF1_D_iw[0] & ((JF1_D_iw[3]) # (JF1_D_iw[4])))) ) ) ) # ( JF1L274 & ( !JF1_D_iw[2] ) );


--JF1L276 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X43_Y8_N18
JF1L276 = ( JF1_D_iw[2] & ( !JF1_D_iw[5] & ( (!JF1_D_iw[1] & (!JF1_D_iw[0] & ((JF1_D_iw[4]) # (JF1_D_iw[3])))) ) ) );


--JF1L289 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X45_Y5_N24
JF1L289 = ( JF1_D_iw[15] & ( JF1_D_iw[11] & ( (!JF1_D_iw[13] & (JF1_D_iw[12] & ((!JF1_D_iw[16]) # (JF1_D_iw[14])))) ) ) ) # ( !JF1_D_iw[15] & ( JF1_D_iw[11] & ( (!JF1_D_iw[16] & (!JF1_D_iw[13] & JF1_D_iw[12])) ) ) ) # ( JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (!JF1_D_iw[13] & (JF1_D_iw[12] & ((!JF1_D_iw[16]) # (JF1_D_iw[14])))) ) ) ) # ( !JF1_D_iw[15] & ( !JF1_D_iw[11] & ( (!JF1_D_iw[16] & (!JF1_D_iw[14] & (!JF1_D_iw[13] & JF1_D_iw[12]))) ) ) );


--JF1L290 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X37_Y4_N42
JF1L290 = ( JF1L621 & ( JF1L289 ) );


--JF1L291 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at LABCELL_X45_Y5_N30
JF1L291 = ( !JF1_D_iw[16] & ( JF1_D_iw[11] & ( (JF1_D_iw[15] & (!JF1_D_iw[13] & JF1_D_iw[12])) ) ) ) # ( !JF1_D_iw[16] & ( !JF1_D_iw[11] & ( (JF1_D_iw[15] & (!JF1_D_iw[14] & (!JF1_D_iw[13] & JF1_D_iw[12]))) ) ) );


--CD1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~0 at LABCELL_X33_Y13_N21
CD1L7 = ( CD1_transfer_data & ( (ED1_transfer_complete & (CD1_rom_address[3] & (!CD1_rom_address[2] & !CD1_rom_address[1]))) ) );


--A1L43 is count[0]~1 at LABCELL_X24_Y4_N39
A1L43 = !count[0];


--KC1L12 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X34_Y2_N30
KC1L12 = ( !KC1_altera_reset_synchronizer_int_chain[3] );


--EC1L395 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]~9 at LABCELL_X24_Y10_N51
EC1L395 = !EC1L2;


--EC1L397 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~12 at LABCELL_X24_Y10_N36
EC1L397 = ( !EC1L30 );


--LD1L6 is nios_system:NiosII|filter:filter_0|rising_edge_synchronizer:reset_sync|input_z~0 at LABCELL_X22_Y13_N48
LD1L6 = !KC1_r_sync_rst;


--PD1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X23_Y9_N48
PD1L59 = AMPP_FUNCTION(!CC1_t_dav);


--ZD10L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0 at MLABCELL_X25_Y4_N54
ZD10L42 = !ZD10_wr_ptr[0];


--RF1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~0 at MLABCELL_X21_Y6_N30
RF1L11 = ( !MF1_writedata[2] );


--RF1L9 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1 at MLABCELL_X21_Y6_N33
RF1L9 = ( !MF1_writedata[1] );


--RF1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~2 at MLABCELL_X21_Y6_N15
RF1L6 = !MF1_writedata[0];


--AE3L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X30_Y9_N18
AE3L23 = ( !UD1L5Q );


--PD1L40 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X22_Y7_N3
PD1L40 = AMPP_FUNCTION(!PD1_read);


--PD1L110 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X23_Y7_N15
PD1L110 = AMPP_FUNCTION(!PD1_write);


--SG2L5 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X9_Y2_N15
SG2L5 = GND;


--A1L616 is ~GND at LABCELL_X30_Y10_N42
A1L616 = GND;


--AC1L547 is nios_system:NiosII|filter:filter_0|coefs[0][0]~0_wirecell at MLABCELL_X15_Y8_N48
AC1L547 = !AC1L546;


--AC1L549 is nios_system:NiosII|filter:filter_0|coefs[0][1]~2_wirecell at MLABCELL_X15_Y8_N51
AC1L549 = !AC1L548;


--PD1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X22_Y7_N18
PD1L19 = AMPP_FUNCTION(!PD1_count[9]);


--JF1L438 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X43_Y7_N36
JF1L438 = !JF1_E_shift_rot_cnt[0];


--BG1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X24_Y5_N54
BG1L3 = ( !BG1L2 );


--A1L8 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L9 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L9 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L7 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;


--S1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X7_Y4_N29
--register power-up is low

S1_state[1] = AMPP_FUNCTION(A1L6, S1L20, A1L9);


--S1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X11_Y5_N14
--register power-up is low

S1_state[4] = AMPP_FUNCTION(A1L6, S1L23, A1L9);


--S1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X6_Y6_N49
--register power-up is low

S1_state[6] = AMPP_FUNCTION(A1L6, S1L25, A1L9);


--S1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X7_Y4_N59
--register power-up is low

S1_state[11] = AMPP_FUNCTION(A1L6, S1L29, A1L9);


--S1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X7_Y4_N17
--register power-up is low

S1_state[13] = AMPP_FUNCTION(A1L6, S1L31, A1L9);


--Q1_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] at FF_X10_Y4_N41
--register power-up is low

Q1_irf_reg[3][0] = AMPP_FUNCTION(A1L6, Q1L66, Q1_irsr_reg[0], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] at FF_X10_Y4_N56
--register power-up is low

Q1_irf_reg[3][1] = AMPP_FUNCTION(A1L6, Q1L68, Q1_irsr_reg[1], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] at FF_X10_Y4_N29
--register power-up is low

Q1_irf_reg[3][2] = AMPP_FUNCTION(A1L6, Q1L70, Q1_irsr_reg[2], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] at FF_X10_Y4_N32
--register power-up is low

Q1_irf_reg[3][3] = AMPP_FUNCTION(A1L6, Q1L72, Q1_irsr_reg[3], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] at FF_X10_Y4_N2
--register power-up is low

Q1_irf_reg[3][4] = AMPP_FUNCTION(A1L6, Q1L74, Q1_irsr_reg[4], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] at FF_X10_Y4_N11
--register power-up is low

Q1_irf_reg[3][5] = AMPP_FUNCTION(A1L6, Q1L76, Q1_irsr_reg[5], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] at FF_X10_Y4_N14
--register power-up is low

Q1_irf_reg[3][6] = AMPP_FUNCTION(A1L6, Q1L78, Q1_irsr_reg[6], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] at FF_X10_Y4_N44
--register power-up is low

Q1_irf_reg[3][7] = AMPP_FUNCTION(A1L6, Q1L80, Q1_irsr_reg[7], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8] at FF_X10_Y4_N53
--register power-up is low

Q1_irf_reg[3][8] = AMPP_FUNCTION(A1L6, Q1L82, Q1_irsr_reg[8], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irf_reg[3][9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9] at FF_X10_Y4_N23
--register power-up is low

Q1_irf_reg[3][9] = AMPP_FUNCTION(A1L6, Q1L84, Q1_irsr_reg[9], !Q1_clr_reg, !Q1_hub_mode_reg[1], Q1L65);


--Q1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X9_Y4_N1
--register power-up is low

Q1_irsr_reg[0] = AMPP_FUNCTION(A1L6, Q1L115, Q1_irsr_reg[1], !Q1_clr_reg, !S1_state[3], Q1L93);


--Q1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X8_Y4_N14
--register power-up is low

Q1_irsr_reg[2] = AMPP_FUNCTION(A1L6, Q1L94, Q1_irsr_reg[3], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--Q1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X9_Y4_N55
--register power-up is low

Q1_irsr_reg[1] = AMPP_FUNCTION(A1L6, Q1L116, Q1_irsr_reg[2], !Q1_clr_reg, !S1_state[3], Q1L93);


--S1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X4_Y7_N13
--register power-up is low

S1_tms_cnt[2] = AMPP_FUNCTION(A1L6, S1L38, !A1L9);


--Q1_shadow_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] at FF_X9_Y4_N52
--register power-up is low

Q1_shadow_irf_reg[3][0] = AMPP_FUNCTION(A1L6, Q1L176, Q1_irsr_reg[0], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_shadow_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] at FF_X9_Y4_N19
--register power-up is low

Q1_shadow_irf_reg[3][1] = AMPP_FUNCTION(A1L6, Q1L178, Q1_irsr_reg[1], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_shadow_irf_reg[3][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] at FF_X9_Y4_N16
--register power-up is low

Q1_shadow_irf_reg[3][2] = AMPP_FUNCTION(A1L6, Q1L180, Q1_irsr_reg[2], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_shadow_irf_reg[3][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] at FF_X9_Y4_N44
--register power-up is low

Q1_shadow_irf_reg[3][3] = AMPP_FUNCTION(A1L6, Q1L182, Q1_irsr_reg[3], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X8_Y4_N23
--register power-up is low

Q1_irsr_reg[3] = AMPP_FUNCTION(A1L6, Q1L96, Q1_irsr_reg[4], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--Q1_shadow_irf_reg[3][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] at FF_X9_Y4_N40
--register power-up is low

Q1_shadow_irf_reg[3][4] = AMPP_FUNCTION(A1L6, Q1L184, Q1_irsr_reg[4], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X8_Y4_N17
--register power-up is low

Q1_irsr_reg[4] = AMPP_FUNCTION(A1L6, Q1L98, Q1_irsr_reg[5], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--Q1_shadow_irf_reg[3][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] at FF_X9_Y4_N7
--register power-up is low

Q1_shadow_irf_reg[3][5] = AMPP_FUNCTION(A1L6, Q1L186, Q1_irsr_reg[5], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X8_Y4_N26
--register power-up is low

Q1_irsr_reg[5] = AMPP_FUNCTION(A1L6, Q1L100, Q1_irsr_reg[6], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--Q1_shadow_irf_reg[3][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] at FF_X9_Y4_N25
--register power-up is low

Q1_shadow_irf_reg[3][6] = AMPP_FUNCTION(A1L6, Q1L188, Q1_irsr_reg[6], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X8_Y4_N29
--register power-up is low

Q1_irsr_reg[6] = AMPP_FUNCTION(A1L6, Q1L102, Q1_irsr_reg[7], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--Q1_shadow_irf_reg[3][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] at FF_X9_Y4_N34
--register power-up is low

Q1_shadow_irf_reg[3][7] = AMPP_FUNCTION(A1L6, Q1L190, Q1_irsr_reg[7], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] at FF_X8_Y4_N11
--register power-up is low

Q1_irsr_reg[7] = AMPP_FUNCTION(A1L6, Q1L105, Q1_irsr_reg[8], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--Q1_shadow_irf_reg[3][8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] at FF_X9_Y4_N10
--register power-up is low

Q1_shadow_irf_reg[3][8] = AMPP_FUNCTION(A1L6, Q1L192, Q1_irsr_reg[8], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] at FF_X8_Y4_N8
--register power-up is low

Q1_irsr_reg[8] = AMPP_FUNCTION(A1L6, Q1L107, Q1_irsr_reg[9], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--Q1_shadow_irf_reg[3][9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] at FF_X9_Y4_N32
--register power-up is low

Q1_shadow_irf_reg[3][9] = AMPP_FUNCTION(A1L6, Q1L194, Q1_irsr_reg[9], !Q1_clr_reg, !S1_state[3], Q1L175);


--Q1_irsr_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] at FF_X8_Y4_N5
--register power-up is low

Q1_irsr_reg[9] = AMPP_FUNCTION(A1L6, Q1L109, Q1_irsr_reg[10], !Q1_clr_reg, Q1L104, !S1_state[3], Q1L93);


--S1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X4_Y7_N17
--register power-up is low

S1_tms_cnt[1] = AMPP_FUNCTION(A1L6, S1L40, !A1L9);


--Q1L209 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 at MLABCELL_X6_Y4_N48
Q1L209 = AMPP_FUNCTION(!Q1L206, !Q1_irsr_reg[1], !Q1L205, !Q1L24, !Q1_irsr_reg[2], !Q1L207, !Q1_irsr_reg[0]);


--Q1L213 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 at MLABCELL_X6_Y5_N12
Q1L213 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[10], !EG1_sr[0], !Q1_irsr_reg[2], !Q1_irsr_reg[11], !Q1_irsr_reg[0], !R2_WORD_SR[0]);


--Q1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N32
--register power-up is low

Q1_tdo = AMPP_FUNCTION(!A1L6, Q1L208);


--K1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X6_Y5_N56
--register power-up is low

K1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L6, Q1L154, !Q1_clr_reg, Q1L155);


--Q1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X6_Y6_N20
--register power-up is low

Q1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L6, Q1L22, S1_state[0], Q1L218);


--Q1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X7_Y4_N35
--register power-up is low

Q1_clr_reg = AMPP_FUNCTION(A1L6, Q1L2);


--S1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X6_Y6_N53
--register power-up is low

S1_state[0] = AMPP_FUNCTION(A1L6, S1L19);


--S1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X7_Y4_N14
--register power-up is low

S1_state[2] = AMPP_FUNCTION(A1L6, S1L21);


--S1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X7_Y4_N41
--register power-up is low

S1_state[3] = AMPP_FUNCTION(A1L6, S1L22);


--S1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X7_Y4_N32
--register power-up is low

S1_state[5] = AMPP_FUNCTION(A1L6, S1L24);


--S1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X6_Y6_N26
--register power-up is low

S1_state[7] = AMPP_FUNCTION(A1L6, S1L26);


--S1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X11_Y5_N17
--register power-up is low

S1_state[8] = AMPP_FUNCTION(A1L6, S1L27);


--S1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X7_Y4_N23
--register power-up is low

S1_state[9] = AMPP_FUNCTION(A1L6, Q1L152);


--S1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X7_Y4_N56
--register power-up is low

S1_state[10] = AMPP_FUNCTION(A1L6, S1L28);


--S1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X7_Y4_N2
--register power-up is low

S1_state[12] = AMPP_FUNCTION(A1L6, S1L30);


--S1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X7_Y4_N20
--register power-up is low

S1_state[14] = AMPP_FUNCTION(A1L6, S1L32);


--S1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X11_Y5_N32
--register power-up is low

S1_state[15] = AMPP_FUNCTION(A1L6, Q1L218, GND);


--Q1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X11_Y5_N2
--register power-up is low

Q1_irf_reg[1][0] = AMPP_FUNCTION(A1L6, Q1L55, !Q1_clr_reg);


--K1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X6_Y5_N38
--register power-up is low

K1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L6, Q1L156, !Q1_clr_reg, Q1L155);


--Q1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X11_Y5_N23
--register power-up is low

Q1_irf_reg[2][0] = AMPP_FUNCTION(A1L6, Q1L85, !Q1_clr_reg, Q1L59);


--Q1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X11_Y5_N20
--register power-up is low

Q1_irf_reg[2][1] = AMPP_FUNCTION(A1L6, Q1L86, !Q1_clr_reg, Q1L59);


--K1_splitter_nodes_receive_2[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3] at FF_X6_Y4_N56
--register power-up is low

K1_splitter_nodes_receive_2[3] = AMPP_FUNCTION(A1L6, Q1L157, !Q1_clr_reg, Q1L155);


--R2_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X3_Y5_N49
--register power-up is low

R2_WORD_SR[0] = AMPP_FUNCTION(A1L6, R2L28, R2L23);


--Q1_irsr_reg[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11] at FF_X6_Y4_N38
--register power-up is low

Q1_irsr_reg[11] = AMPP_FUNCTION(A1L6, Q1L114, !Q1_clr_reg);


--Q1_irsr_reg[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] at FF_X8_Y4_N35
--register power-up is low

Q1_irsr_reg[10] = AMPP_FUNCTION(A1L6, Q1L111, !Q1_clr_reg);


--Q1L201 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N48
Q1L201 = AMPP_FUNCTION(!S1_state[3], !S1_state[4], !Q1_virtual_ir_scan_reg);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at MLABCELL_X8_Y5_N45
Q1L26 = AMPP_FUNCTION(!S1_state[4], !S1_state[3]);


--Q1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X6_Y5_N44
--register power-up is low

Q1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L6, Q1_irsr_reg[10], !Q1_clr_reg, GND, Q1L161);


--Q1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X6_Y5_N26
--register power-up is low

Q1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L6, Q1_irsr_reg[11], !Q1_clr_reg, GND, Q1L161);


--Q1L202 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at MLABCELL_X6_Y5_N42
Q1L202 = AMPP_FUNCTION(!PD1_adapted_tdo, !X1L2451, !Q1_virtual_ir_scan_reg, !Q1L26, !Q1_virtual_ir_tdo_sel_reg[0], !Q1_virtual_ir_tdo_sel_reg[1]);


--Q1L203 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at MLABCELL_X6_Y5_N24
Q1L203 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1_virtual_ir_tdo_sel_reg[0], !EG1_sr[0], !Q1L26, !Q1_virtual_ir_tdo_sel_reg[1], !Q1_irsr_reg[0]);


--Q1L204 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at MLABCELL_X6_Y5_N18
Q1L204 = AMPP_FUNCTION(!Q1_irsr_reg[11], !Q1_irsr_reg[10], !X1L2451, !PD1_adapted_tdo);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X4_Y5_N27
Q1L24 = AMPP_FUNCTION(!Q1_irsr_reg[10], !Q1_irsr_reg[11]);


--Q1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X8_Y5_N40
--register power-up is low

Q1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L6, Q1L32, Q1L26);


--Q1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X3_Y4_N40
--register power-up is low

Q1_design_hash_reg[0] = AMPP_FUNCTION(A1L6, Q1L13, Q1L8);


--Q1L205 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at MLABCELL_X6_Y4_N18
Q1L205 = AMPP_FUNCTION(!Q1_irsr_reg[0], !S1_state[3], !S1_state[4], !Q1_virtual_ir_scan_reg, !Q1_hub_minor_ver_reg[0], !Q1_design_hash_reg[0]);


--Q1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X6_Y4_N14
--register power-up is low

Q1_tdo_bypass_reg = AMPP_FUNCTION(A1L6, Q1L200);


--Q1L206 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at MLABCELL_X6_Y4_N33
Q1L206 = AMPP_FUNCTION(!Q1_tdo_bypass_reg, !Q1_virtual_ir_scan_reg);


--Q1L207 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at MLABCELL_X6_Y4_N30
Q1L207 = AMPP_FUNCTION(!Q1_tdo_bypass_reg, !S1_state[4], !S1_state[3], !S1_state[8]);


--Q1L208 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N30
Q1L208 = AMPP_FUNCTION(!Q1L209, !Q1L203, !Q1L201, !Q1L204, !Q1L213, !Q1L202);


--Q1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X6_Y5_N50
--register power-up is low

Q1_hub_mode_reg[1] = AMPP_FUNCTION(A1L6, Q1L39, !Q1_clr_reg);


--Q1L153 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X7_Y4_N9
Q1L153 = AMPP_FUNCTION(!Q1_hub_mode_reg[1], !S1_state[2], !A1L9);


--Q1L154 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at MLABCELL_X6_Y5_N54
Q1L154 = AMPP_FUNCTION(!Q1L153, !Q1_irsr_reg[10], !S1_state[4], !Q1_irsr_reg[11], !A1L7, !A1L9);


--Q1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X6_Y6_N56
--register power-up is low

Q1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L6, Q1L21, S1_state[0], Q1L218);


--Q1L155 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at MLABCELL_X6_Y4_N24
Q1L155 = AMPP_FUNCTION(!S1_state[15], !Q1_virtual_dr_scan_reg, !S1_state[4], !S1_state[2], !A1L9, !Q1_virtual_ir_scan_reg);


--Q1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X6_Y6_N5
--register power-up is low

Q1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L6, Q1_jtag_ir_reg[2], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X6_Y6_N43
--register power-up is low

Q1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L6, Q1_jtag_ir_reg[5], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X6_Y6_N1
--register power-up is low

Q1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L6, Q1L124, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X6_Y6_N17
--register power-up is low

Q1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L6, Q1L122, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X6_Y6_N13
--register power-up is low

Q1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L6, Q1L119, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X6_Y6_N35
--register power-up is low

Q1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L6, A1L7, S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X6_Y6_N31
--register power-up is low

Q1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L6, Q1L133, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X6_Y6_N40
--register power-up is low

Q1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L6, Q1_jtag_ir_reg[8], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X6_Y6_N38
--register power-up is low

Q1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L6, Q1L129, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X6_Y6_N47
--register power-up is low

Q1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L6, Q1L128Q, S1_state[0], GND, S1_state[11]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X6_Y6_N45
Q1L20 = AMPP_FUNCTION(!Q1_jtag_ir_reg[5], !Q1L131Q, !Q1_jtag_ir_reg[9], !Q1_jtag_ir_reg[6], !Q1_jtag_ir_reg[8]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X6_Y6_N18
Q1L22 = AMPP_FUNCTION(!Q1_jtag_ir_reg[4], !Q1_jtag_ir_reg[3], !Q1L20, !Q1_jtag_ir_reg[0], !Q1_jtag_ir_reg[2], !Q1_jtag_ir_reg[1]);


--Q1L218 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X7_Y4_N24
Q1L218 = AMPP_FUNCTION(!A1L9, !S1_state[12], !S1_state[14]);


--Q1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X7_Y4_N49
--register power-up is low

Q1_hub_mode_reg[2] = AMPP_FUNCTION(A1L6, Q1L42, Q1_virtual_ir_scan_reg);


--Q1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X7_Y4_N33
Q1L2 = AMPP_FUNCTION(!Q1_hub_mode_reg[2], !S1_state[1]);


--S1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X6_Y6_N51
S1L19 = AMPP_FUNCTION(!S1_tms_cnt[2], !S1_state[9], !S1_state[0], !A1L9);


--S1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X7_Y4_N27
S1L20 = AMPP_FUNCTION(!S1_state[8], !S1_state[0], !S1_state[1], !S1_state[15]);


--S1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X7_Y4_N12
S1L21 = AMPP_FUNCTION(!S1_state[15], !S1_state[8], !A1L9, !S1_state[1]);


--S1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X7_Y4_N39
S1L22 = AMPP_FUNCTION(!S1_state[2], !A1L9);


--S1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X11_Y5_N12
S1L23 = AMPP_FUNCTION(!S1_state[7], !S1_state[4], !S1_state[3]);


--S1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X7_Y4_N30
S1L24 = AMPP_FUNCTION(!A1L9, !S1_state[4], !S1_state[3]);


--S1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at MLABCELL_X6_Y6_N48
S1L25 = AMPP_FUNCTION(!S1_state[5], !S1_state[6]);


--S1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at MLABCELL_X6_Y6_N24
S1L26 = AMPP_FUNCTION(!S1_state[6], !A1L9);


--S1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X11_Y5_N15
S1L27 = AMPP_FUNCTION(!A1L9, !S1_state[7], !S1_state[5]);


--Q1L152 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X7_Y4_N21
Q1L152 = AMPP_FUNCTION(!S1_state[2], !A1L9);


--S1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X7_Y4_N54
S1L28 = AMPP_FUNCTION(!S1_state[9], !A1L9);


--S1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X7_Y4_N57
S1L29 = AMPP_FUNCTION(!S1_state[14], !S1_state[11], !S1_state[10]);


--S1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X7_Y4_N0
S1L30 = AMPP_FUNCTION(!S1_state[11], !A1L9, !S1_state[10]);


--S1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X7_Y4_N15
S1L31 = AMPP_FUNCTION(!S1_state[13], !S1_state[12]);


--S1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X7_Y4_N18
S1L32 = AMPP_FUNCTION(!S1_state[13], !A1L9);


--S1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X11_Y5_N24
S1L33 = AMPP_FUNCTION(!S1_state[7], !S1_state[5]);


--Q1L52 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X11_Y5_N45
Q1L52 = AMPP_FUNCTION(!S1_state[3], !Q1_virtual_ir_scan_reg);


--Q1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at MLABCELL_X6_Y5_N30
Q1L53 = AMPP_FUNCTION(!Q1_irsr_reg[0], !Q1_irsr_reg[2], !Q1_hub_mode_reg[1], !Q1_irsr_reg[1], !Q1_irsr_reg[11], !Q1_irsr_reg[10]);


--Q1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X11_Y5_N50
--register power-up is low

Q1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L6, Q1L167, !Q1_clr_reg);


--Q1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X11_Y5_N42
Q1L54 = AMPP_FUNCTION(!Q1_shadow_irf_reg[1][0], !Q1_hub_mode_reg[1], !Q1_irsr_reg[0]);


--Q1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 at LABCELL_X11_Y5_N0
Q1L55 = AMPP_FUNCTION(!S1L33, !A1L9, !Q1L53, !Q1L54, !Q1_irf_reg[1][0], !Q1L52);


--Q1L156 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at MLABCELL_X6_Y5_N36
Q1L156 = AMPP_FUNCTION(!Q1_irsr_reg[10], !Q1L153, !S1_state[4], !Q1_irsr_reg[11], !A1L7, !A1L9);


--Q1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X11_Y5_N55
--register power-up is low

Q1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L6, Q1L195, !Q1_clr_reg, Q1L170);


--Q1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 at LABCELL_X11_Y5_N21
Q1L85 = AMPP_FUNCTION(!Q1_hub_mode_reg[1], !Q1_shadow_irf_reg[2][0], !Q1_irsr_reg[0]);


--Q1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X6_Y5_N33
Q1L58 = AMPP_FUNCTION(!Q1_irsr_reg[0], !Q1_irsr_reg[2], !Q1_irsr_reg[1], !Q1_hub_mode_reg[1], !Q1_irsr_reg[10], !Q1_irsr_reg[11]);


--Q1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 at LABCELL_X11_Y5_N36
Q1L59 = AMPP_FUNCTION(!Q1L52, !A1L9, !Q1L58, !S1L33);


--Q1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X11_Y5_N59
--register power-up is low

Q1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L6, Q1L196, !Q1_clr_reg, Q1L170);


--Q1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 at LABCELL_X11_Y5_N18
Q1L86 = AMPP_FUNCTION(!Q1_hub_mode_reg[1], !Q1_irsr_reg[1], !Q1_shadow_irf_reg[2][1]);


--Q1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~8 at MLABCELL_X8_Y4_N48
Q1L63 = AMPP_FUNCTION(!Q1_irsr_reg[11], !Q1_hub_mode_reg[1]);


--Q1L157 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4 at MLABCELL_X6_Y4_N54
Q1L157 = AMPP_FUNCTION(!S1_state[4], !Q1L63, !A1L9, !Q1_irsr_reg[10], !A1L7, !S1_state[2]);


--Q1L64 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~9 at MLABCELL_X6_Y4_N6
Q1L64 = AMPP_FUNCTION(!Q1_irsr_reg[2], !Q1_irsr_reg[1], !Q1_irsr_reg[11], !Q1_hub_mode_reg[1], !Q1_irsr_reg[0], !Q1_irsr_reg[10]);


--Q1L65 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10 at LABCELL_X11_Y5_N39
Q1L65 = AMPP_FUNCTION(!Q1L52, !A1L9, !S1L33, !Q1L64);


--R2_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X3_Y5_N56
--register power-up is low

R2_WORD_SR[1] = AMPP_FUNCTION(A1L6, R2L31, R2L23);


--R2_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X7_Y4_N3
R2_clear_signal = AMPP_FUNCTION(!S1_state[8], !Q1_virtual_ir_scan_reg);


--R2_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X3_Y5_N41
--register power-up is low

R2_word_counter[2] = AMPP_FUNCTION(A1L6, R2L20, R2L12);


--R2_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X3_Y5_N23
--register power-up is low

R2_word_counter[1] = AMPP_FUNCTION(A1L6, R2L15, R2L12);


--R2_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X3_Y5_N13
--register power-up is low

R2_word_counter[0] = AMPP_FUNCTION(A1L6, R2L16, R2L12);


--R2_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X3_Y5_N38
--register power-up is low

R2_word_counter[3] = AMPP_FUNCTION(A1L6, R2L19, R2L12);


--R2_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X3_Y5_N44
--register power-up is low

R2_word_counter[4] = AMPP_FUNCTION(A1L6, R2L18, R2L12);


--R2L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at MLABCELL_X6_Y5_N0
R2L27 = AMPP_FUNCTION(!R2L6Q, !R2L10Q, !R2_word_counter[0], !R2L13Q);


--R2L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at MLABCELL_X3_Y5_N48
R2L28 = AMPP_FUNCTION(!R2_WORD_SR[1], !R2L8Q, !R2L27, !R2_clear_signal, !S1_state[4]);


--R2L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at MLABCELL_X8_Y5_N42
R2L23 = AMPP_FUNCTION(!S1_state[4], !S1_state[3], !Q1_virtual_ir_scan_reg, !S1_state[8], !Q1_virtual_dr_scan_reg);


--Q1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~0 at LABCELL_X9_Y2_N30
Q1L113 = AMPP_FUNCTION(!SG2L5, !D1L1670, !SG2L5);


--Q1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~1 at MLABCELL_X6_Y4_N36
Q1L114 = AMPP_FUNCTION(!S1_state[4], !S1_state[3], !A1L7, !Q1L113, !Q1_irsr_reg[11], !Q1_virtual_ir_scan_reg);


--Q1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~2 at MLABCELL_X8_Y4_N33
Q1L111 = AMPP_FUNCTION(!S1_state[4], !Q1_irsr_reg[11], !S1_state[3], !Q1_irsr_reg[10], !Q1_virtual_ir_scan_reg);


--Q1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X6_Y5_N11
--register power-up is low

Q1_hub_mode_reg[0] = AMPP_FUNCTION(A1L6, Q1L43, !Q1_clr_reg, Q1L161);


--Q1L150 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux18~0 at MLABCELL_X8_Y4_N42
Q1L150 = AMPP_FUNCTION(!Q1_hub_mode_reg[0], !Q1_irsr_reg[3], !Q1_irsr_reg[10]);


--Q1L151 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux18~1 at MLABCELL_X8_Y4_N45
Q1L151 = AMPP_FUNCTION(!Q1_hub_mode_reg[0], !Q1_irsr_reg[4], !Q1_irsr_reg[11]);


--Q1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X9_Y4_N0
Q1L115 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !EG1_ir_out[0], !Q1L150, !Q1L151, !Q1_irf_reg[3][0]);


--Q1L92 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 at MLABCELL_X8_Y4_N18
Q1L92 = AMPP_FUNCTION(!Q1_irsr_reg[3], !Q1_irsr_reg[11], !Q1_irsr_reg[10], !Q1_hub_mode_reg[0], !Q1_irsr_reg[4]);


--Q1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 at MLABCELL_X8_Y4_N0
Q1L93 = AMPP_FUNCTION(!Q1L92, !S1_state[3], !S1_state[4], !Q1_virtual_ir_scan_reg);


--Q1L104 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~6 at MLABCELL_X8_Y4_N36
Q1L104 = AMPP_FUNCTION(!Q1_irsr_reg[10], !Q1_irsr_reg[11], !Q1_hub_mode_reg[0], !S1_state[3], !Q1_irsr_reg[3], !Q1_irsr_reg[4]);


--Q1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X9_Y4_N54
Q1L116 = AMPP_FUNCTION(!EG1_ir_out[1], !Q1L150, !Q1L151, !Q1_irf_reg[3][1]);


--Q1L161 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at MLABCELL_X6_Y5_N21
Q1L161 = AMPP_FUNCTION(!A1L9, !S1_state[7], !S1_state[5], !Q1_virtual_ir_scan_reg);


--Q1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X8_Y5_N7
--register power-up is low

Q1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L6, Q1L33, Q1L26);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at MLABCELL_X8_Y5_N39
Q1L32 = AMPP_FUNCTION(!Q1_hub_minor_ver_reg[1], !S1_state[3]);


--Q1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at MLABCELL_X8_Y2_N0
Q1L4 = AMPP_FUNCTION(!S1_state[3], !Q1_virtual_dr_scan_reg);


--Q1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y4_N8
--register power-up is low

Q1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L6, Q1L145, Q1L144);


--Q1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y4_N53
--register power-up is low

Q1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L6, Q1L146, Q1L144);


--Q1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y4_N56
--register power-up is low

Q1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L6, Q1L147, Q1L144);


--Q1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y4_N2
--register power-up is low

Q1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L6, Q1L148, Q1L144);


--Q1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y4_N59
--register power-up is low

Q1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L6, Q1L149, Q1L144);


--Q1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 at MLABCELL_X3_Y4_N21
Q1L7 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[4]);


--Q1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y4_N24
Q1L12 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[2], !Q1L142Q);


--Q1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X3_Y4_N37
--register power-up is low

Q1_design_hash_reg[1] = AMPP_FUNCTION(A1L6, Q1L15, Q1L8);


--K1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X3_Y4_N43
--register power-up is low

K1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L6, Q1_identity_contrib_shift_reg[0], GND, K1L6);


--Q1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at MLABCELL_X3_Y4_N39
Q1L13 = AMPP_FUNCTION(!Q1L7, !Q1L4, !Q1L12, !K1_sldfabric_ident_writedata[0], !Q1_design_hash_reg[1]);


--Q1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 at LABCELL_X7_Y4_N45
Q1L8 = AMPP_FUNCTION(!Q1_virtual_dr_scan_reg, !S1_state[3], !S1_state[4]);


--Q1L200 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at MLABCELL_X6_Y4_N12
Q1L200 = AMPP_FUNCTION(!S1_state[4], !Q1_tdo_bypass_reg, !A1L7);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at MLABCELL_X6_Y5_N48
Q1L39 = AMPP_FUNCTION(!Q1_irsr_reg[0], !Q1L24, !Q1_irsr_reg[1], !Q1_irsr_reg[2], !Q1_hub_mode_reg[1], !Q1L161);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X6_Y6_N54
Q1L21 = AMPP_FUNCTION(!Q1_jtag_ir_reg[4], !Q1_jtag_ir_reg[3], !Q1L20, !Q1_jtag_ir_reg[0], !Q1_jtag_ir_reg[2], !Q1_jtag_ir_reg[1]);


--Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X7_Y4_N36
Q1L41 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[0], !Q1_irsr_reg[2]);


--Q1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X6_Y5_N22
--register power-up is low

Q1_reset_ena_reg = AMPP_FUNCTION(A1L6, Q1L161);


--Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X7_Y4_N48
Q1L42 = AMPP_FUNCTION(!Q1L41, !Q1_reset_ena_reg, !Q1_hub_mode_reg[1], !Q1_irsr_reg[11], !Q1_hub_mode_reg[2], !Q1_irsr_reg[10]);


--S1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X6_Y6_N29
--register power-up is low

S1_tms_cnt[0] = AMPP_FUNCTION(A1L6, S1L39);


--S1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X4_Y7_N12
S1L38 = AMPP_FUNCTION(!S1_tms_cnt[0], !S1_tms_cnt[2], !S1_tms_cnt[1]);


--Q1L158 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~5 at LABCELL_X11_Y5_N9
Q1L158 = AMPP_FUNCTION(!Q1_irsr_reg[11], !Q1_irsr_reg[10]);


--Q1L164 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 at LABCELL_X11_Y5_N6
Q1L164 = AMPP_FUNCTION(!A1L9, !S1_state[7], !S1_state[3], !Q1_hub_mode_reg[1], !S1_state[5]);


--Q1L165 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X11_Y5_N27
Q1L165 = AMPP_FUNCTION(!Q1_hub_mode_reg[1], !S1_state[3]);


--Q1L166 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X11_Y5_N33
Q1L166 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[0], !Q1_irf_reg[1][0]);


--Q1L167 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X11_Y5_N48
Q1L167 = AMPP_FUNCTION(!Q1L166, !Q1L165, !Q1L158, !Q1_virtual_ir_scan_reg, !Q1_shadow_irf_reg[1][0], !Q1L164);


--Q1L195 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 at LABCELL_X11_Y5_N54
Q1L195 = AMPP_FUNCTION(!S1_state[3], !Q1_irf_reg[2][0], !Q1_irsr_reg[0]);


--Q1L159 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~6 at MLABCELL_X8_Y4_N30
Q1L159 = AMPP_FUNCTION(!Q1_irsr_reg[11], !Q1_irsr_reg[10]);


--Q1L170 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 at MLABCELL_X8_Y4_N57
Q1L170 = AMPP_FUNCTION(!S1L33, !Q1_virtual_ir_scan_reg, !S1_state[3], !Q1_hub_mode_reg[1], !A1L9, !Q1L159);


--Q1L196 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 at LABCELL_X11_Y5_N57
Q1L196 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[1], !Q1_irf_reg[2][1]);


--Q1L174 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7 at MLABCELL_X8_Y4_N51
Q1L174 = AMPP_FUNCTION(!Q1_irsr_reg[11], !Q1_irsr_reg[10]);


--Q1L175 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8 at MLABCELL_X8_Y4_N54
Q1L175 = AMPP_FUNCTION(!S1L33, !Q1_virtual_ir_scan_reg, !Q1_hub_mode_reg[1], !S1_state[3], !A1L9, !Q1L174);


--R2L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X3_Y5_N3
R2L29 = AMPP_FUNCTION(!R2L8Q, !R2_word_counter[0], !R2L6Q, !R2L13Q, !R2L10Q);


--R2_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X3_Y5_N10
--register power-up is low

R2_WORD_SR[2] = AMPP_FUNCTION(A1L6, R2L33, R2L23);


--R2_word_counter[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] at FF_X3_Y5_N20
--register power-up is low

R2_word_counter[5] = AMPP_FUNCTION(A1L6, R2L17, R2L12);


--R2L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at MLABCELL_X3_Y5_N24
R2L30 = AMPP_FUNCTION(!R2_word_counter[5], !R2_word_counter[4], !R2_word_counter[1], !R2_word_counter[3], !R2_word_counter[0]);


--R2L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at MLABCELL_X3_Y5_N54
R2L31 = AMPP_FUNCTION(!R2L30, !R2L8Q, !S1_state[4], !R2_clear_signal, !R2_WORD_SR[2], !R2L29);


--R2L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|Equal0~0 at MLABCELL_X3_Y5_N30
R2L2 = AMPP_FUNCTION(!R2_word_counter[5], !R2L13Q, !R2_word_counter[1], !R2_word_counter[2], !R2_word_counter[3], !R2_word_counter[0]);


--R2L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~0 at MLABCELL_X6_Y4_N15
R2L12 = AMPP_FUNCTION(!S1_state[4], !Q1_virtual_dr_scan_reg, !Q1_virtual_ir_scan_reg, !S1_state[3], !S1_state[8]);


--R2L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1 at MLABCELL_X3_Y5_N21
R2L15 = AMPP_FUNCTION(!R2L2, !R2_word_counter[0], !R2_word_counter[1], !R2_clear_signal);


--R2L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X3_Y5_N12
R2L16 = AMPP_FUNCTION(!R2L2, !R2_word_counter[0], !R2_clear_signal);


--Q1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at MLABCELL_X6_Y5_N9
Q1L43 = AMPP_FUNCTION(!Q1_irsr_reg[0], !Q1_irsr_reg[11], !Q1_irsr_reg[2], !Q1_irsr_reg[1], !Q1_irsr_reg[10]);


--Q1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X8_Y5_N10
--register power-up is low

Q1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L6, Q1L34, Q1L26);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at MLABCELL_X8_Y5_N6
Q1L33 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_minor_ver_reg[2]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at MLABCELL_X3_Y4_N9
Q1L23 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[1], !Q1L137Q);


--Q1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at MLABCELL_X3_Y4_N6
Q1L145 = AMPP_FUNCTION(!R2_clear_signal, !Q1L140Q, !Q1_mixer_addr_reg_internal[3], !Q1L23);


--Q1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 at MLABCELL_X6_Y4_N0
Q1L144 = AMPP_FUNCTION(!S1_state[8], !Q1_virtual_dr_scan_reg, !S1_state[3], !Q1_virtual_ir_scan_reg);


--Q1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at MLABCELL_X3_Y4_N51
Q1L146 = AMPP_FUNCTION(!Q1L140Q, !Q1L142Q, !R2_clear_signal, !Q1_mixer_addr_reg_internal[4], !Q1L23);


--Q1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at MLABCELL_X3_Y4_N54
Q1L147 = AMPP_FUNCTION(!R2_clear_signal, !Q1L23, !Q1_mixer_addr_reg_internal[2]);


--Q1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y4_N0
Q1L148 = AMPP_FUNCTION(!R2_clear_signal, !Q1_mixer_addr_reg_internal[0]);


--Q1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at MLABCELL_X3_Y4_N57
Q1L149 = AMPP_FUNCTION(!R2_clear_signal, !Q1L137Q, !Q1_mixer_addr_reg_internal[1]);


--Q1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at MLABCELL_X3_Y4_N27
Q1L14 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3], !Q1_mixer_addr_reg_internal[0], !Q1L140Q);


--Q1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X3_Y4_N17
--register power-up is low

Q1_design_hash_reg[2] = AMPP_FUNCTION(A1L6, Q1L17, Q1L8);


--K1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X3_Y4_N31
--register power-up is low

K1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L6, K1L8, K1L6);


--Q1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at MLABCELL_X3_Y4_N36
Q1L15 = AMPP_FUNCTION(!Q1L7, !Q1L4, !Q1L14, !Q1_design_hash_reg[2], !K1_sldfabric_ident_writedata[1]);


--Q1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X6_Y4_N28
--register power-up is low

Q1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L6, Q1_identity_contrib_shift_reg[1], GND, Q1L46);


--Q1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 at MLABCELL_X6_Y5_N3
Q1L87 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[11], !Q1_irsr_reg[10], !Q1_irsr_reg[0]);


--K1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at MLABCELL_X6_Y4_N3
K1L6 = AMPP_FUNCTION(!S1_state[8], !Q1_virtual_dr_scan_reg, !Q1_irsr_reg[2], !Q1L87, !S1_state[4]);


--S1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X6_Y6_N27
S1L39 = AMPP_FUNCTION(!S1_tms_cnt[0], !A1L9);


--S1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X4_Y7_N15
S1L40 = AMPP_FUNCTION(!S1_tms_cnt[0], !S1_tms_cnt[1]);


--R2_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X3_Y5_N7
--register power-up is low

R2_WORD_SR[3] = AMPP_FUNCTION(A1L6, R2L35, R2L23);


--R2L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at MLABCELL_X3_Y5_N0
R2L32 = AMPP_FUNCTION(!R2L8Q, !R2_word_counter[3], !R2L13Q, !R2_word_counter[0]);


--R2L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at MLABCELL_X3_Y5_N9
R2L33 = AMPP_FUNCTION(!S1_state[4], !R2_clear_signal, !R2_WORD_SR[3], !R2L32, !R2L6Q);


--R2L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X3_Y5_N18
R2L17 = AMPP_FUNCTION(!R2_clear_signal, !R2L2, !R2_word_counter[5], !R2L29);


--Q1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X8_Y5_N37
--register power-up is low

Q1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L6, Q1L35, GND, Q1L26);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at MLABCELL_X8_Y5_N9
Q1L34 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_minor_ver_reg[3]);


--Q1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X3_Y4_N13
--register power-up is low

Q1_design_hash_reg[3] = AMPP_FUNCTION(A1L6, Q1L19, Q1L8);


--K1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X3_Y4_N46
--register power-up is low

K1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L6, K1L10, K1L6);


--Q1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at MLABCELL_X3_Y4_N18
Q1L16 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[2], !Q1L142Q);


--Q1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at MLABCELL_X3_Y4_N15
Q1L17 = AMPP_FUNCTION(!Q1L7, !Q1L4, !K1_sldfabric_ident_writedata[2], !Q1L16, !Q1_design_hash_reg[3]);


--Q1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X6_Y4_N10
--register power-up is low

Q1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L6, Q1_identity_contrib_shift_reg[2], GND, Q1L46);


--Q1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at MLABCELL_X6_Y4_N42
Q1L46 = AMPP_FUNCTION(!Q1_irsr_reg[2], !Q1_irsr_reg[1], !S1_state[4], !Q1L24, !Q1_irsr_reg[0], !Q1_virtual_dr_scan_reg);


--R2L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at MLABCELL_X3_Y5_N27
R2L34 = AMPP_FUNCTION(!R2_word_counter[5], !R2_word_counter[4], !R2_word_counter[2], !R2_word_counter[3], !R2L6Q);


--R2L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~9 at MLABCELL_X3_Y5_N6
R2L35 = AMPP_FUNCTION(!S1_state[4], !R2_clear_signal, !R2L34, !A1L7, !R2_word_counter[0]);


--Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y2_N51
Q1L35 = AMPP_FUNCTION(!S1_state[3], !A1L7);


--Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at MLABCELL_X3_Y4_N48
Q1L18 = AMPP_FUNCTION(!Q1L140Q, !Q1L142Q, !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[4]);


--K1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X3_Y4_N34
--register power-up is low

K1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L6, Q1_identity_contrib_shift_reg[3], GND, K1L6);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at MLABCELL_X3_Y4_N12
Q1L19 = AMPP_FUNCTION(!Q1L7, !Q1L4, !K1_sldfabric_ident_writedata[3], !A1L7, !Q1L18);


--Q1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X6_Y4_N46
--register power-up is low

Q1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L6, Q1_identity_contrib_shift_reg[3], GND, Q1L46);


--Q1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X6_Y4_N23
--register power-up is low

Q1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L6, A1L7, GND, Q1L46);


--R2L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X3_Y5_N42
R2L18 = AMPP_FUNCTION(!R2_word_counter[0], !R2L10Q, !R2L8Q, !R2_clear_signal, !R2_word_counter[4], !R2L6Q);


--R2L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at MLABCELL_X3_Y5_N36
R2L19 = AMPP_FUNCTION(!R2_word_counter[0], !R2L6Q, !R2L8Q, !R2_word_counter[3], !R2_clear_signal);


--R2L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~6 at MLABCELL_X3_Y5_N39
R2L20 = AMPP_FUNCTION(!R2_word_counter[0], !R2L6Q, !R2_word_counter[2], !R2_clear_signal);


--Q1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X6_Y6_N15
Q1L122 = AMPP_FUNCTION(!Q1_jtag_ir_reg[3]);


--Q1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X6_Y6_N12
Q1L119 = AMPP_FUNCTION(!Q1_jtag_ir_reg[1]);





--X1_tdo_crc_val_shift_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0] at FF_X7_Y3_N37
--register power-up is low

X1_tdo_crc_val_shift_reg[0] = AMPP_FUNCTION(A1L6, X1L2415, X1_tdo_crc_val_shift_reg[1], !X1L2320, X1L2414);


--DB6_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at FF_X6_Y7_N25
--register power-up is low

DB6_dffs[0] = AMPP_FUNCTION(A1L6, DB6L3, EB1_is_buffer_wrapped_once_sig, !X1_reset_all, X1_sdr);


--X1_tdo_crc_len_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0] at FF_X2_Y3_N1
--register power-up is low

X1_tdo_crc_len_reg[0] = AMPP_FUNCTION(A1L6, X1L2173, X1_tdo_crc_len_reg[1], X1L2362, X1L2363, X1L2393);


--DB7_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] at FF_X12_Y6_N4
--register power-up is low

DB7_dffs[0] = AMPP_FUNCTION(A1L6, DB7L4, DB7_dffs[1], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0] at FF_X6_Y3_N37
--register power-up is low

BB1_lfsr[0] = AMPP_FUNCTION(A1L6, BB1L18, X1_tdo_crc_val_calc_reset, !BB1L13);


--X1_tdo_crc_val_shift_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1] at FF_X7_Y3_N40
--register power-up is low

X1_tdo_crc_val_shift_reg[1] = AMPP_FUNCTION(A1L6, X1L2417, X1_tdo_crc_val_shift_reg[2], !X1L2320, X1L2414);


--DB6_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at FF_X6_Y7_N28
--register power-up is low

DB6_dffs[1] = AMPP_FUNCTION(A1L6, DB6L5, EB1_last_buffer_write_address_sig[0], !X1_reset_all, X1_sdr);


--X1L2173 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~1 at LABCELL_X2_Y3_N0
X1L2173 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[0]);

--X1L2174 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~2 at LABCELL_X2_Y3_N0
X1L2174 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[0]);


--X1_tdo_crc_len_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1] at FF_X2_Y3_N4
--register power-up is low

X1_tdo_crc_len_reg[1] = AMPP_FUNCTION(A1L6, X1L2177, X1_tdo_crc_len_reg[2], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] at FF_X2_Y3_N40
--register power-up is low

X1_tdo_crc_len_reg[13] = AMPP_FUNCTION(A1L6, X1L2181, X1_tdo_crc_len_reg[14], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] at FF_X2_Y3_N43
--register power-up is low

X1_tdo_crc_len_reg[14] = AMPP_FUNCTION(A1L6, X1L2185, X1_tdo_crc_len_reg[15], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6] at FF_X2_Y3_N19
--register power-up is low

X1_tdo_crc_len_reg[6] = AMPP_FUNCTION(A1L6, X1L2189, X1_tdo_crc_len_reg[7], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7] at FF_X2_Y3_N22
--register power-up is low

X1_tdo_crc_len_reg[7] = AMPP_FUNCTION(A1L6, X1L2193, X1_tdo_crc_len_reg[8], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8] at FF_X2_Y3_N25
--register power-up is low

X1_tdo_crc_len_reg[8] = AMPP_FUNCTION(A1L6, X1L2197, X1_tdo_crc_len_reg[9], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9] at FF_X2_Y3_N28
--register power-up is low

X1_tdo_crc_len_reg[9] = AMPP_FUNCTION(A1L6, X1L2201, X1_tdo_crc_len_reg[10], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] at FF_X2_Y3_N31
--register power-up is low

X1_tdo_crc_len_reg[10] = AMPP_FUNCTION(A1L6, X1L2205, X1_tdo_crc_len_reg[11], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] at FF_X2_Y3_N34
--register power-up is low

X1_tdo_crc_len_reg[11] = AMPP_FUNCTION(A1L6, X1L2209, X1_tdo_crc_len_reg[12], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2] at FF_X2_Y3_N7
--register power-up is low

X1_tdo_crc_len_reg[2] = AMPP_FUNCTION(A1L6, X1L2213, X1_tdo_crc_len_reg[3], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3] at FF_X2_Y3_N10
--register power-up is low

X1_tdo_crc_len_reg[3] = AMPP_FUNCTION(A1L6, X1L2217, X1_tdo_crc_len_reg[4], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4] at FF_X2_Y3_N13
--register power-up is low

X1_tdo_crc_len_reg[4] = AMPP_FUNCTION(A1L6, X1L2221, X1_tdo_crc_len_reg[5], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5] at FF_X2_Y3_N16
--register power-up is low

X1_tdo_crc_len_reg[5] = AMPP_FUNCTION(A1L6, X1L2225, X1_tdo_crc_len_reg[6], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] at FF_X2_Y2_N22
--register power-up is low

X1_tdo_crc_len_reg[27] = AMPP_FUNCTION(A1L6, X1L2229, X1_tdo_crc_len_reg[28], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] at FF_X2_Y2_N25
--register power-up is low

X1_tdo_crc_len_reg[28] = AMPP_FUNCTION(A1L6, X1L2233, X1_tdo_crc_len_reg[29], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] at FF_X2_Y2_N28
--register power-up is low

X1_tdo_crc_len_reg[29] = AMPP_FUNCTION(A1L6, X1L2237, X1_tdo_crc_len_reg[30], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] at FF_X2_Y2_N31
--register power-up is low

X1_tdo_crc_len_reg[30] = AMPP_FUNCTION(A1L6, X1L2241, X1_tdo_crc_len_reg[31], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] at FF_X2_Y2_N35
--register power-up is low

X1_tdo_crc_len_reg[31] = AMPP_FUNCTION(A1L6, X1L2245, A1L7, X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] at FF_X2_Y3_N37
--register power-up is low

X1_tdo_crc_len_reg[12] = AMPP_FUNCTION(A1L6, X1L2249, X1_tdo_crc_len_reg[13], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] at FF_X2_Y3_N46
--register power-up is low

X1_tdo_crc_len_reg[15] = AMPP_FUNCTION(A1L6, X1L2253, X1_tdo_crc_len_reg[16], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] at FF_X2_Y3_N49
--register power-up is low

X1_tdo_crc_len_reg[16] = AMPP_FUNCTION(A1L6, X1L2257, X1_tdo_crc_len_reg[17], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] at FF_X2_Y3_N52
--register power-up is low

X1_tdo_crc_len_reg[17] = AMPP_FUNCTION(A1L6, X1L2261, X1_tdo_crc_len_reg[18], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] at FF_X2_Y3_N55
--register power-up is low

X1_tdo_crc_len_reg[18] = AMPP_FUNCTION(A1L6, X1L2265, X1_tdo_crc_len_reg[19], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] at FF_X2_Y3_N58
--register power-up is low

X1_tdo_crc_len_reg[19] = AMPP_FUNCTION(A1L6, X1L2269, X1_tdo_crc_len_reg[20], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] at FF_X2_Y2_N1
--register power-up is low

X1_tdo_crc_len_reg[20] = AMPP_FUNCTION(A1L6, X1L2273, X1_tdo_crc_len_reg[21], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] at FF_X2_Y2_N4
--register power-up is low

X1_tdo_crc_len_reg[21] = AMPP_FUNCTION(A1L6, X1L2277, X1_tdo_crc_len_reg[22], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] at FF_X2_Y2_N8
--register power-up is low

X1_tdo_crc_len_reg[22] = AMPP_FUNCTION(A1L6, X1L2281, X1_tdo_crc_len_reg[23], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] at FF_X2_Y2_N10
--register power-up is low

X1_tdo_crc_len_reg[23] = AMPP_FUNCTION(A1L6, X1L2285, X1_tdo_crc_len_reg[24], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] at FF_X2_Y2_N13
--register power-up is low

X1_tdo_crc_len_reg[24] = AMPP_FUNCTION(A1L6, X1L2289, X1_tdo_crc_len_reg[25], X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] at FF_X2_Y2_N16
--register power-up is low

X1_tdo_crc_len_reg[25] = AMPP_FUNCTION(A1L6, X1L2293, X1L2405Q, X1L2362, X1L2363, X1L2393);


--X1_tdo_crc_len_reg[26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] at FF_X2_Y2_N20
--register power-up is low

X1_tdo_crc_len_reg[26] = AMPP_FUNCTION(A1L6, X1L2297, X1_tdo_crc_len_reg[27], X1L2362, X1L2363, X1L2393);


--Z1_xq[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] at FF_X13_Y6_N1
--register power-up is low

Z1_xq[0] = AMPP_FUNCTION(A1L6, Z1L70, Z1_cells[0][0], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] at FF_X12_Y6_N1
--register power-up is low

DB7_dffs[1] = AMPP_FUNCTION(A1L6, DB7L6, DB7_dffs[2], !X1_reset_all, !Y1_status_ram_shift_load);


--KB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[2] at FF_X8_Y6_N38
--register power-up is low

KB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L6, KB1_counter_comb_bita2, D1L1670, !Y1_status_offload_shift_ena, KB1_cout_actual);


--KB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[0] at FF_X8_Y6_N32
--register power-up is low

KB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L6, KB1_counter_comb_bita0, D1L1670, !Y1_status_offload_shift_ena, KB1_cout_actual);


--KB1_counter_reg_bit[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[4] at FF_X8_Y6_N44
--register power-up is low

KB1_counter_reg_bit[4] = AMPP_FUNCTION(A1L6, KB1_counter_comb_bita4, D1L1670, !Y1_status_offload_shift_ena, KB1_cout_actual);


--KB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[3] at FF_X8_Y6_N41
--register power-up is low

KB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L6, KB1_counter_comb_bita3, D1L1670, !Y1_status_offload_shift_ena, KB1_cout_actual);


--KB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_reg_bit[1] at FF_X8_Y6_N34
--register power-up is low

KB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L6, KB1_counter_comb_bita1, D1L1670, !Y1_status_offload_shift_ena, KB1_cout_actual);


--BB1_lfsr[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1] at FF_X6_Y3_N10
--register power-up is low

BB1_lfsr[1] = AMPP_FUNCTION(A1L6, BB1_lfsr[2], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2] at FF_X7_Y3_N43
--register power-up is low

X1_tdo_crc_val_shift_reg[2] = AMPP_FUNCTION(A1L6, X1L2419, X1_tdo_crc_val_shift_reg[3], !X1L2320, X1L2414);


--EB1_counter[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9] at FF_X10_Y9_N14
--register power-up is low

EB1_counter[9] = AMPP_FUNCTION(A1L40, EB1L173, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] at FF_X10_Y9_N56
--register power-up is low

EB1_counter[10] = AMPP_FUNCTION(A1L40, EB1L174, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] at FF_X10_Y9_N28
--register power-up is low

EB1_counter[6] = AMPP_FUNCTION(A1L40, EB1L175, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7] at FF_X10_Y9_N43
--register power-up is low

EB1_counter[7] = AMPP_FUNCTION(A1L40, EB1L176, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8] at FF_X10_Y9_N46
--register power-up is low

EB1_counter[8] = AMPP_FUNCTION(A1L40, EB1L177, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] at FF_X10_Y9_N37
--register power-up is low

EB1_counter[0] = AMPP_FUNCTION(A1L40, EB1L178, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1] at FF_X10_Y9_N7
--register power-up is low

EB1_counter[1] = AMPP_FUNCTION(A1L40, EB1L179, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] at FF_X10_Y9_N10
--register power-up is low

EB1_counter[2] = AMPP_FUNCTION(A1L40, EB1L180, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3] at FF_X10_Y9_N49
--register power-up is low

EB1_counter[3] = AMPP_FUNCTION(A1L40, EB1L181, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] at FF_X10_Y9_N52
--register power-up is low

EB1_counter[4] = AMPP_FUNCTION(A1L40, EB1L182, !X1_reset_all, EB1L169, X1_collect_data);


--EB1_counter[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5] at FF_X10_Y9_N19
--register power-up is low

EB1_counter[5] = AMPP_FUNCTION(A1L40, EB1L183, !X1_reset_all, EB1L169, X1_collect_data);


--DB6_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at FF_X6_Y7_N19
--register power-up is low

DB6_dffs[2] = AMPP_FUNCTION(A1L6, DB6L7, EB1_last_buffer_write_address_sig[1], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] at FF_X7_Y7_N17
--register power-up is low

EB1_last_buffer_write_address_sig[0] = AMPP_FUNCTION(A1L40, EB1L79, EB1L246, GND, EB1L205);


--X1L2177 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~5 at LABCELL_X2_Y3_N3
X1L2177 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[1], X1L2174);

--X1L2178 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~6 at LABCELL_X2_Y3_N3
X1L2178 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[1], X1L2174);


--X1L2181 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~9 at LABCELL_X2_Y3_N39
X1L2181 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[13], X1L2250);

--X1L2182 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~10 at LABCELL_X2_Y3_N39
X1L2182 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[13], X1L2250);


--X1L2185 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~13 at LABCELL_X2_Y3_N42
X1L2185 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[14], X1L2182);

--X1L2186 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~14 at LABCELL_X2_Y3_N42
X1L2186 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[14], X1L2182);


--X1L2189 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~17 at LABCELL_X2_Y3_N18
X1L2189 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[6], X1L2226);

--X1L2190 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~18 at LABCELL_X2_Y3_N18
X1L2190 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[6], X1L2226);


--X1L2193 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~21 at LABCELL_X2_Y3_N21
X1L2193 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[7], X1L2190);

--X1L2194 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~22 at LABCELL_X2_Y3_N21
X1L2194 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[7], X1L2190);


--X1L2197 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~25 at LABCELL_X2_Y3_N24
X1L2197 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[8], X1L2194);

--X1L2198 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~26 at LABCELL_X2_Y3_N24
X1L2198 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[8], X1L2194);


--X1L2201 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~29 at LABCELL_X2_Y3_N27
X1L2201 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[9], X1L2198);

--X1L2202 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~30 at LABCELL_X2_Y3_N27
X1L2202 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[9], X1L2198);


--X1L2205 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~33 at LABCELL_X2_Y3_N30
X1L2205 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[10], X1L2202);

--X1L2206 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~34 at LABCELL_X2_Y3_N30
X1L2206 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[10], X1L2202);


--X1L2209 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~37 at LABCELL_X2_Y3_N33
X1L2209 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[11], X1L2206);

--X1L2210 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~38 at LABCELL_X2_Y3_N33
X1L2210 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[11], X1L2206);


--X1L2213 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~41 at LABCELL_X2_Y3_N6
X1L2213 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[2], X1L2178);

--X1L2214 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~42 at LABCELL_X2_Y3_N6
X1L2214 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[2], X1L2178);


--X1L2217 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~45 at LABCELL_X2_Y3_N9
X1L2217 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[3], X1L2214);

--X1L2218 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~46 at LABCELL_X2_Y3_N9
X1L2218 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[3], X1L2214);


--X1L2221 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~49 at LABCELL_X2_Y3_N12
X1L2221 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[4], X1L2218);

--X1L2222 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~50 at LABCELL_X2_Y3_N12
X1L2222 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[4], X1L2218);


--X1L2225 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~53 at LABCELL_X2_Y3_N15
X1L2225 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[5], X1L2222);

--X1L2226 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~54 at LABCELL_X2_Y3_N15
X1L2226 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[5], X1L2222);


--X1L2229 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~57 at LABCELL_X2_Y2_N21
X1L2229 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[27], X1L2298);

--X1L2230 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~58 at LABCELL_X2_Y2_N21
X1L2230 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[27], X1L2298);


--X1L2233 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~61 at LABCELL_X2_Y2_N24
X1L2233 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[28], X1L2230);

--X1L2234 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~62 at LABCELL_X2_Y2_N24
X1L2234 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[28], X1L2230);


--X1L2237 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~65 at LABCELL_X2_Y2_N27
X1L2237 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[29], X1L2234);

--X1L2238 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~66 at LABCELL_X2_Y2_N27
X1L2238 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[29], X1L2234);


--X1L2241 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~69 at LABCELL_X2_Y2_N30
X1L2241 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[30], X1L2238);

--X1L2242 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~70 at LABCELL_X2_Y2_N30
X1L2242 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[30], X1L2238);


--X1L2245 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~73 at LABCELL_X2_Y2_N33
X1L2245 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[31], X1L2242);


--X1L2249 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~77 at LABCELL_X2_Y3_N36
X1L2249 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[12], X1L2210);

--X1L2250 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~78 at LABCELL_X2_Y3_N36
X1L2250 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[12], X1L2210);


--X1L2253 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~81 at LABCELL_X2_Y3_N45
X1L2253 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[15], X1L2186);

--X1L2254 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~82 at LABCELL_X2_Y3_N45
X1L2254 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[15], X1L2186);


--X1L2257 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~85 at LABCELL_X2_Y3_N48
X1L2257 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[16], X1L2254);

--X1L2258 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~86 at LABCELL_X2_Y3_N48
X1L2258 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[16], X1L2254);


--X1L2261 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~89 at LABCELL_X2_Y3_N51
X1L2261 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[17], X1L2258);

--X1L2262 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~90 at LABCELL_X2_Y3_N51
X1L2262 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[17], X1L2258);


--X1L2265 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~93 at LABCELL_X2_Y3_N54
X1L2265 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[18], X1L2262);

--X1L2266 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~94 at LABCELL_X2_Y3_N54
X1L2266 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[18], X1L2262);


--X1L2269 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~97 at LABCELL_X2_Y3_N57
X1L2269 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[19], X1L2266);

--X1L2270 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~98 at LABCELL_X2_Y3_N57
X1L2270 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[19], X1L2266);


--X1L2273 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~101 at LABCELL_X2_Y2_N0
X1L2273 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[20], X1L2270);

--X1L2274 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~102 at LABCELL_X2_Y2_N0
X1L2274 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[20], X1L2270);


--X1L2277 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~105 at LABCELL_X2_Y2_N3
X1L2277 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[21], X1L2274);

--X1L2278 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~106 at LABCELL_X2_Y2_N3
X1L2278 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[21], X1L2274);


--X1L2281 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~109 at LABCELL_X2_Y2_N6
X1L2281 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[22], X1L2278);

--X1L2282 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~110 at LABCELL_X2_Y2_N6
X1L2282 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[22], X1L2278);


--X1L2285 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~113 at LABCELL_X2_Y2_N9
X1L2285 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[23], X1L2282);

--X1L2286 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~114 at LABCELL_X2_Y2_N9
X1L2286 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[23], X1L2282);


--X1L2289 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~117 at LABCELL_X2_Y2_N12
X1L2289 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[24], X1L2286);

--X1L2290 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~118 at LABCELL_X2_Y2_N12
X1L2290 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[24], X1L2286);


--X1L2293 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~121 at LABCELL_X2_Y2_N15
X1L2293 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[25], X1L2290);

--X1L2294 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~122 at LABCELL_X2_Y2_N15
X1L2294 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[25], X1L2290);


--X1L2297 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~125 at LABCELL_X2_Y2_N18
X1L2297 = AMPP_FUNCTION(!X1L2405Q, X1L2294);

--X1L2298 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~126 at LABCELL_X2_Y2_N18
X1L2298 = AMPP_FUNCTION(!X1L2405Q, X1L2294);


--Z1_xq[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] at FF_X11_Y6_N25
--register power-up is low

Z1_xq[1] = AMPP_FUNCTION(A1L6, Z1L72, Z1_cells[0][1], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] at FF_X12_Y6_N34
--register power-up is low

DB7_dffs[2] = AMPP_FUNCTION(A1L6, DB7L8, DB7_dffs[3], !X1_reset_all, !Y1_status_ram_shift_load);


--KB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita2 at MLABCELL_X8_Y6_N36
KB1_counter_comb_bita2 = AMPP_FUNCTION(!KB1_counter_reg_bit[2], KB1L8);

--KB1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita2~COUT at MLABCELL_X8_Y6_N36
KB1L12 = AMPP_FUNCTION(!KB1_counter_reg_bit[2], KB1L8);


--KB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita4~1 at MLABCELL_X8_Y6_N45
KB1L20 = AMPP_FUNCTION(KB1L24);


--KB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita0 at MLABCELL_X8_Y6_N30
KB1_counter_comb_bita0 = AMPP_FUNCTION(!KB1_counter_reg_bit[0]);

--KB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita0~COUT at MLABCELL_X8_Y6_N30
KB1L4 = AMPP_FUNCTION(!KB1_counter_reg_bit[0]);


--KB1_counter_comb_bita4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita4 at MLABCELL_X8_Y6_N42
KB1_counter_comb_bita4 = AMPP_FUNCTION(!KB1_counter_reg_bit[4], KB1L16);

--KB1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita4~COUT at MLABCELL_X8_Y6_N42
KB1L24 = AMPP_FUNCTION(!KB1_counter_reg_bit[4], KB1L16);


--KB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita3 at MLABCELL_X8_Y6_N39
KB1_counter_comb_bita3 = AMPP_FUNCTION(!KB1_counter_reg_bit[3], KB1L12);

--KB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita3~COUT at MLABCELL_X8_Y6_N39
KB1L16 = AMPP_FUNCTION(!KB1_counter_reg_bit[3], KB1L12);


--KB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita1 at MLABCELL_X8_Y6_N33
KB1_counter_comb_bita1 = AMPP_FUNCTION(!KB1_counter_reg_bit[1], KB1L4);

--KB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|counter_comb_bita1~COUT at MLABCELL_X8_Y6_N33
KB1L8 = AMPP_FUNCTION(!KB1_counter_reg_bit[1], KB1L4);


--EB1L75 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1 at MLABCELL_X8_Y7_N18
EB1L75 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[6], EB1L100);

--EB1L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2 at MLABCELL_X8_Y7_N18
EB1L76 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[6], EB1L100);


--EB1L79 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~5 at MLABCELL_X8_Y7_N0
EB1L79 = AMPP_FUNCTION(!EB1L17Q);

--EB1L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6 at MLABCELL_X8_Y7_N0
EB1L80 = AMPP_FUNCTION(!EB1L17Q);


--EB1L83 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~9 at MLABCELL_X8_Y7_N3
EB1L83 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[1], EB1L80);

--EB1L84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10 at MLABCELL_X8_Y7_N3
EB1L84 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[1], EB1L80);


--EB1L87 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13 at MLABCELL_X8_Y7_N6
EB1L87 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[2], EB1L84);

--EB1L88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14 at MLABCELL_X8_Y7_N6
EB1L88 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[2], EB1L84);


--EB1L91 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~17 at MLABCELL_X8_Y7_N9
EB1L91 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[3], EB1L88);

--EB1L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18 at MLABCELL_X8_Y7_N9
EB1L92 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[3], EB1L88);


--EB1L95 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21 at MLABCELL_X8_Y7_N12
EB1L95 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[4], EB1L92);

--EB1L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22 at MLABCELL_X8_Y7_N12
EB1L96 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[4], EB1L92);


--EB1L99 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25 at MLABCELL_X8_Y7_N15
EB1L99 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[5], EB1L96);

--EB1L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~26 at MLABCELL_X8_Y7_N15
EB1L100 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[5], EB1L96);


--EB1L103 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29 at MLABCELL_X8_Y7_N21
EB1L103 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[7], EB1L76);

--EB1L104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~30 at MLABCELL_X8_Y7_N21
EB1L104 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[7], EB1L76);


--EB1L107 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~33 at MLABCELL_X8_Y7_N24
EB1L107 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[8], EB1L104);

--EB1L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~34 at MLABCELL_X8_Y7_N24
EB1L108 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[8], EB1L104);


--EB1L111 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~37 at MLABCELL_X8_Y7_N27
EB1L111 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[9], EB1L108);


--BB1_lfsr[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2] at FF_X6_Y3_N25
--register power-up is low

BB1_lfsr[2] = AMPP_FUNCTION(A1L6, BB1_lfsr[3], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3] at FF_X7_Y3_N46
--register power-up is low

X1_tdo_crc_val_shift_reg[3] = AMPP_FUNCTION(A1L6, X1L2421, X1_tdo_crc_val_shift_reg[4], !X1L2320, X1L2414);


--EB1L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~1 at LABCELL_X7_Y9_N54
EB1L35 = AMPP_FUNCTION(!DB4_dffs[9], EB1L52);

--EB1L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~2 at LABCELL_X7_Y9_N54
EB1L36 = AMPP_FUNCTION(!DB4_dffs[9], EB1L52);


--EB1L115 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~1 at LABCELL_X9_Y9_N27
EB1L115 = AMPP_FUNCTION(!EB1_counter[9], EB1L132);

--EB1L116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2 at LABCELL_X9_Y9_N27
EB1L116 = AMPP_FUNCTION(!EB1_counter[9], EB1L132);


--EB1L39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~5 at LABCELL_X7_Y9_N57
EB1L39 = AMPP_FUNCTION(EB1L36);


--EB1L119 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~5 at LABCELL_X9_Y9_N30
EB1L119 = AMPP_FUNCTION(!EB1_counter[10], EB1L116);


--EB1L43 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~9 at LABCELL_X7_Y9_N45
EB1L43 = AMPP_FUNCTION(!DB4_dffs[6], EB1L72);

--EB1L44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~10 at LABCELL_X7_Y9_N45
EB1L44 = AMPP_FUNCTION(!DB4_dffs[6], EB1L72);


--EB1L123 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9 at LABCELL_X9_Y9_N18
EB1L123 = AMPP_FUNCTION(!EB1_counter[6], EB1L156);

--EB1L124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~10 at LABCELL_X9_Y9_N18
EB1L124 = AMPP_FUNCTION(!EB1_counter[6], EB1L156);


--EB1L47 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~13 at LABCELL_X7_Y9_N48
EB1L47 = AMPP_FUNCTION(!DB4_dffs[7], EB1L44);

--EB1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~14 at LABCELL_X7_Y9_N48
EB1L48 = AMPP_FUNCTION(!DB4_dffs[7], EB1L44);


--EB1L127 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13 at LABCELL_X9_Y9_N21
EB1L127 = AMPP_FUNCTION(!EB1_counter[7], EB1L124);

--EB1L128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~14 at LABCELL_X9_Y9_N21
EB1L128 = AMPP_FUNCTION(!EB1_counter[7], EB1L124);


--EB1L51 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~17 at LABCELL_X7_Y9_N51
EB1L51 = AMPP_FUNCTION(!DB4_dffs[8], EB1L48);

--EB1L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~18 at LABCELL_X7_Y9_N51
EB1L52 = AMPP_FUNCTION(!DB4_dffs[8], EB1L48);


--EB1L131 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17 at LABCELL_X9_Y9_N24
EB1L131 = AMPP_FUNCTION(!EB1_counter[8], EB1L128);

--EB1L132 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~18 at LABCELL_X9_Y9_N24
EB1L132 = AMPP_FUNCTION(!EB1_counter[8], EB1L128);


--EB1L135 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~21 at LABCELL_X9_Y9_N0
EB1L135 = AMPP_FUNCTION(!EB1_counter[0]);

--EB1L136 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~22 at LABCELL_X9_Y9_N0
EB1L136 = AMPP_FUNCTION(!EB1_counter[0]);


--EB1L55 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~21 at LABCELL_X7_Y9_N30
EB1L55 = AMPP_FUNCTION(!DB4_dffs[0], !DB4_dffs[1]);

--EB1L56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~22 at LABCELL_X7_Y9_N30
EB1L56 = AMPP_FUNCTION(!DB4_dffs[0], !DB4_dffs[1]);


--EB1L139 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~25 at LABCELL_X9_Y9_N3
EB1L139 = AMPP_FUNCTION(!EB1_counter[1], EB1L136);

--EB1L140 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~26 at LABCELL_X9_Y9_N3
EB1L140 = AMPP_FUNCTION(!EB1_counter[1], EB1L136);


--EB1L59 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~25 at LABCELL_X7_Y9_N33
EB1L59 = AMPP_FUNCTION(!DB4_dffs[2], EB1L56);

--EB1L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~26 at LABCELL_X7_Y9_N33
EB1L60 = AMPP_FUNCTION(!DB4_dffs[2], EB1L56);


--EB1L143 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~29 at LABCELL_X9_Y9_N6
EB1L143 = AMPP_FUNCTION(!EB1_counter[2], EB1L140);

--EB1L144 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~30 at LABCELL_X9_Y9_N6
EB1L144 = AMPP_FUNCTION(!EB1_counter[2], EB1L140);


--EB1L63 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~29 at LABCELL_X7_Y9_N36
EB1L63 = AMPP_FUNCTION(!DB4_dffs[3], EB1L60);

--EB1L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~30 at LABCELL_X7_Y9_N36
EB1L64 = AMPP_FUNCTION(!DB4_dffs[3], EB1L60);


--EB1L147 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~33 at LABCELL_X9_Y9_N9
EB1L147 = AMPP_FUNCTION(!EB1_counter[3], EB1L144);

--EB1L148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~34 at LABCELL_X9_Y9_N9
EB1L148 = AMPP_FUNCTION(!EB1_counter[3], EB1L144);


--EB1L67 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~33 at LABCELL_X7_Y9_N39
EB1L67 = AMPP_FUNCTION(!DB4_dffs[4], EB1L64);

--EB1L68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~34 at LABCELL_X7_Y9_N39
EB1L68 = AMPP_FUNCTION(!DB4_dffs[4], EB1L64);


--EB1L151 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~37 at LABCELL_X9_Y9_N12
EB1L151 = AMPP_FUNCTION(!EB1_counter[4], EB1L148);

--EB1L152 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~38 at LABCELL_X9_Y9_N12
EB1L152 = AMPP_FUNCTION(!EB1_counter[4], EB1L148);


--EB1L71 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~37 at LABCELL_X7_Y9_N42
EB1L71 = AMPP_FUNCTION(!DB4_dffs[5], EB1L68);

--EB1L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~38 at LABCELL_X7_Y9_N42
EB1L72 = AMPP_FUNCTION(!DB4_dffs[5], EB1L68);


--EB1L155 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~41 at LABCELL_X9_Y9_N15
EB1L155 = AMPP_FUNCTION(!EB1_counter[5], EB1L152);

--EB1L156 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~42 at LABCELL_X9_Y9_N15
EB1L156 = AMPP_FUNCTION(!EB1_counter[5], EB1L152);


--DB6_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at FF_X6_Y7_N22
--register power-up is low

DB6_dffs[3] = AMPP_FUNCTION(A1L6, DB6L9, EB1_last_buffer_write_address_sig[2], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] at FF_X9_Y9_N40
--register power-up is low

EB1_last_buffer_write_address_sig[1] = AMPP_FUNCTION(A1L40, EB1L83, EB1L246, GND, EB1L205);


--MB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0] at FF_X9_Y6_N1
--register power-up is low

MB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L6, MB1_counter_comb_bita0, D1L1670, Y1_status_buf_read_reset, MB1_cout_actual, Y1L6);


--Z1_xq[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] at FF_X11_Y6_N19
--register power-up is low

Z1_xq[2] = AMPP_FUNCTION(A1L6, Z1L74, Z1_cells[0][2], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] at FF_X12_Y6_N52
--register power-up is low

DB7_dffs[3] = AMPP_FUNCTION(A1L6, DB7L10, DB7_dffs[4], !X1_reset_all, !Y1_status_ram_shift_load);


--EB1_\buffer_manager:next_address[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] at FF_X9_Y7_N2
--register power-up is low

EB1_\buffer_manager:next_address[6] = AMPP_FUNCTION(A1L40, EB1L28, !X1_reset_all, EB1L246, X1_collect_data);


--EB1_\buffer_manager:next_address[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] at FF_X8_Y9_N5
--register power-up is low

EB1_\buffer_manager:next_address[0] = AMPP_FUNCTION(A1L40, EB1L18, !X1_reset_all, EB1L246, X1_collect_data);


--EB1_\buffer_manager:next_address[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] at FF_X8_Y7_N47
--register power-up is low

EB1_\buffer_manager:next_address[1] = AMPP_FUNCTION(A1L40, EB1L83, !X1_reset_all, EB1L246, GND, X1_collect_data);


--EB1_\buffer_manager:next_address[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] at FF_X8_Y7_N53
--register power-up is low

EB1_\buffer_manager:next_address[2] = AMPP_FUNCTION(A1L40, EB1L22, !X1_reset_all, EB1L246, X1_collect_data);


--EB1_\buffer_manager:next_address[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] at FF_X8_Y7_N52
--register power-up is low

EB1_\buffer_manager:next_address[3] = AMPP_FUNCTION(A1L40, EB1L91, !X1_reset_all, EB1L246, GND, X1_collect_data);


--EB1_\buffer_manager:next_address[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] at FF_X7_Y7_N10
--register power-up is low

EB1_\buffer_manager:next_address[4] = AMPP_FUNCTION(A1L40, EB1L95, !X1_reset_all, EB1L246, GND, X1_collect_data);


--EB1_\buffer_manager:next_address[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] at FF_X7_Y7_N37
--register power-up is low

EB1_\buffer_manager:next_address[5] = AMPP_FUNCTION(A1L40, EB1L26, !X1_reset_all, EB1L246, X1_collect_data);


--EB1_\buffer_manager:next_address[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] at FF_X8_Y7_N50
--register power-up is low

EB1_\buffer_manager:next_address[7] = AMPP_FUNCTION(A1L40, EB1L103, !X1_reset_all, EB1L246, GND, X1_collect_data);


--EB1_\buffer_manager:next_address[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] at FF_X8_Y7_N58
--register power-up is low

EB1_\buffer_manager:next_address[8] = AMPP_FUNCTION(A1L40, EB1L107, !X1_reset_all, EB1L246, GND, X1_collect_data);


--EB1_\buffer_manager:next_address[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] at FF_X8_Y7_N43
--register power-up is low

EB1_\buffer_manager:next_address[9] = AMPP_FUNCTION(A1L40, EB1L111, !X1_reset_all, EB1L246, GND, X1_collect_data);


--BB1_lfsr[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3] at FF_X6_Y3_N29
--register power-up is low

BB1_lfsr[3] = AMPP_FUNCTION(A1L6, BB1L6, X1_tdo_crc_val_calc_reset, !BB1L13);


--X1_tdo_crc_val_shift_reg[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4] at FF_X7_Y3_N13
--register power-up is low

X1_tdo_crc_val_shift_reg[4] = AMPP_FUNCTION(A1L6, X1L2423, X1_tdo_crc_val_shift_reg[5], !X1L2320, X1L2414);


--DB6_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at FF_X6_Y7_N37
--register power-up is low

DB6_dffs[4] = AMPP_FUNCTION(A1L6, DB6L11, EB1_last_buffer_write_address_sig[3], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] at FF_X7_Y7_N20
--register power-up is low

EB1_last_buffer_write_address_sig[2] = AMPP_FUNCTION(A1L40, EB1L208, EB1L246, EB1L205);


--MB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0 at LABCELL_X9_Y6_N0
MB1_counter_comb_bita0 = AMPP_FUNCTION(!MB1_counter_reg_bit[0]);

--MB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0~COUT at LABCELL_X9_Y6_N0
MB1L8 = AMPP_FUNCTION(!MB1_counter_reg_bit[0]);


--MB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0~1 at LABCELL_X9_Y6_N3
MB1L4 = AMPP_FUNCTION(MB1L8);


--Z1_xq[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] at FF_X11_Y6_N22
--register power-up is low

Z1_xq[3] = AMPP_FUNCTION(A1L6, Z1L76, Z1_cells[0][3], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] at FF_X12_Y6_N49
--register power-up is low

DB7_dffs[4] = AMPP_FUNCTION(A1L6, DB7L12, DB7_dffs[5], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4] at FF_X6_Y3_N58
--register power-up is low

BB1_lfsr[4] = AMPP_FUNCTION(A1L6, BB1_lfsr[5], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5] at FF_X7_Y3_N16
--register power-up is low

X1_tdo_crc_val_shift_reg[5] = AMPP_FUNCTION(A1L6, X1L2425, X1_tdo_crc_val_shift_reg[6], !X1L2320, X1L2414);


--DB6_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at FF_X6_Y7_N40
--register power-up is low

DB6_dffs[5] = AMPP_FUNCTION(A1L6, DB6L13, EB1_last_buffer_write_address_sig[4], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3] at FF_X7_Y7_N23
--register power-up is low

EB1_last_buffer_write_address_sig[3] = AMPP_FUNCTION(A1L40, EB1L210, EB1L246, EB1L205);


--EB1_\buffer_manager:last_trigger_address_var[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] at FF_X8_Y7_N2
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[0] = AMPP_FUNCTION(A1L40, EB1L79, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] at FF_X11_Y6_N52
--register power-up is low

Z1_xq[4] = AMPP_FUNCTION(A1L6, Z1L78, Z1_cells[0][4], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] at FF_X12_Y6_N10
--register power-up is low

DB7_dffs[5] = AMPP_FUNCTION(A1L6, DB7L14, DB7_dffs[6], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5] at FF_X6_Y3_N41
--register power-up is low

BB1_lfsr[5] = AMPP_FUNCTION(A1L6, BB1L19, X1_tdo_crc_val_calc_reset, !BB1L13);


--X1_tdo_crc_val_shift_reg[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6] at FF_X7_Y3_N31
--register power-up is low

X1_tdo_crc_val_shift_reg[6] = AMPP_FUNCTION(A1L6, X1L2427, X1_tdo_crc_val_shift_reg[7], !X1L2320, X1L2414);


--DB6_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at FF_X6_Y7_N7
--register power-up is low

DB6_dffs[6] = AMPP_FUNCTION(A1L6, DB6L15, EB1_last_buffer_write_address_sig[5], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] at FF_X7_Y7_N52
--register power-up is low

EB1_last_buffer_write_address_sig[4] = AMPP_FUNCTION(A1L40, EB1L95, EB1L246, GND, EB1L205);


--EB1_\buffer_manager:last_trigger_address_var[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] at FF_X8_Y7_N5
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[1] = AMPP_FUNCTION(A1L40, EB1L83, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] at FF_X11_Y6_N55
--register power-up is low

Z1_xq[5] = AMPP_FUNCTION(A1L6, Z1L80, Z1_cells[0][5], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] at FF_X12_Y6_N7
--register power-up is low

DB7_dffs[6] = AMPP_FUNCTION(A1L6, DB7L16, DB7_dffs[7], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6] at FF_X6_Y3_N4
--register power-up is low

BB1_lfsr[6] = AMPP_FUNCTION(A1L6, BB1_lfsr[7], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7] at FF_X7_Y3_N34
--register power-up is low

X1_tdo_crc_val_shift_reg[7] = AMPP_FUNCTION(A1L6, X1L2429, X1_tdo_crc_val_shift_reg[8], !X1L2320, X1L2414);


--DB6_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at FF_X6_Y7_N10
--register power-up is low

DB6_dffs[7] = AMPP_FUNCTION(A1L6, DB6L17, EB1_last_buffer_write_address_sig[6], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] at FF_X7_Y7_N43
--register power-up is low

EB1_last_buffer_write_address_sig[5] = AMPP_FUNCTION(A1L40, EB1L213, EB1L246, EB1L205);


--EB1_\buffer_manager:last_trigger_address_var[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] at FF_X8_Y7_N8
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[2] = AMPP_FUNCTION(A1L40, EB1L87, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] at FF_X11_Y6_N1
--register power-up is low

Z1_xq[6] = AMPP_FUNCTION(A1L6, Z1L82, Z1_cells[0][6], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] at FF_X12_Y6_N26
--register power-up is low

DB7_dffs[7] = AMPP_FUNCTION(A1L6, DB7L18, DB7_dffs[8], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7] at FF_X6_Y3_N19
--register power-up is low

BB1_lfsr[7] = AMPP_FUNCTION(A1L6, BB1_lfsr[8], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8] at FF_X7_Y3_N49
--register power-up is low

X1_tdo_crc_val_shift_reg[8] = AMPP_FUNCTION(A1L6, X1L2431, X1_tdo_crc_val_shift_reg[9], !X1L2320, X1L2414);


--DB6_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at FF_X6_Y7_N13
--register power-up is low

DB6_dffs[8] = AMPP_FUNCTION(A1L6, DB6L19, EB1_last_buffer_write_address_sig[7], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6] at FF_X7_Y7_N46
--register power-up is low

EB1_last_buffer_write_address_sig[6] = AMPP_FUNCTION(A1L40, EB1L75, EB1L246, GND, EB1L205);


--EB1_\buffer_manager:last_trigger_address_var[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] at FF_X8_Y7_N11
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[3] = AMPP_FUNCTION(A1L40, EB1L91, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] at FF_X11_Y6_N4
--register power-up is low

Z1_xq[7] = AMPP_FUNCTION(A1L6, Z1L84, Z1_cells[0][7], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] at FF_X12_Y6_N28
--register power-up is low

DB7_dffs[8] = AMPP_FUNCTION(A1L6, DB7L20, DB7_dffs[9], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8] at FF_X6_Y3_N23
--register power-up is low

BB1_lfsr[8] = AMPP_FUNCTION(A1L6, BB1_lfsr[9], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9] at FF_X7_Y3_N52
--register power-up is low

X1_tdo_crc_val_shift_reg[9] = AMPP_FUNCTION(A1L6, X1L2433, X1_tdo_crc_val_shift_reg[10], !X1L2320, X1L2414);


--DB6_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at FF_X6_Y7_N16
--register power-up is low

DB6_dffs[9] = AMPP_FUNCTION(A1L6, DB6L21, EB1_last_buffer_write_address_sig[8], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] at FF_X7_Y7_N25
--register power-up is low

EB1_last_buffer_write_address_sig[7] = AMPP_FUNCTION(A1L40, EB1L216, EB1L246, EB1L205);


--EB1_\buffer_manager:last_trigger_address_var[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] at FF_X8_Y7_N14
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[4] = AMPP_FUNCTION(A1L40, EB1L95, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] at FF_X11_Y6_N7
--register power-up is low

Z1_xq[8] = AMPP_FUNCTION(A1L6, Z1L86, Z1_cells[0][8], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] at FF_X12_Y6_N43
--register power-up is low

DB7_dffs[9] = AMPP_FUNCTION(A1L6, DB7L22, DB7_dffs[10], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9] at FF_X6_Y3_N16
--register power-up is low

BB1_lfsr[9] = AMPP_FUNCTION(A1L6, BB1_lfsr[10], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10] at FF_X7_Y3_N19
--register power-up is low

X1_tdo_crc_val_shift_reg[10] = AMPP_FUNCTION(A1L6, X1L2435, X1_tdo_crc_val_shift_reg[11], !X1L2320, X1L2414);


--DB6_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at FF_X6_Y7_N55
--register power-up is low

DB6_dffs[10] = AMPP_FUNCTION(A1L6, DB6L23, EB1_last_buffer_write_address_sig[9], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] at FF_X7_Y7_N28
--register power-up is low

EB1_last_buffer_write_address_sig[8] = AMPP_FUNCTION(A1L40, EB1L218, EB1L246, EB1L205);


--EB1_\buffer_manager:last_trigger_address_var[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] at FF_X8_Y7_N17
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[5] = AMPP_FUNCTION(A1L40, EB1L99, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] at FF_X11_Y6_N11
--register power-up is low

Z1_xq[9] = AMPP_FUNCTION(A1L6, Z1L88, Z1_cells[0][9], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] at FF_X12_Y6_N46
--register power-up is low

DB7_dffs[10] = AMPP_FUNCTION(A1L6, DB7L24, DB7_dffs[11], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10] at FF_X6_Y3_N14
--register power-up is low

BB1_lfsr[10] = AMPP_FUNCTION(A1L6, BB1L15, X1_tdo_crc_val_calc_reset, !BB1L13);


--X1_tdo_crc_val_shift_reg[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11] at FF_X7_Y3_N22
--register power-up is low

X1_tdo_crc_val_shift_reg[11] = AMPP_FUNCTION(A1L6, X1L2437, X1_tdo_crc_val_shift_reg[12], !X1L2320, X1L2414);


--DB6_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at FF_X6_Y7_N59
--register power-up is low

DB6_dffs[11] = AMPP_FUNCTION(A1L6, DB6L25, EB1_\buffer_manager:last_trigger_address_var[0], !X1_reset_all, X1_sdr);


--EB1_last_buffer_write_address_sig[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] at FF_X7_Y7_N49
--register power-up is low

EB1_last_buffer_write_address_sig[9] = AMPP_FUNCTION(A1L40, EB1L220, EB1L246, EB1L205);


--EB1_\buffer_manager:last_trigger_address_var[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] at FF_X8_Y7_N20
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[6] = AMPP_FUNCTION(A1L40, EB1L75, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] at FF_X11_Y6_N13
--register power-up is low

Z1_xq[10] = AMPP_FUNCTION(A1L6, Z1L90, Z1_cells[0][10], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] at FF_X12_Y6_N31
--register power-up is low

DB7_dffs[11] = AMPP_FUNCTION(A1L6, DB7L26, DB7_dffs[12], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11] at FF_X6_Y3_N34
--register power-up is low

BB1_lfsr[11] = AMPP_FUNCTION(A1L6, BB1_lfsr[12], X1_tdo_crc_val_calc_reset, GND, !BB1L13);


--X1_tdo_crc_val_shift_reg[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12] at FF_X7_Y3_N1
--register power-up is low

X1_tdo_crc_val_shift_reg[12] = AMPP_FUNCTION(A1L6, X1L2439, X1_tdo_crc_val_shift_reg[13], !X1L2320, X1L2414);


--DB6_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at FF_X6_Y7_N49
--register power-up is low

DB6_dffs[12] = AMPP_FUNCTION(A1L6, DB6L27, EB1_\buffer_manager:last_trigger_address_var[1], !X1_reset_all, X1_sdr);


--EB1_\buffer_manager:last_trigger_address_var[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7] at FF_X8_Y7_N23
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[7] = AMPP_FUNCTION(A1L40, EB1L103, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] at FF_X11_Y6_N16
--register power-up is low

Z1_xq[11] = AMPP_FUNCTION(A1L6, Z1L92, Z1_cells[0][11], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] at FF_X12_Y6_N37
--register power-up is low

DB7_dffs[12] = AMPP_FUNCTION(A1L6, DB7L28, DB7_dffs[13], !X1_reset_all, !Y1_status_ram_shift_load);


--BB1_lfsr[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12] at FF_X6_Y3_N7
--register power-up is low

BB1_lfsr[12] = AMPP_FUNCTION(A1L6, BB1L20, X1_tdo_crc_val_calc_reset, !BB1L13);


--DB6_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at FF_X6_Y7_N52
--register power-up is low

DB6_dffs[13] = AMPP_FUNCTION(A1L6, DB6L29, EB1_\buffer_manager:last_trigger_address_var[2], !X1_reset_all, X1_sdr);


--EB1_\buffer_manager:last_trigger_address_var[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] at FF_X8_Y7_N26
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[8] = AMPP_FUNCTION(A1L40, EB1L107, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] at FF_X11_Y6_N43
--register power-up is low

Z1_xq[12] = AMPP_FUNCTION(A1L6, Z1L94, Z1_cells[0][12], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] at FF_X12_Y6_N40
--register power-up is low

DB7_dffs[13] = AMPP_FUNCTION(A1L6, DB7L30, DB7_dffs[14], !X1_reset_all, !Y1_status_ram_shift_load);


--DB6_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at FF_X6_Y7_N43
--register power-up is low

DB6_dffs[14] = AMPP_FUNCTION(A1L6, DB6L31, EB1_\buffer_manager:last_trigger_address_var[3], !X1_reset_all, X1_sdr);


--EB1_\buffer_manager:last_trigger_address_var[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] at FF_X8_Y7_N29
--register power-up is low

EB1_\buffer_manager:last_trigger_address_var[9] = AMPP_FUNCTION(A1L40, EB1L111, !X1_reset_all, EB1L246, EB1L194);


--Z1_xq[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] at FF_X11_Y6_N46
--register power-up is low

Z1_xq[13] = AMPP_FUNCTION(A1L6, Z1L96, Z1_cells[0][13], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] at FF_X12_Y6_N55
--register power-up is low

DB7_dffs[14] = AMPP_FUNCTION(A1L6, DB7L32, DB7_dffs[15], !X1_reset_all, !Y1_status_ram_shift_load);


--DB6_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at FF_X6_Y7_N46
--register power-up is low

DB6_dffs[15] = AMPP_FUNCTION(A1L6, DB6L33, EB1_\buffer_manager:last_trigger_address_var[4], !X1_reset_all, X1_sdr);


--Z1_xq[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] at FF_X11_Y6_N49
--register power-up is low

Z1_xq[14] = AMPP_FUNCTION(A1L6, Z1L98, Z1_cells[0][14], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] at FF_X12_Y6_N58
--register power-up is low

DB7_dffs[15] = AMPP_FUNCTION(A1L6, DB7L34, DB7_dffs[16], !X1_reset_all, !Y1_status_ram_shift_load);


--DB6_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at FF_X6_Y7_N1
--register power-up is low

DB6_dffs[16] = AMPP_FUNCTION(A1L6, DB6L35, EB1_\buffer_manager:last_trigger_address_var[5], !X1_reset_all, X1_sdr);


--Z1_xq[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] at FF_X13_Y6_N7
--register power-up is low

Z1_xq[15] = AMPP_FUNCTION(A1L6, Z1L100, Z1_cells[0][15], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] at FF_X12_Y6_N13
--register power-up is low

DB7_dffs[16] = AMPP_FUNCTION(A1L6, DB7L36, DB7_dffs[17], !X1_reset_all, !Y1_status_ram_shift_load);


--DB6_dffs[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] at FF_X6_Y7_N4
--register power-up is low

DB6_dffs[17] = AMPP_FUNCTION(A1L6, DB6L37, EB1_\buffer_manager:last_trigger_address_var[6], !X1_reset_all, X1_sdr);


--Z1_xq[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] at FF_X13_Y6_N49
--register power-up is low

Z1_xq[16] = AMPP_FUNCTION(A1L6, Z1L102, Z1_cells[0][16], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] at FF_X12_Y6_N16
--register power-up is low

DB7_dffs[17] = AMPP_FUNCTION(A1L6, DB7L38, DB7_dffs[18], !X1_reset_all, !Y1_status_ram_shift_load);


--DB6_dffs[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] at FF_X10_Y6_N52
--register power-up is low

DB6_dffs[18] = AMPP_FUNCTION(A1L6, DB6L39, EB1_\buffer_manager:last_trigger_address_var[7], !X1_reset_all, X1_sdr);


--Z1_xq[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] at FF_X13_Y6_N46
--register power-up is low

Z1_xq[17] = AMPP_FUNCTION(A1L6, Z1L104, Z1_cells[0][17], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] at FF_X12_Y6_N19
--register power-up is low

DB7_dffs[18] = AMPP_FUNCTION(A1L6, DB7L40, DB7_dffs[19], !X1_reset_all, !Y1_status_ram_shift_load);


--DB6_dffs[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] at FF_X10_Y6_N49
--register power-up is low

DB6_dffs[19] = AMPP_FUNCTION(A1L6, DB6L41, EB1_\buffer_manager:last_trigger_address_var[8], !X1_reset_all, X1_sdr);


--Z1_xq[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] at FF_X13_Y6_N13
--register power-up is low

Z1_xq[18] = AMPP_FUNCTION(A1L6, Z1L106, Z1_cells[0][18], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB7_dffs[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] at FF_X12_Y6_N22
--register power-up is low

DB7_dffs[19] = AMPP_FUNCTION(A1L6, DB7L42, DB7_dffs[20], !X1_reset_all, !Y1_status_ram_shift_load);


--DB6_dffs[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] at FF_X10_Y6_N55
--register power-up is low

DB6_dffs[20] = AMPP_FUNCTION(A1L6, DB6L43, EB1_\buffer_manager:last_trigger_address_var[9], !X1_reset_all, X1_sdr);


--Z1_xq[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] at FF_X13_Y6_N22
--register power-up is low

Z1_xq[19] = AMPP_FUNCTION(A1L6, Z1L108, Z1_cells[0][19], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--DB5_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at FF_X13_Y7_N37
--register power-up is low

DB5_dffs[0] = AMPP_FUNCTION(A1L6, DB5L4, DB5_dffs[1], !X1_reset_all, !Y1_ram_shift_load);


--Z1_xq[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] at FF_X11_Y6_N28
--register power-up is low

Z1_xq[20] = AMPP_FUNCTION(A1L6, Z1L110, Z1_cells[0][20], !Z1_xraddr[0], Q1_irf_reg[3][7]);


--TB1_ram_block1a0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a0 at M10K_X14_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a0 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a9 at M10K_X14_Y8_N0
TB1_ram_block1a9 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a8 at M10K_X14_Y8_N0
TB1_ram_block1a8 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a7 at M10K_X14_Y8_N0
TB1_ram_block1a7 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a6 at M10K_X14_Y8_N0
TB1_ram_block1a6 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a5 at M10K_X14_Y8_N0
TB1_ram_block1a5 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a4 at M10K_X14_Y8_N0
TB1_ram_block1a4 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a3 at M10K_X14_Y8_N0
TB1_ram_block1a3 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a2 at M10K_X14_Y8_N0
TB1_ram_block1a2 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);

--TB1_ram_block1a1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a1 at M10K_X14_Y8_N0
TB1_ram_block1a1 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][0], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][0], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9], X1_acq_data_in_pipe_reg[3][1], X1_acq_data_in_pipe_reg[3][2], X1_acq_data_in_pipe_reg[3][3], X1_acq_data_in_pipe_reg[3][4], X1_acq_data_in_pipe_reg[3][5], X1_acq_data_in_pipe_reg[3][6], X1_acq_data_in_pipe_reg[3][7], X1_acq_data_in_pipe_reg[3][8], X1_acq_data_in_pipe_reg[3][9]);


--DB5_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at FF_X13_Y7_N34
--register power-up is low

DB5_dffs[1] = AMPP_FUNCTION(A1L6, DB5L6, DB5_dffs[2], !X1_reset_all, !Y1_ram_shift_load);


--GB1_counter_reg_bit[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[8] at FF_X7_Y6_N56
--register power-up is low

GB1_counter_reg_bit[8] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita8, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[7] at FF_X7_Y6_N52
--register power-up is low

GB1_counter_reg_bit[7] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita7, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[6] at FF_X7_Y6_N49
--register power-up is low

GB1_counter_reg_bit[6] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita6, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[5] at FF_X7_Y6_N47
--register power-up is low

GB1_counter_reg_bit[5] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita5, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[4] at FF_X7_Y6_N44
--register power-up is low

GB1_counter_reg_bit[4] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita4, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[3] at FF_X7_Y6_N40
--register power-up is low

GB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita3, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[2] at FF_X7_Y6_N38
--register power-up is low

GB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita2, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[1] at FF_X7_Y6_N35
--register power-up is low

GB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita1, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--GB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_reg_bit[0] at FF_X7_Y6_N32
--register power-up is low

GB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L6, GB1_counter_comb_bita0, D1L1670, !Y1_offload_shift_ena, GB1_cout_actual);


--JB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[0] at FF_X7_Y10_N31
--register power-up is low

JB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita0, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[1] at FF_X7_Y10_N35
--register power-up is low

JB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita1, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[2] at FF_X7_Y10_N37
--register power-up is low

JB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita2, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[3] at FF_X7_Y10_N41
--register power-up is low

JB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita3, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[4] at FF_X7_Y10_N43
--register power-up is low

JB1_counter_reg_bit[4] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita4, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[5] at FF_X7_Y10_N46
--register power-up is low

JB1_counter_reg_bit[5] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita5, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[6] at FF_X7_Y10_N49
--register power-up is low

JB1_counter_reg_bit[6] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita6, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[7] at FF_X7_Y10_N52
--register power-up is low

JB1_counter_reg_bit[7] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita7, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[8] at FF_X7_Y10_N55
--register power-up is low

JB1_counter_reg_bit[8] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita8, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--JB1_counter_reg_bit[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_reg_bit[9] at FF_X7_Y10_N58
--register power-up is low

JB1_counter_reg_bit[9] = AMPP_FUNCTION(A1L6, JB1_counter_comb_bita9, Y1_acq_buf_read_reset, Y1_read_pointer_counter_clk_ena);


--DB5_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at FF_X13_Y7_N31
--register power-up is low

DB5_dffs[2] = AMPP_FUNCTION(A1L6, DB5L8, DB5_dffs[3], !X1_reset_all, !Y1_ram_shift_load);


--GB1_counter_comb_bita8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita8 at LABCELL_X7_Y6_N54
GB1_counter_comb_bita8 = AMPP_FUNCTION(!GB1_counter_reg_bit[8], GB1L32);

--GB1L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita8~COUT at LABCELL_X7_Y6_N54
GB1L40 = AMPP_FUNCTION(!GB1_counter_reg_bit[8], GB1L32);


--GB1L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita8~1 at LABCELL_X7_Y6_N57
GB1L36 = AMPP_FUNCTION(GB1L40);


--GB1_counter_comb_bita7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita7 at LABCELL_X7_Y6_N51
GB1_counter_comb_bita7 = AMPP_FUNCTION(!GB1_counter_reg_bit[7], GB1L28);

--GB1L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita7~COUT at LABCELL_X7_Y6_N51
GB1L32 = AMPP_FUNCTION(!GB1_counter_reg_bit[7], GB1L28);


--GB1_counter_comb_bita6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita6 at LABCELL_X7_Y6_N48
GB1_counter_comb_bita6 = AMPP_FUNCTION(!GB1_counter_reg_bit[6], GB1L24);

--GB1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita6~COUT at LABCELL_X7_Y6_N48
GB1L28 = AMPP_FUNCTION(!GB1_counter_reg_bit[6], GB1L24);


--GB1_counter_comb_bita5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita5 at LABCELL_X7_Y6_N45
GB1_counter_comb_bita5 = AMPP_FUNCTION(!GB1_counter_reg_bit[5], GB1L20);

--GB1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita5~COUT at LABCELL_X7_Y6_N45
GB1L24 = AMPP_FUNCTION(!GB1_counter_reg_bit[5], GB1L20);


--GB1_counter_comb_bita4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita4 at LABCELL_X7_Y6_N42
GB1_counter_comb_bita4 = AMPP_FUNCTION(!GB1_counter_reg_bit[4], GB1L16);

--GB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita4~COUT at LABCELL_X7_Y6_N42
GB1L20 = AMPP_FUNCTION(!GB1_counter_reg_bit[4], GB1L16);


--GB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita3 at LABCELL_X7_Y6_N39
GB1_counter_comb_bita3 = AMPP_FUNCTION(!GB1_counter_reg_bit[3], GB1L12);

--GB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita3~COUT at LABCELL_X7_Y6_N39
GB1L16 = AMPP_FUNCTION(!GB1_counter_reg_bit[3], GB1L12);


--GB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita2 at LABCELL_X7_Y6_N36
GB1_counter_comb_bita2 = AMPP_FUNCTION(!GB1_counter_reg_bit[2], GB1L8);

--GB1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita2~COUT at LABCELL_X7_Y6_N36
GB1L12 = AMPP_FUNCTION(!GB1_counter_reg_bit[2], GB1L8);


--GB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita1 at LABCELL_X7_Y6_N33
GB1_counter_comb_bita1 = AMPP_FUNCTION(!GB1_counter_reg_bit[1], GB1L4);

--GB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita1~COUT at LABCELL_X7_Y6_N33
GB1L8 = AMPP_FUNCTION(!GB1_counter_reg_bit[1], GB1L4);


--GB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita0 at LABCELL_X7_Y6_N30
GB1_counter_comb_bita0 = AMPP_FUNCTION(!GB1_counter_reg_bit[0]);

--GB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|counter_comb_bita0~COUT at LABCELL_X7_Y6_N30
GB1L4 = AMPP_FUNCTION(!GB1_counter_reg_bit[0]);


--JB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita0 at LABCELL_X7_Y10_N30
JB1_counter_comb_bita0 = AMPP_FUNCTION(!JB1_counter_reg_bit[0]);

--JB1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita0~COUT at LABCELL_X7_Y10_N30
JB1L3 = AMPP_FUNCTION(!JB1_counter_reg_bit[0]);


--JB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita1 at LABCELL_X7_Y10_N33
JB1_counter_comb_bita1 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], JB1L3);

--JB1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita1~COUT at LABCELL_X7_Y10_N33
JB1L7 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], JB1L3);


--JB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita2 at LABCELL_X7_Y10_N36
JB1_counter_comb_bita2 = AMPP_FUNCTION(!JB1_counter_reg_bit[2], JB1L7);

--JB1L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita2~COUT at LABCELL_X7_Y10_N36
JB1L11 = AMPP_FUNCTION(!JB1_counter_reg_bit[2], JB1L7);


--JB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita3 at LABCELL_X7_Y10_N39
JB1_counter_comb_bita3 = AMPP_FUNCTION(!JB1_counter_reg_bit[3], JB1L11);

--JB1L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita3~COUT at LABCELL_X7_Y10_N39
JB1L15 = AMPP_FUNCTION(!JB1_counter_reg_bit[3], JB1L11);


--JB1_counter_comb_bita4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita4 at LABCELL_X7_Y10_N42
JB1_counter_comb_bita4 = AMPP_FUNCTION(!JB1_counter_reg_bit[4], JB1L15);

--JB1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita4~COUT at LABCELL_X7_Y10_N42
JB1L19 = AMPP_FUNCTION(!JB1_counter_reg_bit[4], JB1L15);


--JB1_counter_comb_bita5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita5 at LABCELL_X7_Y10_N45
JB1_counter_comb_bita5 = AMPP_FUNCTION(!JB1_counter_reg_bit[5], JB1L19);

--JB1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita5~COUT at LABCELL_X7_Y10_N45
JB1L23 = AMPP_FUNCTION(!JB1_counter_reg_bit[5], JB1L19);


--JB1_counter_comb_bita6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita6 at LABCELL_X7_Y10_N48
JB1_counter_comb_bita6 = AMPP_FUNCTION(!JB1_counter_reg_bit[6], JB1L23);

--JB1L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita6~COUT at LABCELL_X7_Y10_N48
JB1L27 = AMPP_FUNCTION(!JB1_counter_reg_bit[6], JB1L23);


--JB1_counter_comb_bita7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita7 at LABCELL_X7_Y10_N51
JB1_counter_comb_bita7 = AMPP_FUNCTION(!JB1_counter_reg_bit[7], JB1L27);

--JB1L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita7~COUT at LABCELL_X7_Y10_N51
JB1L31 = AMPP_FUNCTION(!JB1_counter_reg_bit[7], JB1L27);


--JB1_counter_comb_bita8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita8 at LABCELL_X7_Y10_N54
JB1_counter_comb_bita8 = AMPP_FUNCTION(!JB1_counter_reg_bit[8], JB1L31);

--JB1L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita8~COUT at LABCELL_X7_Y10_N54
JB1L35 = AMPP_FUNCTION(!JB1_counter_reg_bit[8], JB1L31);


--JB1_counter_comb_bita9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated|counter_comb_bita9 at LABCELL_X7_Y10_N57
JB1_counter_comb_bita9 = AMPP_FUNCTION(!JB1_counter_reg_bit[9], JB1L35);


--DB5_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at FF_X13_Y7_N52
--register power-up is low

DB5_dffs[3] = AMPP_FUNCTION(A1L6, DB5L10, DB5_dffs[4], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at FF_X13_Y7_N49
--register power-up is low

DB5_dffs[4] = AMPP_FUNCTION(A1L6, DB5L12, DB5_dffs[5], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at FF_X13_Y7_N10
--register power-up is low

DB5_dffs[5] = AMPP_FUNCTION(A1L6, DB5L14, DB5_dffs[6], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at FF_X13_Y7_N7
--register power-up is low

DB5_dffs[6] = AMPP_FUNCTION(A1L6, DB5L16, DB5_dffs[7], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at FF_X13_Y7_N16
--register power-up is low

DB5_dffs[7] = AMPP_FUNCTION(A1L6, DB5L18, DB5_dffs[8], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at FF_X13_Y7_N13
--register power-up is low

DB5_dffs[8] = AMPP_FUNCTION(A1L6, DB5L20, DB5_dffs[9], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at FF_X13_Y7_N43
--register power-up is low

DB5_dffs[9] = AMPP_FUNCTION(A1L6, DB5L22, DB5_dffs[10], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at FF_X13_Y7_N40
--register power-up is low

DB5_dffs[10] = AMPP_FUNCTION(A1L6, DB5L24, DB5_dffs[11], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a10 at M10K_X14_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a10 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a19 at M10K_X14_Y7_N0
TB1_ram_block1a19 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a18 at M10K_X14_Y7_N0
TB1_ram_block1a18 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a17 at M10K_X14_Y7_N0
TB1_ram_block1a17 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a16 at M10K_X14_Y7_N0
TB1_ram_block1a16 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a15 at M10K_X14_Y7_N0
TB1_ram_block1a15 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a14 at M10K_X14_Y7_N0
TB1_ram_block1a14 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a13 at M10K_X14_Y7_N0
TB1_ram_block1a13 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a12 at M10K_X14_Y7_N0
TB1_ram_block1a12 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);

--TB1_ram_block1a11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a11 at M10K_X14_Y7_N0
TB1_ram_block1a11 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][10], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][10], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19], X1_acq_data_in_pipe_reg[3][11], X1_acq_data_in_pipe_reg[3][12], X1_acq_data_in_pipe_reg[3][13], X1_acq_data_in_pipe_reg[3][14], X1_acq_data_in_pipe_reg[3][15], X1_acq_data_in_pipe_reg[3][16], X1_acq_data_in_pipe_reg[3][17], X1_acq_data_in_pipe_reg[3][18], X1_acq_data_in_pipe_reg[3][19]);


--DB5_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at FF_X13_Y7_N46
--register power-up is low

DB5_dffs[11] = AMPP_FUNCTION(A1L6, DB5L26, DB5_dffs[12], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at FF_X13_Y7_N28
--register power-up is low

DB5_dffs[12] = AMPP_FUNCTION(A1L6, DB5L28, DB5_dffs[13], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at FF_X13_Y7_N25
--register power-up is low

DB5_dffs[13] = AMPP_FUNCTION(A1L6, DB5L30, DB5_dffs[14], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at FF_X13_Y7_N58
--register power-up is low

DB5_dffs[14] = AMPP_FUNCTION(A1L6, DB5L32, DB5_dffs[15], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at FF_X13_Y7_N55
--register power-up is low

DB5_dffs[15] = AMPP_FUNCTION(A1L6, DB5L34, DB5_dffs[16], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at FF_X13_Y7_N4
--register power-up is low

DB5_dffs[16] = AMPP_FUNCTION(A1L6, DB5L36, DB5_dffs[17], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at FF_X13_Y7_N1
--register power-up is low

DB5_dffs[17] = AMPP_FUNCTION(A1L6, DB5L38, DB5_dffs[18], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at FF_X13_Y7_N22
--register power-up is low

DB5_dffs[18] = AMPP_FUNCTION(A1L6, DB5L40, DB5_dffs[19], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at FF_X13_Y7_N19
--register power-up is low

DB5_dffs[19] = AMPP_FUNCTION(A1L6, DB5L42, DB5_dffs[20], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at FF_X12_Y7_N4
--register power-up is low

DB5_dffs[20] = AMPP_FUNCTION(A1L6, DB5L44, DB5_dffs[21], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a20 at M10K_X14_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a20 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a29 at M10K_X14_Y5_N0
TB1_ram_block1a29 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a28 at M10K_X14_Y5_N0
TB1_ram_block1a28 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a27 at M10K_X14_Y5_N0
TB1_ram_block1a27 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a26 at M10K_X14_Y5_N0
TB1_ram_block1a26 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a25 at M10K_X14_Y5_N0
TB1_ram_block1a25 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a24 at M10K_X14_Y5_N0
TB1_ram_block1a24 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a23 at M10K_X14_Y5_N0
TB1_ram_block1a23 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a22 at M10K_X14_Y5_N0
TB1_ram_block1a22 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);

--TB1_ram_block1a21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a21 at M10K_X14_Y5_N0
TB1_ram_block1a21 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][20], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][20], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29], X1_acq_data_in_pipe_reg[3][21], X1_acq_data_in_pipe_reg[3][22], X1_acq_data_in_pipe_reg[3][23], X1_acq_data_in_pipe_reg[3][24], X1_acq_data_in_pipe_reg[3][25], X1_acq_data_in_pipe_reg[3][26], X1_acq_data_in_pipe_reg[3][27], X1_acq_data_in_pipe_reg[3][28], X1_acq_data_in_pipe_reg[3][29]);


--DB5_dffs[21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at FF_X12_Y7_N1
--register power-up is low

DB5_dffs[21] = AMPP_FUNCTION(A1L6, DB5L46, DB5_dffs[22], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at FF_X12_Y7_N46
--register power-up is low

DB5_dffs[22] = AMPP_FUNCTION(A1L6, DB5L48, DB5_dffs[23], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at FF_X12_Y7_N43
--register power-up is low

DB5_dffs[23] = AMPP_FUNCTION(A1L6, DB5L50, DB5_dffs[24], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at FF_X15_Y4_N29
--register power-up is low

DB5_dffs[24] = AMPP_FUNCTION(A1L6, DB5L52, DB5_dffs[25], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at FF_X15_Y4_N7
--register power-up is low

DB5_dffs[25] = AMPP_FUNCTION(A1L6, DB5L54, DB5_dffs[26], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at FF_X15_Y4_N10
--register power-up is low

DB5_dffs[26] = AMPP_FUNCTION(A1L6, DB5L56, DB5_dffs[27], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at FF_X15_Y4_N1
--register power-up is low

DB5_dffs[27] = AMPP_FUNCTION(A1L6, DB5L58, DB5_dffs[28], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at FF_X15_Y4_N4
--register power-up is low

DB5_dffs[28] = AMPP_FUNCTION(A1L6, DB5L60, DB5_dffs[29], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at FF_X15_Y4_N25
--register power-up is low

DB5_dffs[29] = AMPP_FUNCTION(A1L6, DB5L62, DB5_dffs[30], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at FF_X15_Y4_N31
--register power-up is low

DB5_dffs[30] = AMPP_FUNCTION(A1L6, DB5L64, DB5_dffs[31], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a30 at M10K_X14_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a30 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a39 at M10K_X14_Y4_N0
TB1_ram_block1a39 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a38 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a38 at M10K_X14_Y4_N0
TB1_ram_block1a38 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a37 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a37 at M10K_X14_Y4_N0
TB1_ram_block1a37 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a36 at M10K_X14_Y4_N0
TB1_ram_block1a36 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a35 at M10K_X14_Y4_N0
TB1_ram_block1a35 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a34 at M10K_X14_Y4_N0
TB1_ram_block1a34 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a33 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a33 at M10K_X14_Y4_N0
TB1_ram_block1a33 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a32 at M10K_X14_Y4_N0
TB1_ram_block1a32 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);

--TB1_ram_block1a31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a31 at M10K_X14_Y4_N0
TB1_ram_block1a31 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][30], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][30], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39], X1_acq_data_in_pipe_reg[3][31], X1_acq_data_in_pipe_reg[3][32], X1_acq_data_in_pipe_reg[3][33], X1_acq_data_in_pipe_reg[3][34], X1_acq_data_in_pipe_reg[3][35], X1_acq_data_in_pipe_reg[3][36], X1_acq_data_in_pipe_reg[3][37], X1_acq_data_in_pipe_reg[3][38], X1_acq_data_in_pipe_reg[3][39]);


--DB5_dffs[31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at FF_X15_Y4_N34
--register power-up is low

DB5_dffs[31] = AMPP_FUNCTION(A1L6, DB5L66, DB5_dffs[32], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at FF_X15_Y4_N49
--register power-up is low

DB5_dffs[32] = AMPP_FUNCTION(A1L6, DB5L68, DB5_dffs[33], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at FF_X15_Y4_N52
--register power-up is low

DB5_dffs[33] = AMPP_FUNCTION(A1L6, DB5L70, DB5_dffs[34], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at FF_X15_Y4_N19
--register power-up is low

DB5_dffs[34] = AMPP_FUNCTION(A1L6, DB5L72, DB5_dffs[35], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at FF_X15_Y4_N22
--register power-up is low

DB5_dffs[35] = AMPP_FUNCTION(A1L6, DB5L74, DB5_dffs[36], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at FF_X15_Y4_N13
--register power-up is low

DB5_dffs[36] = AMPP_FUNCTION(A1L6, DB5L76, DB5_dffs[37], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at FF_X15_Y4_N16
--register power-up is low

DB5_dffs[37] = AMPP_FUNCTION(A1L6, DB5L78, DB5_dffs[38], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at FF_X15_Y4_N43
--register power-up is low

DB5_dffs[38] = AMPP_FUNCTION(A1L6, DB5L80, DB5_dffs[39], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at FF_X15_Y4_N37
--register power-up is low

DB5_dffs[39] = AMPP_FUNCTION(A1L6, DB5L82, DB5_dffs[40], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at FF_X4_Y5_N19
--register power-up is low

DB5_dffs[40] = AMPP_FUNCTION(A1L6, DB5L84, DB5_dffs[41], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a40 at M10K_X5_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a40 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a49 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a49 at M10K_X5_Y5_N0
TB1_ram_block1a49 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a48 at M10K_X5_Y5_N0
TB1_ram_block1a48 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a47 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a47 at M10K_X5_Y5_N0
TB1_ram_block1a47 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a46 at M10K_X5_Y5_N0
TB1_ram_block1a46 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a45 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a45 at M10K_X5_Y5_N0
TB1_ram_block1a45 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a44 at M10K_X5_Y5_N0
TB1_ram_block1a44 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a43 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a43 at M10K_X5_Y5_N0
TB1_ram_block1a43 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a42 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a42 at M10K_X5_Y5_N0
TB1_ram_block1a42 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);

--TB1_ram_block1a41 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a41 at M10K_X5_Y5_N0
TB1_ram_block1a41 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][40], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][40], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49], X1_acq_data_in_pipe_reg[3][41], X1_acq_data_in_pipe_reg[3][42], X1_acq_data_in_pipe_reg[3][43], X1_acq_data_in_pipe_reg[3][44], X1_acq_data_in_pipe_reg[3][45], X1_acq_data_in_pipe_reg[3][46], X1_acq_data_in_pipe_reg[3][47], X1_acq_data_in_pipe_reg[3][48], X1_acq_data_in_pipe_reg[3][49]);


--DB5_dffs[41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at FF_X4_Y5_N22
--register power-up is low

DB5_dffs[41] = AMPP_FUNCTION(A1L6, DB5L86, DB5_dffs[42], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at FF_X4_Y5_N1
--register power-up is low

DB5_dffs[42] = AMPP_FUNCTION(A1L6, DB5L88, DB5_dffs[43], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at FF_X4_Y5_N4
--register power-up is low

DB5_dffs[43] = AMPP_FUNCTION(A1L6, DB5L90, DB5_dffs[44], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at FF_X4_Y5_N43
--register power-up is low

DB5_dffs[44] = AMPP_FUNCTION(A1L6, DB5L92, DB5_dffs[45], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at FF_X4_Y5_N46
--register power-up is low

DB5_dffs[45] = AMPP_FUNCTION(A1L6, DB5L94, DB5_dffs[46], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at FF_X4_Y5_N49
--register power-up is low

DB5_dffs[46] = AMPP_FUNCTION(A1L6, DB5L96, DB5_dffs[47], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at FF_X4_Y5_N52
--register power-up is low

DB5_dffs[47] = AMPP_FUNCTION(A1L6, DB5L98, DB5_dffs[48], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at FF_X4_Y5_N55
--register power-up is low

DB5_dffs[48] = AMPP_FUNCTION(A1L6, DB5L100, DB5_dffs[49], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at FF_X4_Y5_N58
--register power-up is low

DB5_dffs[49] = AMPP_FUNCTION(A1L6, DB5L102, DB5_dffs[50], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at FF_X4_Y6_N49
--register power-up is low

DB5_dffs[50] = AMPP_FUNCTION(A1L6, DB5L104, DB5_dffs[51], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a50 at M10K_X5_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a50 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a59 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a59 at M10K_X5_Y6_N0
TB1_ram_block1a59 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a58 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a58 at M10K_X5_Y6_N0
TB1_ram_block1a58 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a57 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a57 at M10K_X5_Y6_N0
TB1_ram_block1a57 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a56 at M10K_X5_Y6_N0
TB1_ram_block1a56 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a55 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a55 at M10K_X5_Y6_N0
TB1_ram_block1a55 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a54 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a54 at M10K_X5_Y6_N0
TB1_ram_block1a54 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a53 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a53 at M10K_X5_Y6_N0
TB1_ram_block1a53 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a52 at M10K_X5_Y6_N0
TB1_ram_block1a52 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);

--TB1_ram_block1a51 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a51 at M10K_X5_Y6_N0
TB1_ram_block1a51 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][50], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][50], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59], X1_acq_data_in_pipe_reg[3][51], X1_acq_data_in_pipe_reg[3][52], X1_acq_data_in_pipe_reg[3][53], X1_acq_data_in_pipe_reg[3][54], X1_acq_data_in_pipe_reg[3][55], X1_acq_data_in_pipe_reg[3][56], X1_acq_data_in_pipe_reg[3][57], X1_acq_data_in_pipe_reg[3][58], X1_acq_data_in_pipe_reg[3][59]);


--DB5_dffs[51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at FF_X4_Y6_N52
--register power-up is low

DB5_dffs[51] = AMPP_FUNCTION(A1L6, DB5L106, DB5_dffs[52], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at FF_X4_Y6_N55
--register power-up is low

DB5_dffs[52] = AMPP_FUNCTION(A1L6, DB5L108, DB5_dffs[53], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at FF_X4_Y6_N58
--register power-up is low

DB5_dffs[53] = AMPP_FUNCTION(A1L6, DB5L110, DB5_dffs[54], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at FF_X4_Y6_N13
--register power-up is low

DB5_dffs[54] = AMPP_FUNCTION(A1L6, DB5L112, DB5_dffs[55], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at FF_X4_Y6_N16
--register power-up is low

DB5_dffs[55] = AMPP_FUNCTION(A1L6, DB5L114, DB5_dffs[56], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at FF_X4_Y6_N31
--register power-up is low

DB5_dffs[56] = AMPP_FUNCTION(A1L6, DB5L116, DB5_dffs[57], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at FF_X4_Y6_N34
--register power-up is low

DB5_dffs[57] = AMPP_FUNCTION(A1L6, DB5L118, DB5_dffs[58], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at FF_X4_Y6_N37
--register power-up is low

DB5_dffs[58] = AMPP_FUNCTION(A1L6, DB5L120, DB5_dffs[59], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at FF_X4_Y6_N40
--register power-up is low

DB5_dffs[59] = AMPP_FUNCTION(A1L6, DB5L122, DB5_dffs[60], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at FF_X4_Y6_N43
--register power-up is low

DB5_dffs[60] = AMPP_FUNCTION(A1L6, DB5L124, DB5_dffs[61], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a60 at M10K_X14_Y2_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a60 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a69 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a69 at M10K_X14_Y2_N0
TB1_ram_block1a69 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a68 at M10K_X14_Y2_N0
TB1_ram_block1a68 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a67 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a67 at M10K_X14_Y2_N0
TB1_ram_block1a67 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a66 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a66 at M10K_X14_Y2_N0
TB1_ram_block1a66 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a65 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a65 at M10K_X14_Y2_N0
TB1_ram_block1a65 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a64 at M10K_X14_Y2_N0
TB1_ram_block1a64 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a63 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a63 at M10K_X14_Y2_N0
TB1_ram_block1a63 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a62 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a62 at M10K_X14_Y2_N0
TB1_ram_block1a62 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);

--TB1_ram_block1a61 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a61 at M10K_X14_Y2_N0
TB1_ram_block1a61 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][60], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][60], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69], X1_acq_data_in_pipe_reg[3][61], X1_acq_data_in_pipe_reg[3][62], X1_acq_data_in_pipe_reg[3][63], X1_acq_data_in_pipe_reg[3][64], X1_acq_data_in_pipe_reg[3][65], X1_acq_data_in_pipe_reg[3][66], X1_acq_data_in_pipe_reg[3][67], X1_acq_data_in_pipe_reg[3][68], X1_acq_data_in_pipe_reg[3][69]);


--DB5_dffs[61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at FF_X4_Y6_N46
--register power-up is low

DB5_dffs[61] = AMPP_FUNCTION(A1L6, DB5L126, DB5_dffs[62], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at FF_X13_Y3_N28
--register power-up is low

DB5_dffs[62] = AMPP_FUNCTION(A1L6, DB5L128, DB5_dffs[63], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at FF_X13_Y3_N22
--register power-up is low

DB5_dffs[63] = AMPP_FUNCTION(A1L6, DB5L130, DB5_dffs[64], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at FF_X13_Y3_N13
--register power-up is low

DB5_dffs[64] = AMPP_FUNCTION(A1L6, DB5L132, DB5_dffs[65], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at FF_X13_Y3_N16
--register power-up is low

DB5_dffs[65] = AMPP_FUNCTION(A1L6, DB5L134, DB5_dffs[66], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at FF_X13_Y3_N25
--register power-up is low

DB5_dffs[66] = AMPP_FUNCTION(A1L6, DB5L136, DB5_dffs[67], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] at FF_X13_Y3_N46
--register power-up is low

DB5_dffs[67] = AMPP_FUNCTION(A1L6, DB5L138, DB5_dffs[68], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] at FF_X13_Y3_N43
--register power-up is low

DB5_dffs[68] = AMPP_FUNCTION(A1L6, DB5L140, DB5_dffs[69], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69] at FF_X13_Y3_N4
--register power-up is low

DB5_dffs[69] = AMPP_FUNCTION(A1L6, DB5L142, DB5_dffs[70], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] at FF_X13_Y3_N1
--register power-up is low

DB5_dffs[70] = AMPP_FUNCTION(A1L6, DB5L144, DB5_dffs[71], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a70 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a70 at M10K_X14_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a70 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a79 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a79 at M10K_X14_Y3_N0
TB1_ram_block1a79 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a78 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a78 at M10K_X14_Y3_N0
TB1_ram_block1a78 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a77 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a77 at M10K_X14_Y3_N0
TB1_ram_block1a77 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a76 at M10K_X14_Y3_N0
TB1_ram_block1a76 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a75 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a75 at M10K_X14_Y3_N0
TB1_ram_block1a75 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a74 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a74 at M10K_X14_Y3_N0
TB1_ram_block1a74 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a73 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a73 at M10K_X14_Y3_N0
TB1_ram_block1a73 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a72 at M10K_X14_Y3_N0
TB1_ram_block1a72 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);

--TB1_ram_block1a71 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a71 at M10K_X14_Y3_N0
TB1_ram_block1a71 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][70], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][70], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79], X1_acq_data_in_pipe_reg[3][71], X1_acq_data_in_pipe_reg[3][72], X1_acq_data_in_pipe_reg[3][73], X1_acq_data_in_pipe_reg[3][74], X1_acq_data_in_pipe_reg[3][75], X1_acq_data_in_pipe_reg[3][76], X1_acq_data_in_pipe_reg[3][77], X1_acq_data_in_pipe_reg[3][78], X1_acq_data_in_pipe_reg[3][79]);


--DB5_dffs[71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] at FF_X13_Y3_N58
--register power-up is low

DB5_dffs[71] = AMPP_FUNCTION(A1L6, DB5L146, DB5_dffs[72], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72] at FF_X13_Y3_N55
--register power-up is low

DB5_dffs[72] = AMPP_FUNCTION(A1L6, DB5L148, DB5_dffs[73], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73] at FF_X13_Y3_N40
--register power-up is low

DB5_dffs[73] = AMPP_FUNCTION(A1L6, DB5L150, DB5_dffs[74], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[74] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74] at FF_X13_Y3_N37
--register power-up is low

DB5_dffs[74] = AMPP_FUNCTION(A1L6, DB5L152, DB5_dffs[75], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[75] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75] at FF_X13_Y3_N34
--register power-up is low

DB5_dffs[75] = AMPP_FUNCTION(A1L6, DB5L154, DB5_dffs[76], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[76] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76] at FF_X13_Y3_N31
--register power-up is low

DB5_dffs[76] = AMPP_FUNCTION(A1L6, DB5L156, DB5_dffs[77], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[77] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] at FF_X13_Y3_N52
--register power-up is low

DB5_dffs[77] = AMPP_FUNCTION(A1L6, DB5L158, DB5_dffs[78], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[78] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] at FF_X13_Y3_N49
--register power-up is low

DB5_dffs[78] = AMPP_FUNCTION(A1L6, DB5L160, DB5_dffs[79], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[79] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] at FF_X13_Y3_N10
--register power-up is low

DB5_dffs[79] = AMPP_FUNCTION(A1L6, DB5L162, DB5_dffs[80], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[80] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80] at FF_X6_Y12_N4
--register power-up is low

DB5_dffs[80] = AMPP_FUNCTION(A1L6, DB5L164, DB5_dffs[81], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a80 at M10K_X5_Y14_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a80 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a89 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a89 at M10K_X5_Y14_N0
TB1_ram_block1a89 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a88 at M10K_X5_Y14_N0
TB1_ram_block1a88 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a87 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a87 at M10K_X5_Y14_N0
TB1_ram_block1a87 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a86 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a86 at M10K_X5_Y14_N0
TB1_ram_block1a86 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a85 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a85 at M10K_X5_Y14_N0
TB1_ram_block1a85 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a84 at M10K_X5_Y14_N0
TB1_ram_block1a84 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a83 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a83 at M10K_X5_Y14_N0
TB1_ram_block1a83 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a82 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a82 at M10K_X5_Y14_N0
TB1_ram_block1a82 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);

--TB1_ram_block1a81 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a81 at M10K_X5_Y14_N0
TB1_ram_block1a81 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][80], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][80], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89], X1_acq_data_in_pipe_reg[3][81], X1_acq_data_in_pipe_reg[3][82], X1_acq_data_in_pipe_reg[3][83], X1_acq_data_in_pipe_reg[3][84], X1_acq_data_in_pipe_reg[3][85], X1_acq_data_in_pipe_reg[3][86], X1_acq_data_in_pipe_reg[3][87], X1_acq_data_in_pipe_reg[3][88], X1_acq_data_in_pipe_reg[3][89]);


--DB5_dffs[81] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81] at FF_X6_Y12_N1
--register power-up is low

DB5_dffs[81] = AMPP_FUNCTION(A1L6, DB5L166, DB5_dffs[82], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[82] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82] at FF_X6_Y12_N58
--register power-up is low

DB5_dffs[82] = AMPP_FUNCTION(A1L6, DB5L168, DB5_dffs[83], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[83] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83] at FF_X6_Y12_N55
--register power-up is low

DB5_dffs[83] = AMPP_FUNCTION(A1L6, DB5L170, DB5_dffs[84], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[84] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84] at FF_X6_Y12_N25
--register power-up is low

DB5_dffs[84] = AMPP_FUNCTION(A1L6, DB5L172, DB5_dffs[85], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[85] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85] at FF_X6_Y12_N28
--register power-up is low

DB5_dffs[85] = AMPP_FUNCTION(A1L6, DB5L174, DB5_dffs[86], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[86] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86] at FF_X6_Y12_N19
--register power-up is low

DB5_dffs[86] = AMPP_FUNCTION(A1L6, DB5L176, DB5_dffs[87], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[87] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87] at FF_X6_Y12_N22
--register power-up is low

DB5_dffs[87] = AMPP_FUNCTION(A1L6, DB5L178, DB5_dffs[88], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[88] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88] at FF_X6_Y12_N49
--register power-up is low

DB5_dffs[88] = AMPP_FUNCTION(A1L6, DB5L180, DB5_dffs[89], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[89] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89] at FF_X6_Y12_N52
--register power-up is low

DB5_dffs[89] = AMPP_FUNCTION(A1L6, DB5L182, DB5_dffs[90], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[90] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90] at FF_X6_Y12_N31
--register power-up is low

DB5_dffs[90] = AMPP_FUNCTION(A1L6, DB5L184, DB5_dffs[91], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a90 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a90 at M10K_X5_Y12_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a90 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a99 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a99 at M10K_X5_Y12_N0
TB1_ram_block1a99 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a98 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a98 at M10K_X5_Y12_N0
TB1_ram_block1a98 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a97 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a97 at M10K_X5_Y12_N0
TB1_ram_block1a97 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a96 at M10K_X5_Y12_N0
TB1_ram_block1a96 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a95 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a95 at M10K_X5_Y12_N0
TB1_ram_block1a95 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a94 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a94 at M10K_X5_Y12_N0
TB1_ram_block1a94 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a93 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a93 at M10K_X5_Y12_N0
TB1_ram_block1a93 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a92 at M10K_X5_Y12_N0
TB1_ram_block1a92 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);

--TB1_ram_block1a91 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a91 at M10K_X5_Y12_N0
TB1_ram_block1a91 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][90], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][90], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99], X1_acq_data_in_pipe_reg[3][91], X1_acq_data_in_pipe_reg[3][92], X1_acq_data_in_pipe_reg[3][93], X1_acq_data_in_pipe_reg[3][94], X1_acq_data_in_pipe_reg[3][95], X1_acq_data_in_pipe_reg[3][96], X1_acq_data_in_pipe_reg[3][97], X1_acq_data_in_pipe_reg[3][98], X1_acq_data_in_pipe_reg[3][99]);


--DB5_dffs[91] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91] at FF_X6_Y12_N34
--register power-up is low

DB5_dffs[91] = AMPP_FUNCTION(A1L6, DB5L186, DB5_dffs[92], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[92] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92] at FF_X6_Y12_N37
--register power-up is low

DB5_dffs[92] = AMPP_FUNCTION(A1L6, DB5L188, DB5_dffs[93], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[93] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93] at FF_X6_Y12_N40
--register power-up is low

DB5_dffs[93] = AMPP_FUNCTION(A1L6, DB5L190, DB5_dffs[94], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[94] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94] at FF_X6_Y12_N7
--register power-up is low

DB5_dffs[94] = AMPP_FUNCTION(A1L6, DB5L192, DB5_dffs[95], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[95] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95] at FF_X6_Y12_N10
--register power-up is low

DB5_dffs[95] = AMPP_FUNCTION(A1L6, DB5L194, DB5_dffs[96], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[96] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96] at FF_X6_Y12_N13
--register power-up is low

DB5_dffs[96] = AMPP_FUNCTION(A1L6, DB5L196, DB5_dffs[97], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[97] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97] at FF_X6_Y12_N16
--register power-up is low

DB5_dffs[97] = AMPP_FUNCTION(A1L6, DB5L198, DB5_dffs[98], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[98] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98] at FF_X6_Y12_N43
--register power-up is low

DB5_dffs[98] = AMPP_FUNCTION(A1L6, DB5L200, DB5_dffs[99], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[99] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99] at FF_X6_Y12_N46
--register power-up is low

DB5_dffs[99] = AMPP_FUNCTION(A1L6, DB5L202, DB5_dffs[100], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[100] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] at FF_X12_Y7_N16
--register power-up is low

DB5_dffs[100] = AMPP_FUNCTION(A1L6, DB5L204, DB5_dffs[101], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a100 at M10K_X14_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a100 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a109 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a109 at M10K_X14_Y6_N0
TB1_ram_block1a109 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a108 at M10K_X14_Y6_N0
TB1_ram_block1a108 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a107 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a107 at M10K_X14_Y6_N0
TB1_ram_block1a107 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a106 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a106 at M10K_X14_Y6_N0
TB1_ram_block1a106 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a105 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a105 at M10K_X14_Y6_N0
TB1_ram_block1a105 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a104 at M10K_X14_Y6_N0
TB1_ram_block1a104 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a103 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a103 at M10K_X14_Y6_N0
TB1_ram_block1a103 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a102 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a102 at M10K_X14_Y6_N0
TB1_ram_block1a102 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);

--TB1_ram_block1a101 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a101 at M10K_X14_Y6_N0
TB1_ram_block1a101 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][100], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][100], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109], X1_acq_data_in_pipe_reg[3][101], X1_acq_data_in_pipe_reg[3][102], X1_acq_data_in_pipe_reg[3][103], X1_acq_data_in_pipe_reg[3][104], X1_acq_data_in_pipe_reg[3][105], X1_acq_data_in_pipe_reg[3][106], X1_acq_data_in_pipe_reg[3][107], X1_acq_data_in_pipe_reg[3][108], X1_acq_data_in_pipe_reg[3][109]);


--DB5_dffs[101] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] at FF_X12_Y7_N7
--register power-up is low

DB5_dffs[101] = AMPP_FUNCTION(A1L6, DB5L206, DB5_dffs[102], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[102] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] at FF_X12_Y7_N10
--register power-up is low

DB5_dffs[102] = AMPP_FUNCTION(A1L6, DB5L208, DB5_dffs[103], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[103] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] at FF_X12_Y7_N37
--register power-up is low

DB5_dffs[103] = AMPP_FUNCTION(A1L6, DB5L210, DB5_dffs[104], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[104] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] at FF_X12_Y7_N40
--register power-up is low

DB5_dffs[104] = AMPP_FUNCTION(A1L6, DB5L212, DB5_dffs[105], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[105] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] at FF_X12_Y7_N55
--register power-up is low

DB5_dffs[105] = AMPP_FUNCTION(A1L6, DB5L214, DB5_dffs[106], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[106] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] at FF_X12_Y7_N58
--register power-up is low

DB5_dffs[106] = AMPP_FUNCTION(A1L6, DB5L216, DB5_dffs[107], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[107] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] at FF_X12_Y7_N49
--register power-up is low

DB5_dffs[107] = AMPP_FUNCTION(A1L6, DB5L218, DB5_dffs[108], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[108] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] at FF_X12_Y7_N52
--register power-up is low

DB5_dffs[108] = AMPP_FUNCTION(A1L6, DB5L220, DB5_dffs[109], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[109] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] at FF_X12_Y7_N13
--register power-up is low

DB5_dffs[109] = AMPP_FUNCTION(A1L6, DB5L222, DB5_dffs[110], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[110] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] at FF_X10_Y10_N16
--register power-up is low

DB5_dffs[110] = AMPP_FUNCTION(A1L6, DB5L224, DB5_dffs[111], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a110 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a110 at M10K_X5_Y10_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a110 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a119 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a119 at M10K_X5_Y10_N0
TB1_ram_block1a119 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a118 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a118 at M10K_X5_Y10_N0
TB1_ram_block1a118 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a117 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a117 at M10K_X5_Y10_N0
TB1_ram_block1a117 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a116 at M10K_X5_Y10_N0
TB1_ram_block1a116 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a115 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a115 at M10K_X5_Y10_N0
TB1_ram_block1a115 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a114 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a114 at M10K_X5_Y10_N0
TB1_ram_block1a114 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a113 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a113 at M10K_X5_Y10_N0
TB1_ram_block1a113 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a112 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a112 at M10K_X5_Y10_N0
TB1_ram_block1a112 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);

--TB1_ram_block1a111 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a111 at M10K_X5_Y10_N0
TB1_ram_block1a111 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][110], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][110], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119], X1_acq_data_in_pipe_reg[3][111], X1_acq_data_in_pipe_reg[3][112], X1_acq_data_in_pipe_reg[3][113], X1_acq_data_in_pipe_reg[3][114], X1_acq_data_in_pipe_reg[3][115], X1_acq_data_in_pipe_reg[3][116], X1_acq_data_in_pipe_reg[3][117], X1_acq_data_in_pipe_reg[3][118], X1_acq_data_in_pipe_reg[3][119]);


--DB5_dffs[111] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] at FF_X10_Y10_N13
--register power-up is low

DB5_dffs[111] = AMPP_FUNCTION(A1L6, DB5L226, DB5_dffs[112], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[112] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] at FF_X10_Y10_N55
--register power-up is low

DB5_dffs[112] = AMPP_FUNCTION(A1L6, DB5L228, DB5_dffs[113], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[113] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] at FF_X10_Y10_N58
--register power-up is low

DB5_dffs[113] = AMPP_FUNCTION(A1L6, DB5L230, DB5_dffs[114], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[114] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] at FF_X10_Y10_N25
--register power-up is low

DB5_dffs[114] = AMPP_FUNCTION(A1L6, DB5L232, DB5_dffs[115], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[115] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] at FF_X10_Y10_N29
--register power-up is low

DB5_dffs[115] = AMPP_FUNCTION(A1L6, DB5L234, DB5_dffs[116], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[116] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] at FF_X10_Y10_N31
--register power-up is low

DB5_dffs[116] = AMPP_FUNCTION(A1L6, DB5L236, DB5_dffs[117], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[117] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] at FF_X10_Y10_N34
--register power-up is low

DB5_dffs[117] = AMPP_FUNCTION(A1L6, DB5L238, DB5_dffs[118], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[118] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] at FF_X10_Y10_N37
--register power-up is low

DB5_dffs[118] = AMPP_FUNCTION(A1L6, DB5L240, DB5_dffs[119], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[119] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] at FF_X10_Y10_N40
--register power-up is low

DB5_dffs[119] = AMPP_FUNCTION(A1L6, DB5L242, DB5_dffs[120], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[120] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] at FF_X10_Y10_N19
--register power-up is low

DB5_dffs[120] = AMPP_FUNCTION(A1L6, DB5L244, DB5_dffs[121], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a120 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a120 at M10K_X14_Y10_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a120 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a129 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a129 at M10K_X14_Y10_N0
TB1_ram_block1a129 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a128 at M10K_X14_Y10_N0
TB1_ram_block1a128 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a127 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a127 at M10K_X14_Y10_N0
TB1_ram_block1a127 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a126 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a126 at M10K_X14_Y10_N0
TB1_ram_block1a126 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a125 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a125 at M10K_X14_Y10_N0
TB1_ram_block1a125 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a124 at M10K_X14_Y10_N0
TB1_ram_block1a124 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a123 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a123 at M10K_X14_Y10_N0
TB1_ram_block1a123 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a122 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a122 at M10K_X14_Y10_N0
TB1_ram_block1a122 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);

--TB1_ram_block1a121 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a121 at M10K_X14_Y10_N0
TB1_ram_block1a121 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][120], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][120], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129], X1_acq_data_in_pipe_reg[3][121], X1_acq_data_in_pipe_reg[3][122], X1_acq_data_in_pipe_reg[3][123], X1_acq_data_in_pipe_reg[3][124], X1_acq_data_in_pipe_reg[3][125], X1_acq_data_in_pipe_reg[3][126], X1_acq_data_in_pipe_reg[3][127], X1_acq_data_in_pipe_reg[3][128], X1_acq_data_in_pipe_reg[3][129]);


--DB5_dffs[121] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] at FF_X10_Y10_N22
--register power-up is low

DB5_dffs[121] = AMPP_FUNCTION(A1L6, DB5L246, DB5_dffs[122], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[122] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] at FF_X10_Y10_N49
--register power-up is low

DB5_dffs[122] = AMPP_FUNCTION(A1L6, DB5L248, DB5_dffs[123], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[123] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] at FF_X10_Y10_N52
--register power-up is low

DB5_dffs[123] = AMPP_FUNCTION(A1L6, DB5L250, DB5_dffs[124], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[124] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] at FF_X10_Y10_N43
--register power-up is low

DB5_dffs[124] = AMPP_FUNCTION(A1L6, DB5L252, DB5_dffs[125], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[125] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125] at FF_X10_Y10_N46
--register power-up is low

DB5_dffs[125] = AMPP_FUNCTION(A1L6, DB5L254, DB5_dffs[126], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[126] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] at FF_X10_Y10_N1
--register power-up is low

DB5_dffs[126] = AMPP_FUNCTION(A1L6, DB5L256, DB5_dffs[127], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[127] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127] at FF_X10_Y10_N4
--register power-up is low

DB5_dffs[127] = AMPP_FUNCTION(A1L6, DB5L258, DB5_dffs[128], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[128] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128] at FF_X10_Y10_N7
--register power-up is low

DB5_dffs[128] = AMPP_FUNCTION(A1L6, DB5L260, DB5_dffs[129], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[129] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] at FF_X13_Y12_N37
--register power-up is low

DB5_dffs[129] = AMPP_FUNCTION(A1L6, DB5L262, DB5_dffs[130], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[130] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130] at FF_X13_Y12_N58
--register power-up is low

DB5_dffs[130] = AMPP_FUNCTION(A1L6, DB5L264, DB5_dffs[131], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a130 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a130 at M10K_X14_Y12_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a130 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a139 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a139 at M10K_X14_Y12_N0
TB1_ram_block1a139 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a138 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a138 at M10K_X14_Y12_N0
TB1_ram_block1a138 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a137 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a137 at M10K_X14_Y12_N0
TB1_ram_block1a137 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a136 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a136 at M10K_X14_Y12_N0
TB1_ram_block1a136 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a135 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a135 at M10K_X14_Y12_N0
TB1_ram_block1a135 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a134 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a134 at M10K_X14_Y12_N0
TB1_ram_block1a134 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a133 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a133 at M10K_X14_Y12_N0
TB1_ram_block1a133 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a132 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a132 at M10K_X14_Y12_N0
TB1_ram_block1a132 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);

--TB1_ram_block1a131 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a131 at M10K_X14_Y12_N0
TB1_ram_block1a131 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][130], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][130], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139], X1_acq_data_in_pipe_reg[3][131], X1_acq_data_in_pipe_reg[3][132], X1_acq_data_in_pipe_reg[3][133], X1_acq_data_in_pipe_reg[3][134], X1_acq_data_in_pipe_reg[3][135], X1_acq_data_in_pipe_reg[3][136], X1_acq_data_in_pipe_reg[3][137], X1_acq_data_in_pipe_reg[3][138], X1_acq_data_in_pipe_reg[3][139]);


--DB5_dffs[131] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] at FF_X13_Y12_N1
--register power-up is low

DB5_dffs[131] = AMPP_FUNCTION(A1L6, DB5L266, DB5_dffs[132], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[132] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132] at FF_X13_Y12_N4
--register power-up is low

DB5_dffs[132] = AMPP_FUNCTION(A1L6, DB5L268, DB5_dffs[133], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[133] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133] at FF_X13_Y12_N55
--register power-up is low

DB5_dffs[133] = AMPP_FUNCTION(A1L6, DB5L270, DB5_dffs[134], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[134] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] at FF_X13_Y12_N19
--register power-up is low

DB5_dffs[134] = AMPP_FUNCTION(A1L6, DB5L272, DB5_dffs[135], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[135] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135] at FF_X13_Y12_N22
--register power-up is low

DB5_dffs[135] = AMPP_FUNCTION(A1L6, DB5L274, DB5_dffs[136], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[136] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136] at FF_X13_Y12_N49
--register power-up is low

DB5_dffs[136] = AMPP_FUNCTION(A1L6, DB5L276, DB5_dffs[137], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[137] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137] at FF_X13_Y12_N52
--register power-up is low

DB5_dffs[137] = AMPP_FUNCTION(A1L6, DB5L278, DB5_dffs[138], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[138] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138] at FF_X13_Y12_N31
--register power-up is low

DB5_dffs[138] = AMPP_FUNCTION(A1L6, DB5L280, DB5_dffs[139], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[139] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139] at FF_X13_Y12_N34
--register power-up is low

DB5_dffs[139] = AMPP_FUNCTION(A1L6, DB5L282, DB5_dffs[140], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[140] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140] at FF_X4_Y13_N40
--register power-up is low

DB5_dffs[140] = AMPP_FUNCTION(A1L6, DB5L284, DB5_dffs[141], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a140 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a140 at M10K_X5_Y13_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a140 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a149 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a149 at M10K_X5_Y13_N0
TB1_ram_block1a149 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a148 at M10K_X5_Y13_N0
TB1_ram_block1a148 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a147 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a147 at M10K_X5_Y13_N0
TB1_ram_block1a147 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a146 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a146 at M10K_X5_Y13_N0
TB1_ram_block1a146 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a145 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a145 at M10K_X5_Y13_N0
TB1_ram_block1a145 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a144 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a144 at M10K_X5_Y13_N0
TB1_ram_block1a144 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a143 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a143 at M10K_X5_Y13_N0
TB1_ram_block1a143 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a142 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a142 at M10K_X5_Y13_N0
TB1_ram_block1a142 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);

--TB1_ram_block1a141 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a141 at M10K_X5_Y13_N0
TB1_ram_block1a141 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][140], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][140], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149], X1_acq_data_in_pipe_reg[3][141], X1_acq_data_in_pipe_reg[3][142], X1_acq_data_in_pipe_reg[3][143], X1_acq_data_in_pipe_reg[3][144], X1_acq_data_in_pipe_reg[3][145], X1_acq_data_in_pipe_reg[3][146], X1_acq_data_in_pipe_reg[3][147], X1_acq_data_in_pipe_reg[3][148], X1_acq_data_in_pipe_reg[3][149]);


--DB5_dffs[141] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141] at FF_X4_Y13_N38
--register power-up is low

DB5_dffs[141] = AMPP_FUNCTION(A1L6, DB5L286, DB5_dffs[142], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[142] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142] at FF_X4_Y13_N34
--register power-up is low

DB5_dffs[142] = AMPP_FUNCTION(A1L6, DB5L288, DB5_dffs[143], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[143] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143] at FF_X4_Y13_N31
--register power-up is low

DB5_dffs[143] = AMPP_FUNCTION(A1L6, DB5L290, DB5_dffs[144], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[144] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144] at FF_X4_Y13_N52
--register power-up is low

DB5_dffs[144] = AMPP_FUNCTION(A1L6, DB5L292, DB5_dffs[145], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[145] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145] at FF_X4_Y13_N49
--register power-up is low

DB5_dffs[145] = AMPP_FUNCTION(A1L6, DB5L294, DB5_dffs[146], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[146] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146] at FF_X4_Y13_N58
--register power-up is low

DB5_dffs[146] = AMPP_FUNCTION(A1L6, DB5L296, DB5_dffs[147], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[147] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147] at FF_X4_Y13_N55
--register power-up is low

DB5_dffs[147] = AMPP_FUNCTION(A1L6, DB5L298, DB5_dffs[148], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[148] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148] at FF_X4_Y13_N4
--register power-up is low

DB5_dffs[148] = AMPP_FUNCTION(A1L6, DB5L300, DB5_dffs[149], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[149] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149] at FF_X4_Y13_N1
--register power-up is low

DB5_dffs[149] = AMPP_FUNCTION(A1L6, DB5L302, DB5_dffs[150], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[150] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150] at FF_X4_Y13_N7
--register power-up is low

DB5_dffs[150] = AMPP_FUNCTION(A1L6, DB5L304, DB5_dffs[151], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a150 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a150 at M10K_X5_Y11_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a150 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a159 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a159 at M10K_X5_Y11_N0
TB1_ram_block1a159 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a158 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a158 at M10K_X5_Y11_N0
TB1_ram_block1a158 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a157 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a157 at M10K_X5_Y11_N0
TB1_ram_block1a157 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a156 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a156 at M10K_X5_Y11_N0
TB1_ram_block1a156 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a155 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a155 at M10K_X5_Y11_N0
TB1_ram_block1a155 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a154 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a154 at M10K_X5_Y11_N0
TB1_ram_block1a154 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a153 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a153 at M10K_X5_Y11_N0
TB1_ram_block1a153 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a152 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a152 at M10K_X5_Y11_N0
TB1_ram_block1a152 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);

--TB1_ram_block1a151 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a151 at M10K_X5_Y11_N0
TB1_ram_block1a151 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][150], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][150], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159], X1_acq_data_in_pipe_reg[3][151], X1_acq_data_in_pipe_reg[3][152], X1_acq_data_in_pipe_reg[3][153], X1_acq_data_in_pipe_reg[3][154], X1_acq_data_in_pipe_reg[3][155], X1_acq_data_in_pipe_reg[3][156], X1_acq_data_in_pipe_reg[3][157], X1_acq_data_in_pipe_reg[3][158], X1_acq_data_in_pipe_reg[3][159]);


--DB5_dffs[151] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151] at FF_X4_Y13_N16
--register power-up is low

DB5_dffs[151] = AMPP_FUNCTION(A1L6, DB5L306, DB5_dffs[152], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[152] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152] at FF_X4_Y13_N13
--register power-up is low

DB5_dffs[152] = AMPP_FUNCTION(A1L6, DB5L308, DB5_dffs[153], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[153] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153] at FF_X4_Y13_N46
--register power-up is low

DB5_dffs[153] = AMPP_FUNCTION(A1L6, DB5L310, DB5_dffs[154], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[154] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154] at FF_X4_Y13_N43
--register power-up is low

DB5_dffs[154] = AMPP_FUNCTION(A1L6, DB5L312, DB5_dffs[155], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[155] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155] at FF_X4_Y13_N25
--register power-up is low

DB5_dffs[155] = AMPP_FUNCTION(A1L6, DB5L314, DB5_dffs[156], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[156] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156] at FF_X4_Y13_N19
--register power-up is low

DB5_dffs[156] = AMPP_FUNCTION(A1L6, DB5L316, DB5_dffs[157], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[157] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157] at FF_X4_Y13_N22
--register power-up is low

DB5_dffs[157] = AMPP_FUNCTION(A1L6, DB5L318, DB5_dffs[158], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[158] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158] at FF_X4_Y13_N28
--register power-up is low

DB5_dffs[158] = AMPP_FUNCTION(A1L6, DB5L320, DB5_dffs[159], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[159] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159] at FF_X4_Y13_N10
--register power-up is low

DB5_dffs[159] = AMPP_FUNCTION(A1L6, DB5L322, DB5_dffs[160], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[160] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160] at FF_X4_Y8_N13
--register power-up is low

DB5_dffs[160] = AMPP_FUNCTION(A1L6, DB5L324, DB5_dffs[161], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a160 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a160 at M10K_X5_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a160 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a169 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a169 at M10K_X5_Y7_N0
TB1_ram_block1a169 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a168 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a168 at M10K_X5_Y7_N0
TB1_ram_block1a168 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a167 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a167 at M10K_X5_Y7_N0
TB1_ram_block1a167 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a166 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a166 at M10K_X5_Y7_N0
TB1_ram_block1a166 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a165 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a165 at M10K_X5_Y7_N0
TB1_ram_block1a165 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a164 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a164 at M10K_X5_Y7_N0
TB1_ram_block1a164 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a163 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a163 at M10K_X5_Y7_N0
TB1_ram_block1a163 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a162 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a162 at M10K_X5_Y7_N0
TB1_ram_block1a162 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);

--TB1_ram_block1a161 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a161 at M10K_X5_Y7_N0
TB1_ram_block1a161 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][160], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][160], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169], X1_acq_data_in_pipe_reg[3][161], X1_acq_data_in_pipe_reg[3][162], X1_acq_data_in_pipe_reg[3][163], X1_acq_data_in_pipe_reg[3][164], X1_acq_data_in_pipe_reg[3][165], X1_acq_data_in_pipe_reg[3][166], X1_acq_data_in_pipe_reg[3][167], X1_acq_data_in_pipe_reg[3][168], X1_acq_data_in_pipe_reg[3][169]);


--DB5_dffs[161] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161] at FF_X4_Y8_N43
--register power-up is low

DB5_dffs[161] = AMPP_FUNCTION(A1L6, DB5L326, DB5_dffs[162], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[162] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162] at FF_X4_Y8_N40
--register power-up is low

DB5_dffs[162] = AMPP_FUNCTION(A1L6, DB5L328, DB5_dffs[163], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[163] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163] at FF_X4_Y8_N37
--register power-up is low

DB5_dffs[163] = AMPP_FUNCTION(A1L6, DB5L330, DB5_dffs[164], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[164] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164] at FF_X4_Y8_N34
--register power-up is low

DB5_dffs[164] = AMPP_FUNCTION(A1L6, DB5L332, DB5_dffs[165], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[165] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165] at FF_X4_Y8_N31
--register power-up is low

DB5_dffs[165] = AMPP_FUNCTION(A1L6, DB5L334, DB5_dffs[166], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[166] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166] at FF_X4_Y8_N4
--register power-up is low

DB5_dffs[166] = AMPP_FUNCTION(A1L6, DB5L336, DB5_dffs[167], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[167] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167] at FF_X4_Y8_N1
--register power-up is low

DB5_dffs[167] = AMPP_FUNCTION(A1L6, DB5L338, DB5_dffs[168], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[168] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168] at FF_X4_Y8_N22
--register power-up is low

DB5_dffs[168] = AMPP_FUNCTION(A1L6, DB5L340, DB5_dffs[169], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[169] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169] at FF_X4_Y8_N19
--register power-up is low

DB5_dffs[169] = AMPP_FUNCTION(A1L6, DB5L342, DB5_dffs[170], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[170] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170] at FF_X4_Y8_N46
--register power-up is low

DB5_dffs[170] = AMPP_FUNCTION(A1L6, DB5L344, DB5_dffs[171], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a170 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a170 at M10K_X5_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a170 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a179 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a179 at M10K_X5_Y8_N0
TB1_ram_block1a179 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a178 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a178 at M10K_X5_Y8_N0
TB1_ram_block1a178 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a177 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a177 at M10K_X5_Y8_N0
TB1_ram_block1a177 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a176 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a176 at M10K_X5_Y8_N0
TB1_ram_block1a176 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a175 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a175 at M10K_X5_Y8_N0
TB1_ram_block1a175 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a174 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a174 at M10K_X5_Y8_N0
TB1_ram_block1a174 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a173 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a173 at M10K_X5_Y8_N0
TB1_ram_block1a173 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a172 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a172 at M10K_X5_Y8_N0
TB1_ram_block1a172 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);

--TB1_ram_block1a171 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a171 at M10K_X5_Y8_N0
TB1_ram_block1a171 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][170], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][170], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179], X1_acq_data_in_pipe_reg[3][171], X1_acq_data_in_pipe_reg[3][172], X1_acq_data_in_pipe_reg[3][173], X1_acq_data_in_pipe_reg[3][174], X1_acq_data_in_pipe_reg[3][175], X1_acq_data_in_pipe_reg[3][176], X1_acq_data_in_pipe_reg[3][177], X1_acq_data_in_pipe_reg[3][178], X1_acq_data_in_pipe_reg[3][179]);


--DB5_dffs[171] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171] at FF_X4_Y8_N16
--register power-up is low

DB5_dffs[171] = AMPP_FUNCTION(A1L6, DB5L346, DB5_dffs[172], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[172] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172] at FF_X4_Y8_N49
--register power-up is low

DB5_dffs[172] = AMPP_FUNCTION(A1L6, DB5L348, DB5_dffs[173], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[173] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173] at FF_X4_Y8_N52
--register power-up is low

DB5_dffs[173] = AMPP_FUNCTION(A1L6, DB5L350, DB5_dffs[174], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[174] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174] at FF_X4_Y8_N7
--register power-up is low

DB5_dffs[174] = AMPP_FUNCTION(A1L6, DB5L352, DB5_dffs[175], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[175] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175] at FF_X4_Y8_N11
--register power-up is low

DB5_dffs[175] = AMPP_FUNCTION(A1L6, DB5L354, DB5_dffs[176], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[176] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176] at FF_X4_Y8_N25
--register power-up is low

DB5_dffs[176] = AMPP_FUNCTION(A1L6, DB5L356, DB5_dffs[177], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[177] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177] at FF_X4_Y8_N28
--register power-up is low

DB5_dffs[177] = AMPP_FUNCTION(A1L6, DB5L358, DB5_dffs[178], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[178] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178] at FF_X4_Y8_N56
--register power-up is low

DB5_dffs[178] = AMPP_FUNCTION(A1L6, DB5L360, DB5_dffs[179], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[179] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179] at FF_X4_Y8_N58
--register power-up is low

DB5_dffs[179] = AMPP_FUNCTION(A1L6, DB5L362, DB5_dffs[180], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[180] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180] at FF_X4_Y3_N2
--register power-up is low

DB5_dffs[180] = AMPP_FUNCTION(A1L6, DB5L364, DB5_dffs[181], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a180 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a180 at M10K_X5_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a180 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a189 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a189 at M10K_X5_Y3_N0
TB1_ram_block1a189 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a188 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a188 at M10K_X5_Y3_N0
TB1_ram_block1a188 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a187 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a187 at M10K_X5_Y3_N0
TB1_ram_block1a187 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a186 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a186 at M10K_X5_Y3_N0
TB1_ram_block1a186 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a185 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a185 at M10K_X5_Y3_N0
TB1_ram_block1a185 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a184 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a184 at M10K_X5_Y3_N0
TB1_ram_block1a184 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a183 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a183 at M10K_X5_Y3_N0
TB1_ram_block1a183 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a182 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a182 at M10K_X5_Y3_N0
TB1_ram_block1a182 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);

--TB1_ram_block1a181 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a181 at M10K_X5_Y3_N0
TB1_ram_block1a181 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][180], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][180], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189], X1_acq_data_in_pipe_reg[3][181], X1_acq_data_in_pipe_reg[3][182], X1_acq_data_in_pipe_reg[3][183], X1_acq_data_in_pipe_reg[3][184], X1_acq_data_in_pipe_reg[3][185], X1_acq_data_in_pipe_reg[3][186], X1_acq_data_in_pipe_reg[3][187], X1_acq_data_in_pipe_reg[3][188], X1_acq_data_in_pipe_reg[3][189]);


--DB5_dffs[181] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181] at FF_X4_Y3_N4
--register power-up is low

DB5_dffs[181] = AMPP_FUNCTION(A1L6, DB5L366, DB5_dffs[182], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[182] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182] at FF_X4_Y3_N7
--register power-up is low

DB5_dffs[182] = AMPP_FUNCTION(A1L6, DB5L368, DB5_dffs[183], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[183] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183] at FF_X4_Y3_N10
--register power-up is low

DB5_dffs[183] = AMPP_FUNCTION(A1L6, DB5L370, DB5_dffs[184], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[184] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184] at FF_X4_Y3_N37
--register power-up is low

DB5_dffs[184] = AMPP_FUNCTION(A1L6, DB5L372, DB5_dffs[185], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[185] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185] at FF_X4_Y3_N40
--register power-up is low

DB5_dffs[185] = AMPP_FUNCTION(A1L6, DB5L374, DB5_dffs[186], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[186] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186] at FF_X4_Y3_N44
--register power-up is low

DB5_dffs[186] = AMPP_FUNCTION(A1L6, DB5L376, DB5_dffs[187], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[187] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187] at FF_X4_Y3_N46
--register power-up is low

DB5_dffs[187] = AMPP_FUNCTION(A1L6, DB5L378, DB5_dffs[188], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[188] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188] at FF_X4_Y3_N13
--register power-up is low

DB5_dffs[188] = AMPP_FUNCTION(A1L6, DB5L380, DB5_dffs[189], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[189] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189] at FF_X4_Y3_N16
--register power-up is low

DB5_dffs[189] = AMPP_FUNCTION(A1L6, DB5L382, DB5_dffs[190], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[190] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190] at FF_X4_Y3_N55
--register power-up is low

DB5_dffs[190] = AMPP_FUNCTION(A1L6, DB5L384, DB5_dffs[191], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a190 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a190 at M10K_X5_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a190 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a199 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a199 at M10K_X5_Y4_N0
TB1_ram_block1a199 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a198 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a198 at M10K_X5_Y4_N0
TB1_ram_block1a198 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a197 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a197 at M10K_X5_Y4_N0
TB1_ram_block1a197 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a196 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a196 at M10K_X5_Y4_N0
TB1_ram_block1a196 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a195 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a195 at M10K_X5_Y4_N0
TB1_ram_block1a195 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a194 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a194 at M10K_X5_Y4_N0
TB1_ram_block1a194 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a193 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a193 at M10K_X5_Y4_N0
TB1_ram_block1a193 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a192 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a192 at M10K_X5_Y4_N0
TB1_ram_block1a192 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);

--TB1_ram_block1a191 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a191 at M10K_X5_Y4_N0
TB1_ram_block1a191 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][190], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][190], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199], X1_acq_data_in_pipe_reg[3][191], X1_acq_data_in_pipe_reg[3][192], X1_acq_data_in_pipe_reg[3][193], X1_acq_data_in_pipe_reg[3][194], X1_acq_data_in_pipe_reg[3][195], X1_acq_data_in_pipe_reg[3][196], X1_acq_data_in_pipe_reg[3][197], X1_acq_data_in_pipe_reg[3][198], X1_acq_data_in_pipe_reg[3][199]);


--DB5_dffs[191] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191] at FF_X4_Y3_N59
--register power-up is low

DB5_dffs[191] = AMPP_FUNCTION(A1L6, DB5L386, DB5_dffs[192], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[192] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192] at FF_X4_Y3_N25
--register power-up is low

DB5_dffs[192] = AMPP_FUNCTION(A1L6, DB5L388, DB5_dffs[193], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[193] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193] at FF_X4_Y3_N28
--register power-up is low

DB5_dffs[193] = AMPP_FUNCTION(A1L6, DB5L390, DB5_dffs[194], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[194] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194] at FF_X4_Y3_N31
--register power-up is low

DB5_dffs[194] = AMPP_FUNCTION(A1L6, DB5L392, DB5_dffs[195], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[195] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195] at FF_X4_Y3_N34
--register power-up is low

DB5_dffs[195] = AMPP_FUNCTION(A1L6, DB5L394, DB5_dffs[196], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[196] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196] at FF_X4_Y3_N49
--register power-up is low

DB5_dffs[196] = AMPP_FUNCTION(A1L6, DB5L396, DB5_dffs[197], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[197] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197] at FF_X4_Y3_N52
--register power-up is low

DB5_dffs[197] = AMPP_FUNCTION(A1L6, DB5L398, DB5_dffs[198], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[198] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198] at FF_X4_Y3_N19
--register power-up is low

DB5_dffs[198] = AMPP_FUNCTION(A1L6, DB5L400, DB5_dffs[199], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[199] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199] at FF_X4_Y3_N22
--register power-up is low

DB5_dffs[199] = AMPP_FUNCTION(A1L6, DB5L402, DB5_dffs[200], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[200] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200] at FF_X12_Y7_N31
--register power-up is low

DB5_dffs[200] = AMPP_FUNCTION(A1L6, DB5L404, DB5_dffs[201], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a200 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a200 at M10K_X14_Y13_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a200 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a209 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a209 at M10K_X14_Y13_N0
TB1_ram_block1a209 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a208 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a208 at M10K_X14_Y13_N0
TB1_ram_block1a208 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a207 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a207 at M10K_X14_Y13_N0
TB1_ram_block1a207 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a206 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a206 at M10K_X14_Y13_N0
TB1_ram_block1a206 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a205 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a205 at M10K_X14_Y13_N0
TB1_ram_block1a205 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a204 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a204 at M10K_X14_Y13_N0
TB1_ram_block1a204 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a203 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a203 at M10K_X14_Y13_N0
TB1_ram_block1a203 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a202 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a202 at M10K_X14_Y13_N0
TB1_ram_block1a202 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);

--TB1_ram_block1a201 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a201 at M10K_X14_Y13_N0
TB1_ram_block1a201 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][200], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][200], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209], X1_acq_data_in_pipe_reg[3][201], X1_acq_data_in_pipe_reg[3][202], X1_acq_data_in_pipe_reg[3][203], X1_acq_data_in_pipe_reg[3][204], X1_acq_data_in_pipe_reg[3][205], X1_acq_data_in_pipe_reg[3][206], X1_acq_data_in_pipe_reg[3][207], X1_acq_data_in_pipe_reg[3][208], X1_acq_data_in_pipe_reg[3][209]);


--DB5_dffs[201] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201] at FF_X13_Y11_N13
--register power-up is low

DB5_dffs[201] = AMPP_FUNCTION(A1L6, DB5L406, DB5_dffs[202], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[202] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202] at FF_X13_Y11_N10
--register power-up is low

DB5_dffs[202] = AMPP_FUNCTION(A1L6, DB5L408, DB5_dffs[203], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[203] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203] at FF_X13_Y11_N7
--register power-up is low

DB5_dffs[203] = AMPP_FUNCTION(A1L6, DB5L410, DB5_dffs[204], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[204] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204] at FF_X13_Y11_N1
--register power-up is low

DB5_dffs[204] = AMPP_FUNCTION(A1L6, DB5L412, DB5_dffs[205], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[205] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205] at FF_X13_Y11_N4
--register power-up is low

DB5_dffs[205] = AMPP_FUNCTION(A1L6, DB5L414, DB5_dffs[206], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[206] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206] at FF_X13_Y11_N43
--register power-up is low

DB5_dffs[206] = AMPP_FUNCTION(A1L6, DB5L416, DB5_dffs[207], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[207] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207] at FF_X13_Y11_N46
--register power-up is low

DB5_dffs[207] = AMPP_FUNCTION(A1L6, DB5L418, DB5_dffs[208], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[208] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208] at FF_X13_Y11_N37
--register power-up is low

DB5_dffs[208] = AMPP_FUNCTION(A1L6, DB5L420, DB5_dffs[209], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[209] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209] at FF_X13_Y11_N40
--register power-up is low

DB5_dffs[209] = AMPP_FUNCTION(A1L6, DB5L422, DB5_dffs[210], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[210] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210] at FF_X13_Y11_N55
--register power-up is low

DB5_dffs[210] = AMPP_FUNCTION(A1L6, DB5L424, DB5_dffs[211], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a210 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a210 at M10K_X14_Y11_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a210 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a219 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a219 at M10K_X14_Y11_N0
TB1_ram_block1a219 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a218 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a218 at M10K_X14_Y11_N0
TB1_ram_block1a218 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a217 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a217 at M10K_X14_Y11_N0
TB1_ram_block1a217 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a216 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a216 at M10K_X14_Y11_N0
TB1_ram_block1a216 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a215 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a215 at M10K_X14_Y11_N0
TB1_ram_block1a215 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a214 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a214 at M10K_X14_Y11_N0
TB1_ram_block1a214 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a213 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a213 at M10K_X14_Y11_N0
TB1_ram_block1a213 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a212 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a212 at M10K_X14_Y11_N0
TB1_ram_block1a212 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);

--TB1_ram_block1a211 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a211 at M10K_X14_Y11_N0
TB1_ram_block1a211 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][210], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][210], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219], X1_acq_data_in_pipe_reg[3][211], X1_acq_data_in_pipe_reg[3][212], X1_acq_data_in_pipe_reg[3][213], X1_acq_data_in_pipe_reg[3][214], X1_acq_data_in_pipe_reg[3][215], X1_acq_data_in_pipe_reg[3][216], X1_acq_data_in_pipe_reg[3][217], X1_acq_data_in_pipe_reg[3][218], X1_acq_data_in_pipe_reg[3][219]);


--DB5_dffs[211] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211] at FF_X13_Y11_N58
--register power-up is low

DB5_dffs[211] = AMPP_FUNCTION(A1L6, DB5L426, DB5_dffs[212], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[212] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212] at FF_X13_Y11_N49
--register power-up is low

DB5_dffs[212] = AMPP_FUNCTION(A1L6, DB5L428, DB5_dffs[213], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[213] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213] at FF_X13_Y11_N52
--register power-up is low

DB5_dffs[213] = AMPP_FUNCTION(A1L6, DB5L430, DB5_dffs[214], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[214] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214] at FF_X13_Y11_N31
--register power-up is low

DB5_dffs[214] = AMPP_FUNCTION(A1L6, DB5L432, DB5_dffs[215], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[215] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215] at FF_X13_Y11_N34
--register power-up is low

DB5_dffs[215] = AMPP_FUNCTION(A1L6, DB5L434, DB5_dffs[216], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[216] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216] at FF_X13_Y11_N25
--register power-up is low

DB5_dffs[216] = AMPP_FUNCTION(A1L6, DB5L436, DB5_dffs[217], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[217] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217] at FF_X13_Y11_N28
--register power-up is low

DB5_dffs[217] = AMPP_FUNCTION(A1L6, DB5L438, DB5_dffs[218], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[218] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218] at FF_X13_Y11_N19
--register power-up is low

DB5_dffs[218] = AMPP_FUNCTION(A1L6, DB5L440, DB5_dffs[219], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[219] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219] at FF_X13_Y11_N22
--register power-up is low

DB5_dffs[219] = AMPP_FUNCTION(A1L6, DB5L442, DB5_dffs[220], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[220] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220] at FF_X13_Y11_N16
--register power-up is low

DB5_dffs[220] = AMPP_FUNCTION(A1L6, DB5L444, DB5_dffs[221], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a220 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a220 at M10K_X14_Y15_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a220 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a229 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a229 at M10K_X14_Y15_N0
TB1_ram_block1a229 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a228 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a228 at M10K_X14_Y15_N0
TB1_ram_block1a228 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a227 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a227 at M10K_X14_Y15_N0
TB1_ram_block1a227 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a226 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a226 at M10K_X14_Y15_N0
TB1_ram_block1a226 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a225 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a225 at M10K_X14_Y15_N0
TB1_ram_block1a225 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a224 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a224 at M10K_X14_Y15_N0
TB1_ram_block1a224 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a223 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a223 at M10K_X14_Y15_N0
TB1_ram_block1a223 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a222 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a222 at M10K_X14_Y15_N0
TB1_ram_block1a222 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);

--TB1_ram_block1a221 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a221 at M10K_X14_Y15_N0
TB1_ram_block1a221 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][220], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][220], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229], X1_acq_data_in_pipe_reg[3][221], X1_acq_data_in_pipe_reg[3][222], X1_acq_data_in_pipe_reg[3][223], X1_acq_data_in_pipe_reg[3][224], X1_acq_data_in_pipe_reg[3][225], X1_acq_data_in_pipe_reg[3][226], X1_acq_data_in_pipe_reg[3][227], X1_acq_data_in_pipe_reg[3][228], X1_acq_data_in_pipe_reg[3][229]);


--DB5_dffs[221] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221] at FF_X15_Y15_N37
--register power-up is low

DB5_dffs[221] = AMPP_FUNCTION(A1L6, DB5L446, DB5_dffs[222], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[222] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222] at FF_X15_Y15_N40
--register power-up is low

DB5_dffs[222] = AMPP_FUNCTION(A1L6, DB5L448, DB5_dffs[223], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[223] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223] at FF_X15_Y15_N55
--register power-up is low

DB5_dffs[223] = AMPP_FUNCTION(A1L6, DB5L450, DB5_dffs[224], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[224] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224] at FF_X15_Y15_N58
--register power-up is low

DB5_dffs[224] = AMPP_FUNCTION(A1L6, DB5L452, DB5_dffs[225], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[225] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225] at FF_X15_Y15_N49
--register power-up is low

DB5_dffs[225] = AMPP_FUNCTION(A1L6, DB5L454, DB5_dffs[226], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[226] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226] at FF_X15_Y15_N52
--register power-up is low

DB5_dffs[226] = AMPP_FUNCTION(A1L6, DB5L456, DB5_dffs[227], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[227] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227] at FF_X15_Y15_N31
--register power-up is low

DB5_dffs[227] = AMPP_FUNCTION(A1L6, DB5L458, DB5_dffs[228], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[228] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228] at FF_X15_Y15_N34
--register power-up is low

DB5_dffs[228] = AMPP_FUNCTION(A1L6, DB5L460, DB5_dffs[229], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[229] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229] at FF_X17_Y17_N14
--register power-up is low

DB5_dffs[229] = AMPP_FUNCTION(A1L6, DB5L462, DB5_dffs[230], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[230] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230] at FF_X17_Y17_N16
--register power-up is low

DB5_dffs[230] = AMPP_FUNCTION(A1L6, DB5L464, DB5_dffs[231], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a230 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a230 at M10K_X14_Y17_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a230 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a239 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a239 at M10K_X14_Y17_N0
TB1_ram_block1a239 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a238 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a238 at M10K_X14_Y17_N0
TB1_ram_block1a238 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a237 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a237 at M10K_X14_Y17_N0
TB1_ram_block1a237 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a236 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a236 at M10K_X14_Y17_N0
TB1_ram_block1a236 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a235 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a235 at M10K_X14_Y17_N0
TB1_ram_block1a235 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a234 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a234 at M10K_X14_Y17_N0
TB1_ram_block1a234 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a233 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a233 at M10K_X14_Y17_N0
TB1_ram_block1a233 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a232 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a232 at M10K_X14_Y17_N0
TB1_ram_block1a232 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);

--TB1_ram_block1a231 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a231 at M10K_X14_Y17_N0
TB1_ram_block1a231 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][230], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][230], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239], X1_acq_data_in_pipe_reg[3][231], X1_acq_data_in_pipe_reg[3][232], X1_acq_data_in_pipe_reg[3][233], X1_acq_data_in_pipe_reg[3][234], X1_acq_data_in_pipe_reg[3][235], X1_acq_data_in_pipe_reg[3][236], X1_acq_data_in_pipe_reg[3][237], X1_acq_data_in_pipe_reg[3][238], X1_acq_data_in_pipe_reg[3][239]);


--DB5_dffs[231] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231] at FF_X17_Y17_N55
--register power-up is low

DB5_dffs[231] = AMPP_FUNCTION(A1L6, DB5L466, DB5_dffs[232], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[232] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232] at FF_X17_Y17_N58
--register power-up is low

DB5_dffs[232] = AMPP_FUNCTION(A1L6, DB5L468, DB5_dffs[233], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[233] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233] at FF_X17_Y17_N25
--register power-up is low

DB5_dffs[233] = AMPP_FUNCTION(A1L6, DB5L470, DB5_dffs[234], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[234] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234] at FF_X17_Y17_N28
--register power-up is low

DB5_dffs[234] = AMPP_FUNCTION(A1L6, DB5L472, DB5_dffs[235], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[235] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235] at FF_X17_Y17_N43
--register power-up is low

DB5_dffs[235] = AMPP_FUNCTION(A1L6, DB5L474, DB5_dffs[236], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[236] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236] at FF_X17_Y17_N47
--register power-up is low

DB5_dffs[236] = AMPP_FUNCTION(A1L6, DB5L476, DB5_dffs[237], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[237] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[237] at FF_X17_Y17_N37
--register power-up is low

DB5_dffs[237] = AMPP_FUNCTION(A1L6, DB5L478, DB5_dffs[238], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[238] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[238] at FF_X17_Y17_N40
--register power-up is low

DB5_dffs[238] = AMPP_FUNCTION(A1L6, DB5L480, DB5_dffs[239], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[239] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[239] at FF_X17_Y17_N7
--register power-up is low

DB5_dffs[239] = AMPP_FUNCTION(A1L6, DB5L482, DB5_dffs[240], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[240] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240] at FF_X11_Y9_N52
--register power-up is low

DB5_dffs[240] = AMPP_FUNCTION(A1L6, DB5L484, DB5_dffs[241], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a240 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a240 at M10K_X5_Y9_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a240 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a249 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a249 at M10K_X5_Y9_N0
TB1_ram_block1a249 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a248 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a248 at M10K_X5_Y9_N0
TB1_ram_block1a248 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a247 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a247 at M10K_X5_Y9_N0
TB1_ram_block1a247 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a246 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a246 at M10K_X5_Y9_N0
TB1_ram_block1a246 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a245 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a245 at M10K_X5_Y9_N0
TB1_ram_block1a245 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a244 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a244 at M10K_X5_Y9_N0
TB1_ram_block1a244 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a243 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a243 at M10K_X5_Y9_N0
TB1_ram_block1a243 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a242 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a242 at M10K_X5_Y9_N0
TB1_ram_block1a242 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);

--TB1_ram_block1a241 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a241 at M10K_X5_Y9_N0
TB1_ram_block1a241 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][240], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][240], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249], X1_acq_data_in_pipe_reg[3][241], X1_acq_data_in_pipe_reg[3][242], X1_acq_data_in_pipe_reg[3][243], X1_acq_data_in_pipe_reg[3][244], X1_acq_data_in_pipe_reg[3][245], X1_acq_data_in_pipe_reg[3][246], X1_acq_data_in_pipe_reg[3][247], X1_acq_data_in_pipe_reg[3][248], X1_acq_data_in_pipe_reg[3][249]);


--DB5_dffs[241] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241] at FF_X11_Y9_N49
--register power-up is low

DB5_dffs[241] = AMPP_FUNCTION(A1L6, DB5L486, DB5_dffs[242], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[242] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242] at FF_X11_Y9_N10
--register power-up is low

DB5_dffs[242] = AMPP_FUNCTION(A1L6, DB5L488, DB5_dffs[243], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[243] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243] at FF_X11_Y9_N7
--register power-up is low

DB5_dffs[243] = AMPP_FUNCTION(A1L6, DB5L490, DB5_dffs[244], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[244] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244] at FF_X11_Y9_N25
--register power-up is low

DB5_dffs[244] = AMPP_FUNCTION(A1L6, DB5L492, DB5_dffs[245], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[245] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245] at FF_X11_Y9_N28
--register power-up is low

DB5_dffs[245] = AMPP_FUNCTION(A1L6, DB5L494, DB5_dffs[246], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[246] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246] at FF_X11_Y9_N19
--register power-up is low

DB5_dffs[246] = AMPP_FUNCTION(A1L6, DB5L496, DB5_dffs[247], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[247] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247] at FF_X11_Y9_N22
--register power-up is low

DB5_dffs[247] = AMPP_FUNCTION(A1L6, DB5L498, DB5_dffs[248], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[248] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248] at FF_X11_Y9_N1
--register power-up is low

DB5_dffs[248] = AMPP_FUNCTION(A1L6, DB5L500, DB5_dffs[249], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[249] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249] at FF_X11_Y9_N4
--register power-up is low

DB5_dffs[249] = AMPP_FUNCTION(A1L6, DB5L502, DB5_dffs[250], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[250] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250] at FF_X11_Y9_N31
--register power-up is low

DB5_dffs[250] = AMPP_FUNCTION(A1L6, DB5L504, DB5_dffs[251], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a250 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a250 at M10K_X14_Y9_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a250 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a259 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a259 at M10K_X14_Y9_N0
TB1_ram_block1a259 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a258 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a258 at M10K_X14_Y9_N0
TB1_ram_block1a258 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a257 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a257 at M10K_X14_Y9_N0
TB1_ram_block1a257 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a256 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a256 at M10K_X14_Y9_N0
TB1_ram_block1a256 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a255 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a255 at M10K_X14_Y9_N0
TB1_ram_block1a255 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a254 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a254 at M10K_X14_Y9_N0
TB1_ram_block1a254 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a253 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a253 at M10K_X14_Y9_N0
TB1_ram_block1a253 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a252 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a252 at M10K_X14_Y9_N0
TB1_ram_block1a252 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);

--TB1_ram_block1a251 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a251 at M10K_X14_Y9_N0
TB1_ram_block1a251 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][250], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][250], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259], X1_acq_data_in_pipe_reg[3][251], X1_acq_data_in_pipe_reg[3][252], X1_acq_data_in_pipe_reg[3][253], X1_acq_data_in_pipe_reg[3][254], X1_acq_data_in_pipe_reg[3][255], X1_acq_data_in_pipe_reg[3][256], X1_acq_data_in_pipe_reg[3][257], X1_acq_data_in_pipe_reg[3][258], X1_acq_data_in_pipe_reg[3][259]);


--DB5_dffs[251] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251] at FF_X11_Y9_N34
--register power-up is low

DB5_dffs[251] = AMPP_FUNCTION(A1L6, DB5L506, DB5_dffs[252], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[252] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252] at FF_X11_Y9_N13
--register power-up is low

DB5_dffs[252] = AMPP_FUNCTION(A1L6, DB5L508, DB5_dffs[253], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[253] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253] at FF_X11_Y9_N16
--register power-up is low

DB5_dffs[253] = AMPP_FUNCTION(A1L6, DB5L510, DB5_dffs[254], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[254] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254] at FF_X11_Y9_N55
--register power-up is low

DB5_dffs[254] = AMPP_FUNCTION(A1L6, DB5L512, DB5_dffs[255], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[255] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[255] at FF_X11_Y9_N58
--register power-up is low

DB5_dffs[255] = AMPP_FUNCTION(A1L6, DB5L514, DB5_dffs[256], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[256] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[256] at FF_X11_Y9_N37
--register power-up is low

DB5_dffs[256] = AMPP_FUNCTION(A1L6, DB5L516, DB5_dffs[257], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[257] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[257] at FF_X11_Y9_N40
--register power-up is low

DB5_dffs[257] = AMPP_FUNCTION(A1L6, DB5L518, DB5_dffs[258], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[258] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258] at FF_X11_Y9_N43
--register power-up is low

DB5_dffs[258] = AMPP_FUNCTION(A1L6, DB5L520, DB5_dffs[259], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[259] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259] at FF_X11_Y9_N46
--register power-up is low

DB5_dffs[259] = AMPP_FUNCTION(A1L6, DB5L522, DB5_dffs[260], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[260] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260] at FF_X15_Y14_N52
--register power-up is low

DB5_dffs[260] = AMPP_FUNCTION(A1L6, DB5L524, DB5_dffs[261], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a260 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a260 at M10K_X14_Y14_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a260 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a269 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a269 at M10K_X14_Y14_N0
TB1_ram_block1a269 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a268 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a268 at M10K_X14_Y14_N0
TB1_ram_block1a268 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a267 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a267 at M10K_X14_Y14_N0
TB1_ram_block1a267 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a266 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a266 at M10K_X14_Y14_N0
TB1_ram_block1a266 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a265 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a265 at M10K_X14_Y14_N0
TB1_ram_block1a265 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a264 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a264 at M10K_X14_Y14_N0
TB1_ram_block1a264 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a263 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a263 at M10K_X14_Y14_N0
TB1_ram_block1a263 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a262 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a262 at M10K_X14_Y14_N0
TB1_ram_block1a262 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);

--TB1_ram_block1a261 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a261 at M10K_X14_Y14_N0
TB1_ram_block1a261 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][260], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][260], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269], X1_acq_data_in_pipe_reg[3][261], X1_acq_data_in_pipe_reg[3][262], X1_acq_data_in_pipe_reg[3][263], X1_acq_data_in_pipe_reg[3][264], X1_acq_data_in_pipe_reg[3][265], X1_acq_data_in_pipe_reg[3][266], X1_acq_data_in_pipe_reg[3][267], X1_acq_data_in_pipe_reg[3][268], X1_acq_data_in_pipe_reg[3][269]);


--DB5_dffs[261] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261] at FF_X15_Y14_N49
--register power-up is low

DB5_dffs[261] = AMPP_FUNCTION(A1L6, DB5L526, DB5_dffs[262], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[262] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262] at FF_X15_Y14_N19
--register power-up is low

DB5_dffs[262] = AMPP_FUNCTION(A1L6, DB5L528, DB5_dffs[263], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[263] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263] at FF_X15_Y14_N28
--register power-up is low

DB5_dffs[263] = AMPP_FUNCTION(A1L6, DB5L530, DB5_dffs[264], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[264] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264] at FF_X15_Y14_N25
--register power-up is low

DB5_dffs[264] = AMPP_FUNCTION(A1L6, DB5L532, DB5_dffs[265], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[265] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265] at FF_X15_Y14_N46
--register power-up is low

DB5_dffs[265] = AMPP_FUNCTION(A1L6, DB5L534, DB5_dffs[266], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[266] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266] at FF_X15_Y14_N43
--register power-up is low

DB5_dffs[266] = AMPP_FUNCTION(A1L6, DB5L536, DB5_dffs[267], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[267] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[267] at FF_X15_Y14_N40
--register power-up is low

DB5_dffs[267] = AMPP_FUNCTION(A1L6, DB5L538, DB5_dffs[268], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[268] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268] at FF_X15_Y14_N37
--register power-up is low

DB5_dffs[268] = AMPP_FUNCTION(A1L6, DB5L540, DB5_dffs[269], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[269] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269] at FF_X15_Y14_N34
--register power-up is low

DB5_dffs[269] = AMPP_FUNCTION(A1L6, DB5L542, DB5_dffs[270], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[270] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270] at FF_X15_Y14_N31
--register power-up is low

DB5_dffs[270] = AMPP_FUNCTION(A1L6, DB5L544, DB5_dffs[271], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a270 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a270 at M10K_X26_Y14_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a270 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a279 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a279 at M10K_X26_Y14_N0
TB1_ram_block1a279 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a278 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a278 at M10K_X26_Y14_N0
TB1_ram_block1a278 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a277 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a277 at M10K_X26_Y14_N0
TB1_ram_block1a277 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a276 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a276 at M10K_X26_Y14_N0
TB1_ram_block1a276 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a275 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a275 at M10K_X26_Y14_N0
TB1_ram_block1a275 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a274 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a274 at M10K_X26_Y14_N0
TB1_ram_block1a274 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a273 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a273 at M10K_X26_Y14_N0
TB1_ram_block1a273 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a272 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a272 at M10K_X26_Y14_N0
TB1_ram_block1a272 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);

--TB1_ram_block1a271 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a271 at M10K_X26_Y14_N0
TB1_ram_block1a271 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][270], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][270], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279], X1_acq_data_in_pipe_reg[3][271], X1_acq_data_in_pipe_reg[3][272], X1_acq_data_in_pipe_reg[3][273], X1_acq_data_in_pipe_reg[3][274], X1_acq_data_in_pipe_reg[3][275], X1_acq_data_in_pipe_reg[3][276], X1_acq_data_in_pipe_reg[3][277], X1_acq_data_in_pipe_reg[3][278], X1_acq_data_in_pipe_reg[3][279]);


--DB5_dffs[271] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[271] at FF_X15_Y14_N4
--register power-up is low

DB5_dffs[271] = AMPP_FUNCTION(A1L6, DB5L546, DB5_dffs[272], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[272] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[272] at FF_X15_Y14_N1
--register power-up is low

DB5_dffs[272] = AMPP_FUNCTION(A1L6, DB5L548, DB5_dffs[273], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[273] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[273] at FF_X15_Y14_N58
--register power-up is low

DB5_dffs[273] = AMPP_FUNCTION(A1L6, DB5L550, DB5_dffs[274], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[274] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[274] at FF_X15_Y14_N55
--register power-up is low

DB5_dffs[274] = AMPP_FUNCTION(A1L6, DB5L552, DB5_dffs[275], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[275] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[275] at FF_X15_Y14_N16
--register power-up is low

DB5_dffs[275] = AMPP_FUNCTION(A1L6, DB5L554, DB5_dffs[276], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[276] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[276] at FF_X15_Y14_N13
--register power-up is low

DB5_dffs[276] = AMPP_FUNCTION(A1L6, DB5L556, DB5_dffs[277], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[277] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277] at FF_X15_Y14_N10
--register power-up is low

DB5_dffs[277] = AMPP_FUNCTION(A1L6, DB5L558, DB5_dffs[278], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[278] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278] at FF_X15_Y14_N7
--register power-up is low

DB5_dffs[278] = AMPP_FUNCTION(A1L6, DB5L560, DB5_dffs[279], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[279] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[279] at FF_X15_Y14_N22
--register power-up is low

DB5_dffs[279] = AMPP_FUNCTION(A1L6, DB5L562, DB5_dffs[280], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[280] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280] at FF_X17_Y17_N4
--register power-up is low

DB5_dffs[280] = AMPP_FUNCTION(A1L6, DB5L564, DB5_dffs[281], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a280 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a280 at M10K_X26_Y17_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a280 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a289 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a289 at M10K_X26_Y17_N0
TB1_ram_block1a289 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a288 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a288 at M10K_X26_Y17_N0
TB1_ram_block1a288 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a287 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a287 at M10K_X26_Y17_N0
TB1_ram_block1a287 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a286 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a286 at M10K_X26_Y17_N0
TB1_ram_block1a286 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a285 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a285 at M10K_X26_Y17_N0
TB1_ram_block1a285 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a284 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a284 at M10K_X26_Y17_N0
TB1_ram_block1a284 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a283 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a283 at M10K_X26_Y17_N0
TB1_ram_block1a283 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a282 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a282 at M10K_X26_Y17_N0
TB1_ram_block1a282 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);

--TB1_ram_block1a281 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a281 at M10K_X26_Y17_N0
TB1_ram_block1a281 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][280], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][280], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289], X1_acq_data_in_pipe_reg[3][281], X1_acq_data_in_pipe_reg[3][282], X1_acq_data_in_pipe_reg[3][283], X1_acq_data_in_pipe_reg[3][284], X1_acq_data_in_pipe_reg[3][285], X1_acq_data_in_pipe_reg[3][286], X1_acq_data_in_pipe_reg[3][287], X1_acq_data_in_pipe_reg[3][288], X1_acq_data_in_pipe_reg[3][289]);


--DB5_dffs[281] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281] at FF_X17_Y17_N1
--register power-up is low

DB5_dffs[281] = AMPP_FUNCTION(A1L6, DB5L566, DB5_dffs[282], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[282] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[282] at FF_X17_Y17_N19
--register power-up is low

DB5_dffs[282] = AMPP_FUNCTION(A1L6, DB5L568, DB5_dffs[283], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[283] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[283] at FF_X17_Y17_N22
--register power-up is low

DB5_dffs[283] = AMPP_FUNCTION(A1L6, DB5L570, DB5_dffs[284], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[284] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[284] at FF_X17_Y17_N49
--register power-up is low

DB5_dffs[284] = AMPP_FUNCTION(A1L6, DB5L572, DB5_dffs[285], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[285] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[285] at FF_X17_Y17_N52
--register power-up is low

DB5_dffs[285] = AMPP_FUNCTION(A1L6, DB5L574, DB5_dffs[286], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[286] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[286] at FF_X17_Y17_N31
--register power-up is low

DB5_dffs[286] = AMPP_FUNCTION(A1L6, DB5L576, DB5_dffs[287], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[287] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[287] at FF_X17_Y17_N34
--register power-up is low

DB5_dffs[287] = AMPP_FUNCTION(A1L6, DB5L578, DB5_dffs[288], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[288] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288] at FF_X17_Y17_N10
--register power-up is low

DB5_dffs[288] = AMPP_FUNCTION(A1L6, DB5L580, DB5_dffs[289], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[289] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289] at FF_X25_Y16_N28
--register power-up is low

DB5_dffs[289] = AMPP_FUNCTION(A1L6, DB5L582, DB5_dffs[290], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[290] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[290] at FF_X25_Y16_N58
--register power-up is low

DB5_dffs[290] = AMPP_FUNCTION(A1L6, DB5L584, DB5_dffs[291], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a290 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a290 at M10K_X26_Y16_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a290 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a299 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a299 at M10K_X26_Y16_N0
TB1_ram_block1a299 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a298 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a298 at M10K_X26_Y16_N0
TB1_ram_block1a298 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a297 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a297 at M10K_X26_Y16_N0
TB1_ram_block1a297 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a296 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a296 at M10K_X26_Y16_N0
TB1_ram_block1a296 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a295 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a295 at M10K_X26_Y16_N0
TB1_ram_block1a295 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a294 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a294 at M10K_X26_Y16_N0
TB1_ram_block1a294 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a293 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a293 at M10K_X26_Y16_N0
TB1_ram_block1a293 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a292 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a292 at M10K_X26_Y16_N0
TB1_ram_block1a292 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);

--TB1_ram_block1a291 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a291 at M10K_X26_Y16_N0
TB1_ram_block1a291 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][290], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][290], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299], X1_acq_data_in_pipe_reg[3][291], X1_acq_data_in_pipe_reg[3][292], X1_acq_data_in_pipe_reg[3][293], X1_acq_data_in_pipe_reg[3][294], X1_acq_data_in_pipe_reg[3][295], X1_acq_data_in_pipe_reg[3][296], X1_acq_data_in_pipe_reg[3][297], X1_acq_data_in_pipe_reg[3][298], X1_acq_data_in_pipe_reg[3][299]);


--DB5_dffs[291] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[291] at FF_X25_Y16_N55
--register power-up is low

DB5_dffs[291] = AMPP_FUNCTION(A1L6, DB5L586, DB5_dffs[292], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[292] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[292] at FF_X25_Y16_N40
--register power-up is low

DB5_dffs[292] = AMPP_FUNCTION(A1L6, DB5L588, DB5_dffs[293], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[293] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[293] at FF_X25_Y16_N37
--register power-up is low

DB5_dffs[293] = AMPP_FUNCTION(A1L6, DB5L590, DB5_dffs[294], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[294] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[294] at FF_X25_Y16_N47
--register power-up is low

DB5_dffs[294] = AMPP_FUNCTION(A1L6, DB5L592, DB5_dffs[295], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[295] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[295] at FF_X25_Y16_N43
--register power-up is low

DB5_dffs[295] = AMPP_FUNCTION(A1L6, DB5L594, DB5_dffs[296], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[296] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[296] at FF_X25_Y16_N4
--register power-up is low

DB5_dffs[296] = AMPP_FUNCTION(A1L6, DB5L596, DB5_dffs[297], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[297] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[297] at FF_X25_Y16_N1
--register power-up is low

DB5_dffs[297] = AMPP_FUNCTION(A1L6, DB5L598, DB5_dffs[298], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[298] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[298] at FF_X25_Y16_N34
--register power-up is low

DB5_dffs[298] = AMPP_FUNCTION(A1L6, DB5L600, DB5_dffs[299], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[299] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[299] at FF_X25_Y16_N31
--register power-up is low

DB5_dffs[299] = AMPP_FUNCTION(A1L6, DB5L602, DB5_dffs[300], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[300] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[300] at FF_X25_Y16_N49
--register power-up is low

DB5_dffs[300] = AMPP_FUNCTION(A1L6, DB5L604, DB5_dffs[301], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a300 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a300 at M10K_X26_Y18_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a300 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a309 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a309 at M10K_X26_Y18_N0
TB1_ram_block1a309 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a308 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a308 at M10K_X26_Y18_N0
TB1_ram_block1a308 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a307 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a307 at M10K_X26_Y18_N0
TB1_ram_block1a307 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a306 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a306 at M10K_X26_Y18_N0
TB1_ram_block1a306 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a305 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a305 at M10K_X26_Y18_N0
TB1_ram_block1a305 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a304 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a304 at M10K_X26_Y18_N0
TB1_ram_block1a304 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a303 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a303 at M10K_X26_Y18_N0
TB1_ram_block1a303 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a302 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a302 at M10K_X26_Y18_N0
TB1_ram_block1a302 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);

--TB1_ram_block1a301 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a301 at M10K_X26_Y18_N0
TB1_ram_block1a301 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][300], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][300], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309], X1_acq_data_in_pipe_reg[3][301], X1_acq_data_in_pipe_reg[3][302], X1_acq_data_in_pipe_reg[3][303], X1_acq_data_in_pipe_reg[3][304], X1_acq_data_in_pipe_reg[3][305], X1_acq_data_in_pipe_reg[3][306], X1_acq_data_in_pipe_reg[3][307], X1_acq_data_in_pipe_reg[3][308], X1_acq_data_in_pipe_reg[3][309]);


--DB5_dffs[301] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[301] at FF_X25_Y16_N52
--register power-up is low

DB5_dffs[301] = AMPP_FUNCTION(A1L6, DB5L606, DB5_dffs[302], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[302] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[302] at FF_X25_Y16_N7
--register power-up is low

DB5_dffs[302] = AMPP_FUNCTION(A1L6, DB5L608, DB5_dffs[303], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[303] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[303] at FF_X25_Y16_N10
--register power-up is low

DB5_dffs[303] = AMPP_FUNCTION(A1L6, DB5L610, DB5_dffs[304], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[304] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[304] at FF_X25_Y16_N13
--register power-up is low

DB5_dffs[304] = AMPP_FUNCTION(A1L6, DB5L612, DB5_dffs[305], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[305] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[305] at FF_X25_Y16_N16
--register power-up is low

DB5_dffs[305] = AMPP_FUNCTION(A1L6, DB5L614, DB5_dffs[306], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[306] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[306] at FF_X25_Y16_N19
--register power-up is low

DB5_dffs[306] = AMPP_FUNCTION(A1L6, DB5L616, DB5_dffs[307], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[307] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[307] at FF_X25_Y16_N22
--register power-up is low

DB5_dffs[307] = AMPP_FUNCTION(A1L6, DB5L618, DB5_dffs[308], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[308] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[308] at FF_X25_Y16_N25
--register power-up is low

DB5_dffs[308] = AMPP_FUNCTION(A1L6, DB5L620, DB5_dffs[309], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[309] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[309] at FF_X15_Y16_N4
--register power-up is low

DB5_dffs[309] = AMPP_FUNCTION(A1L6, DB5L622, DB5_dffs[310], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[310] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[310] at FF_X15_Y16_N1
--register power-up is low

DB5_dffs[310] = AMPP_FUNCTION(A1L6, DB5L624, DB5_dffs[311], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a310 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a310 at M10K_X14_Y18_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a310 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a319 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a319 at M10K_X14_Y18_N0
TB1_ram_block1a319 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a318 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a318 at M10K_X14_Y18_N0
TB1_ram_block1a318 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a317 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a317 at M10K_X14_Y18_N0
TB1_ram_block1a317 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a316 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a316 at M10K_X14_Y18_N0
TB1_ram_block1a316 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a315 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a315 at M10K_X14_Y18_N0
TB1_ram_block1a315 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a314 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a314 at M10K_X14_Y18_N0
TB1_ram_block1a314 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a313 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a313 at M10K_X14_Y18_N0
TB1_ram_block1a313 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a312 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a312 at M10K_X14_Y18_N0
TB1_ram_block1a312 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);

--TB1_ram_block1a311 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a311 at M10K_X14_Y18_N0
TB1_ram_block1a311 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][310], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][310], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319], X1_acq_data_in_pipe_reg[3][311], X1_acq_data_in_pipe_reg[3][312], X1_acq_data_in_pipe_reg[3][313], X1_acq_data_in_pipe_reg[3][314], X1_acq_data_in_pipe_reg[3][315], X1_acq_data_in_pipe_reg[3][316], X1_acq_data_in_pipe_reg[3][317], X1_acq_data_in_pipe_reg[3][318], X1_acq_data_in_pipe_reg[3][319]);


--DB5_dffs[311] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[311] at FF_X15_Y16_N7
--register power-up is low

DB5_dffs[311] = AMPP_FUNCTION(A1L6, DB5L626, DB5_dffs[312], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[312] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[312] at FF_X15_Y16_N10
--register power-up is low

DB5_dffs[312] = AMPP_FUNCTION(A1L6, DB5L628, DB5_dffs[313], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[313] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[313] at FF_X15_Y16_N13
--register power-up is low

DB5_dffs[313] = AMPP_FUNCTION(A1L6, DB5L630, DB5_dffs[314], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[314] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[314] at FF_X15_Y16_N16
--register power-up is low

DB5_dffs[314] = AMPP_FUNCTION(A1L6, DB5L632, DB5_dffs[315], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[315] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315] at FF_X15_Y16_N19
--register power-up is low

DB5_dffs[315] = AMPP_FUNCTION(A1L6, DB5L634, DB5_dffs[316], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[316] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316] at FF_X15_Y16_N22
--register power-up is low

DB5_dffs[316] = AMPP_FUNCTION(A1L6, DB5L636, DB5_dffs[317], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[317] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[317] at FF_X15_Y16_N37
--register power-up is low

DB5_dffs[317] = AMPP_FUNCTION(A1L6, DB5L638, DB5_dffs[318], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[318] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[318] at FF_X15_Y16_N40
--register power-up is low

DB5_dffs[318] = AMPP_FUNCTION(A1L6, DB5L640, DB5_dffs[319], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[319] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319] at FF_X15_Y16_N55
--register power-up is low

DB5_dffs[319] = AMPP_FUNCTION(A1L6, DB5L642, DB5_dffs[320], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[320] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320] at FF_X15_Y16_N58
--register power-up is low

DB5_dffs[320] = AMPP_FUNCTION(A1L6, DB5L644, DB5_dffs[321], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a320 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a320 at M10K_X14_Y16_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a320 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a329 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a329 at M10K_X14_Y16_N0
TB1_ram_block1a329 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a328 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a328 at M10K_X14_Y16_N0
TB1_ram_block1a328 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a327 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a327 at M10K_X14_Y16_N0
TB1_ram_block1a327 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a326 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a326 at M10K_X14_Y16_N0
TB1_ram_block1a326 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a325 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a325 at M10K_X14_Y16_N0
TB1_ram_block1a325 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a324 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a324 at M10K_X14_Y16_N0
TB1_ram_block1a324 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a323 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a323 at M10K_X14_Y16_N0
TB1_ram_block1a323 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a322 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a322 at M10K_X14_Y16_N0
TB1_ram_block1a322 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);

--TB1_ram_block1a321 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a321 at M10K_X14_Y16_N0
TB1_ram_block1a321 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][320], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][320], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329], X1_acq_data_in_pipe_reg[3][321], X1_acq_data_in_pipe_reg[3][322], X1_acq_data_in_pipe_reg[3][323], X1_acq_data_in_pipe_reg[3][324], X1_acq_data_in_pipe_reg[3][325], X1_acq_data_in_pipe_reg[3][326], X1_acq_data_in_pipe_reg[3][327], X1_acq_data_in_pipe_reg[3][328], X1_acq_data_in_pipe_reg[3][329]);


--DB5_dffs[321] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321] at FF_X15_Y16_N25
--register power-up is low

DB5_dffs[321] = AMPP_FUNCTION(A1L6, DB5L646, DB5_dffs[322], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[322] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322] at FF_X15_Y16_N28
--register power-up is low

DB5_dffs[322] = AMPP_FUNCTION(A1L6, DB5L648, DB5_dffs[323], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[323] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[323] at FF_X15_Y16_N43
--register power-up is low

DB5_dffs[323] = AMPP_FUNCTION(A1L6, DB5L650, DB5_dffs[324], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[324] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324] at FF_X15_Y16_N46
--register power-up is low

DB5_dffs[324] = AMPP_FUNCTION(A1L6, DB5L652, DB5_dffs[325], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[325] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325] at FF_X15_Y16_N49
--register power-up is low

DB5_dffs[325] = AMPP_FUNCTION(A1L6, DB5L654, DB5_dffs[326], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[326] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[326] at FF_X15_Y16_N52
--register power-up is low

DB5_dffs[326] = AMPP_FUNCTION(A1L6, DB5L656, DB5_dffs[327], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[327] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[327] at FF_X15_Y16_N31
--register power-up is low

DB5_dffs[327] = AMPP_FUNCTION(A1L6, DB5L658, DB5_dffs[328], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[328] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[328] at FF_X15_Y16_N34
--register power-up is low

DB5_dffs[328] = AMPP_FUNCTION(A1L6, DB5L660, DB5_dffs[329], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[329] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[329] at FF_X15_Y15_N28
--register power-up is low

DB5_dffs[329] = AMPP_FUNCTION(A1L6, DB5L662, DB5_dffs[330], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[330] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[330] at FF_X15_Y15_N25
--register power-up is low

DB5_dffs[330] = AMPP_FUNCTION(A1L6, DB5L664, DB5_dffs[331], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a330 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a330 at M10K_X26_Y15_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a330 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a339 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a339 at M10K_X26_Y15_N0
TB1_ram_block1a339 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a338 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a338 at M10K_X26_Y15_N0
TB1_ram_block1a338 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a337 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a337 at M10K_X26_Y15_N0
TB1_ram_block1a337 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a336 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a336 at M10K_X26_Y15_N0
TB1_ram_block1a336 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a335 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a335 at M10K_X26_Y15_N0
TB1_ram_block1a335 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a334 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a334 at M10K_X26_Y15_N0
TB1_ram_block1a334 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a333 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a333 at M10K_X26_Y15_N0
TB1_ram_block1a333 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a332 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a332 at M10K_X26_Y15_N0
TB1_ram_block1a332 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);

--TB1_ram_block1a331 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a331 at M10K_X26_Y15_N0
TB1_ram_block1a331 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][330], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][330], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339], X1_acq_data_in_pipe_reg[3][331], X1_acq_data_in_pipe_reg[3][332], X1_acq_data_in_pipe_reg[3][333], X1_acq_data_in_pipe_reg[3][334], X1_acq_data_in_pipe_reg[3][335], X1_acq_data_in_pipe_reg[3][336], X1_acq_data_in_pipe_reg[3][337], X1_acq_data_in_pipe_reg[3][338], X1_acq_data_in_pipe_reg[3][339]);


--DB5_dffs[331] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[331] at FF_X15_Y15_N10
--register power-up is low

DB5_dffs[331] = AMPP_FUNCTION(A1L6, DB5L666, DB5_dffs[332], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[332] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332] at FF_X15_Y15_N7
--register power-up is low

DB5_dffs[332] = AMPP_FUNCTION(A1L6, DB5L668, DB5_dffs[333], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[333] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[333] at FF_X15_Y15_N16
--register power-up is low

DB5_dffs[333] = AMPP_FUNCTION(A1L6, DB5L670, DB5_dffs[334], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[334] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[334] at FF_X15_Y15_N13
--register power-up is low

DB5_dffs[334] = AMPP_FUNCTION(A1L6, DB5L672, DB5_dffs[335], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[335] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[335] at FF_X15_Y15_N22
--register power-up is low

DB5_dffs[335] = AMPP_FUNCTION(A1L6, DB5L674, DB5_dffs[336], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[336] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336] at FF_X15_Y15_N19
--register power-up is low

DB5_dffs[336] = AMPP_FUNCTION(A1L6, DB5L676, DB5_dffs[337], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[337] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[337] at FF_X15_Y15_N4
--register power-up is low

DB5_dffs[337] = AMPP_FUNCTION(A1L6, DB5L678, DB5_dffs[338], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[338] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[338] at FF_X15_Y15_N1
--register power-up is low

DB5_dffs[338] = AMPP_FUNCTION(A1L6, DB5L680, DB5_dffs[339], !X1_reset_all, !Y1_ram_shift_load);


--DB5_dffs[339] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339] at FF_X15_Y15_N46
--register power-up is low

DB5_dffs[339] = AMPP_FUNCTION(A1L6, DB5L682, DB5_dffs[340], !X1_reset_all, !Y1_ram_shift_load);


--TB1_ram_block1a340 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2k84:auto_generated|ram_block1a340 at M10K_X26_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 10, Port B Depth: 1024, Port B Width: 10
--Port A Logical Depth: 1024, Port A Logical Width: 341, Port B Logical Depth: 1024, Port B Logical Width: 341
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TB1_ram_block1a340 = AMPP_FUNCTION(X1_buffer_write_enable_delayed, GND, A1L40, A1L6, X1_buffer_write_enable_delayed, Q1_irf_reg[3][4], X1_acq_data_in_pipe_reg[3][340], X1_buffer_write_address_delayed[0], X1_buffer_write_address_delayed[1], X1_buffer_write_address_delayed[2], X1_buffer_write_address_delayed[3], X1_buffer_write_address_delayed[4], X1_buffer_write_address_delayed[5], X1_buffer_write_address_delayed[6], X1_buffer_write_address_delayed[7], X1_buffer_write_address_delayed[8], X1_buffer_write_address_delayed[9], JB1_counter_reg_bit[0], JB1_counter_reg_bit[1], JB1_counter_reg_bit[2], JB1_counter_reg_bit[3], JB1_counter_reg_bit[4], JB1_counter_reg_bit[5], JB1_counter_reg_bit[6], JB1_counter_reg_bit[7], JB1_counter_reg_bit[8], JB1_counter_reg_bit[9], X1_acq_data_in_pipe_reg[3][340]);


--DB8_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0] at FF_X4_Y7_N43
--register power-up is low

DB8_dffs[0] = AMPP_FUNCTION(A1L6, DB8L1, X1L2375);


--X1L2375 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0 at LABCELL_X7_Y5_N36
X1L2375 = AMPP_FUNCTION(!S1_state[4], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !Q1_irf_reg[3][6], !S1_state[3], !Q1_irf_reg[3][1]);


--X1_bypass_reg_out is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out at FF_X7_Y3_N59
--register power-up is low

X1_bypass_reg_out = AMPP_FUNCTION(A1L6, X1L2319, !X1_reset_all);


--X1L2446 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~0 at MLABCELL_X6_Y3_N48
X1L2446 = AMPP_FUNCTION(!Q1_irf_reg[3][4], !Q1_irf_reg[3][5]);


--X1L2447 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~1 at MLABCELL_X6_Y3_N0
X1L2447 = AMPP_FUNCTION(!X1L2446, !X1L2375, !DB8_dffs[0], !X1_bypass_reg_out);


--R1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] at FF_X9_Y5_N52
--register power-up is low

R1_WORD_SR[0] = AMPP_FUNCTION(A1L6, R1L22, R1L19);


--X1L2448 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2 at MLABCELL_X6_Y3_N51
X1L2448 = AMPP_FUNCTION(!Q1_irf_reg[3][4], !Q1_irf_reg[3][5], !DB6_dffs[0], !R1_WORD_SR[0]);


--X1L2449 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~3 at LABCELL_X1_Y2_N21
X1L2449 = AMPP_FUNCTION(!Q1_irf_reg[3][3], !Q1_irf_reg[3][8], !Q1_irf_reg[3][7]);


--DB4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0] at FF_X7_Y9_N32
--register power-up is low

DB4_dffs[0] = AMPP_FUNCTION(A1L6, DB4_dffs[1], !X1_reset_all, GND, X1_trigger_setup_ena);


--X1L2450 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~4 at LABCELL_X1_Y2_N36
X1L2450 = AMPP_FUNCTION(!Q1_irf_reg[3][3], !Q1_irf_reg[3][8], !Q1_irf_reg[3][7], !DB7_dffs[0], !X1_tdo_crc_len_reg[0], !DB4_dffs[0]);


--X1L2451 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~5 at MLABCELL_X6_Y3_N30
X1L2451 = AMPP_FUNCTION(!X1L2448, !Q1_irf_reg[3][9], !X1L2447, !X1L2449, !X1L2450, !X1_tdo_crc_val_shift_reg[0]);


--D1_acq_data_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] at FF_X19_Y10_N2
--register power-up is low

D1_acq_data_in_reg[0] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L59,  ,  , VCC);


--D1_acq_data_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] at FF_X15_Y7_N53
--register power-up is low

D1_acq_data_in_reg[1] = DFFEAS(D1L348, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] at FF_X19_Y9_N32
--register power-up is low

D1_acq_data_in_reg[2] = DFFEAS(D1L350, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] at FF_X19_Y9_N53
--register power-up is low

D1_acq_data_in_reg[3] = DFFEAS(D1L352, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] at FF_X17_Y8_N26
--register power-up is low

D1_acq_data_in_reg[4] = DFFEAS(D1L354, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] at FF_X19_Y9_N56
--register power-up is low

D1_acq_data_in_reg[5] = DFFEAS(D1L356, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] at FF_X17_Y8_N29
--register power-up is low

D1_acq_data_in_reg[6] = DFFEAS(D1L358, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[7] at FF_X12_Y8_N2
--register power-up is low

D1_acq_data_in_reg[7] = DFFEAS(D1L360, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] at FF_X23_Y12_N23
--register power-up is low

D1_acq_data_in_reg[8] = DFFEAS(D1L362, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[9] at FF_X16_Y8_N14
--register power-up is low

D1_acq_data_in_reg[9] = DFFEAS(D1L364, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[10] at FF_X16_Y8_N47
--register power-up is low

D1_acq_data_in_reg[10] = DFFEAS(D1L366, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[11] at FF_X12_Y8_N11
--register power-up is low

D1_acq_data_in_reg[11] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[12] at FF_X16_Y8_N41
--register power-up is low

D1_acq_data_in_reg[12] = DFFEAS(D1L369, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[13] at FF_X15_Y7_N20
--register power-up is low

D1_acq_data_in_reg[13] = DFFEAS(D1L371, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[14] at FF_X17_Y8_N47
--register power-up is low

D1_acq_data_in_reg[14] = DFFEAS(D1L373, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[15] at FF_X17_Y8_N38
--register power-up is low

D1_acq_data_in_reg[15] = DFFEAS(D1L375, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[16] at FF_X17_Y8_N32
--register power-up is low

D1_acq_data_in_reg[16] = DFFEAS(D1L377, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[17] at FF_X10_Y5_N17
--register power-up is low

D1_acq_data_in_reg[17] = DFFEAS(D1L379, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[18] at FF_X15_Y6_N53
--register power-up is low

D1_acq_data_in_reg[18] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[19] at FF_X12_Y11_N53
--register power-up is low

D1_acq_data_in_reg[19] = DFFEAS(D1L382, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[20] at FF_X15_Y9_N50
--register power-up is low

D1_acq_data_in_reg[20] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[21] at FF_X15_Y9_N7
--register power-up is low

D1_acq_data_in_reg[21] = DFFEAS(D1L385, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[22] at FF_X15_Y9_N16
--register power-up is low

D1_acq_data_in_reg[22] = DFFEAS(D1L387, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[23] at FF_X15_Y9_N23
--register power-up is low

D1_acq_data_in_reg[23] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[24] at FF_X15_Y10_N37
--register power-up is low

D1_acq_data_in_reg[24] = DFFEAS(D1L390, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[25] at FF_X13_Y14_N52
--register power-up is low

D1_acq_data_in_reg[25] = DFFEAS(D1L392, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[26] at FF_X15_Y11_N26
--register power-up is low

D1_acq_data_in_reg[26] = DFFEAS(D1L394, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[27] at FF_X10_Y5_N32
--register power-up is low

D1_acq_data_in_reg[27] = DFFEAS(D1L396, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[28] at FF_X16_Y9_N50
--register power-up is low

D1_acq_data_in_reg[28] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[29] at FF_X12_Y8_N26
--register power-up is low

D1_acq_data_in_reg[29] = DFFEAS(D1L399, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[30] at FF_X16_Y6_N29
--register power-up is low

D1_acq_data_in_reg[30] = DFFEAS(D1L401, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[31] at FF_X16_Y6_N20
--register power-up is low

D1_acq_data_in_reg[31] = DFFEAS(D1L403, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[32] at FF_X11_Y4_N14
--register power-up is low

D1_acq_data_in_reg[32] = DFFEAS(D1L405, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[33] at FF_X13_Y8_N41
--register power-up is low

D1_acq_data_in_reg[33] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[34] at FF_X16_Y6_N26
--register power-up is low

D1_acq_data_in_reg[34] = DFFEAS(D1L408, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[35] at FF_X11_Y4_N59
--register power-up is low

D1_acq_data_in_reg[35] = DFFEAS(D1L410, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[36] at FF_X13_Y8_N8
--register power-up is low

D1_acq_data_in_reg[36] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[37] at FF_X13_Y8_N29
--register power-up is low

D1_acq_data_in_reg[37] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[38] at FF_X1_Y6_N17
--register power-up is low

D1_acq_data_in_reg[38] = DFFEAS(D1L414, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[39] at FF_X1_Y6_N31
--register power-up is low

D1_acq_data_in_reg[39] = DFFEAS(D1L416, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[40] at FF_X8_Y8_N5
--register power-up is low

D1_acq_data_in_reg[40] = DFFEAS(D1L418, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[41] at FF_X10_Y5_N5
--register power-up is low

D1_acq_data_in_reg[41] = DFFEAS(D1L420, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[42] at FF_X11_Y8_N53
--register power-up is low

D1_acq_data_in_reg[42] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[43] at FF_X8_Y8_N44
--register power-up is low

D1_acq_data_in_reg[43] = DFFEAS(D1L423, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[44] at FF_X18_Y9_N14
--register power-up is low

D1_acq_data_in_reg[44] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[45] at FF_X12_Y8_N29
--register power-up is low

D1_acq_data_in_reg[45] = DFFEAS(D1L426, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[46] at FF_X18_Y9_N20
--register power-up is low

D1_acq_data_in_reg[46] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[47] at FF_X8_Y8_N17
--register power-up is low

D1_acq_data_in_reg[47] = DFFEAS(D1L429, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[48] at FF_X10_Y5_N8
--register power-up is low

D1_acq_data_in_reg[48] = DFFEAS(D1L431, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[49] at FF_X12_Y8_N47
--register power-up is low

D1_acq_data_in_reg[49] = DFFEAS(D1L433, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[50] at FF_X15_Y2_N38
--register power-up is low

D1_acq_data_in_reg[50] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[51] at FF_X1_Y6_N5
--register power-up is low

D1_acq_data_in_reg[51] = DFFEAS(D1L436, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[52] at FF_X4_Y2_N5
--register power-up is low

D1_acq_data_in_reg[52] = DFFEAS(D1L438, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[53] at FF_X2_Y8_N5
--register power-up is low

D1_acq_data_in_reg[53] = DFFEAS(D1L440, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[54] at FF_X12_Y9_N2
--register power-up is low

D1_acq_data_in_reg[54] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[55] at FF_X1_Y2_N8
--register power-up is low

D1_acq_data_in_reg[55] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[56] at FF_X15_Y8_N35
--register power-up is low

D1_acq_data_in_reg[56] = DFFEAS(D1L444, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[57] at FF_X16_Y6_N41
--register power-up is low

D1_acq_data_in_reg[57] = DFFEAS(D1L446, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[58] at FF_X4_Y4_N17
--register power-up is low

D1_acq_data_in_reg[58] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[59] at FF_X16_Y13_N29
--register power-up is low

D1_acq_data_in_reg[59] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[60] at FF_X9_Y7_N8
--register power-up is low

D1_acq_data_in_reg[60] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[61] at FF_X12_Y3_N5
--register power-up is low

D1_acq_data_in_reg[61] = DFFEAS(D1L451, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[62] at FF_X4_Y2_N23
--register power-up is low

D1_acq_data_in_reg[62] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[63] at FF_X15_Y2_N35
--register power-up is low

D1_acq_data_in_reg[63] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[64] at FF_X4_Y4_N56
--register power-up is low

D1_acq_data_in_reg[64] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[65] at FF_X1_Y2_N43
--register power-up is low

D1_acq_data_in_reg[65] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[66] at FF_X13_Y9_N53
--register power-up is low

D1_acq_data_in_reg[66] = DFFEAS(D1L457, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[67] at FF_X3_Y3_N29
--register power-up is low

D1_acq_data_in_reg[67] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[68] at FF_X15_Y3_N40
--register power-up is low

D1_acq_data_in_reg[68] = DFFEAS(D1L460, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] at FF_X1_Y2_N40
--register power-up is low

D1_acq_data_in_reg[69] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] at FF_X15_Y3_N44
--register power-up is low

D1_acq_data_in_reg[70] = DFFEAS(D1L463, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[71] at FF_X15_Y3_N26
--register power-up is low

D1_acq_data_in_reg[71] = DFFEAS(D1L465, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[72] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[72] at FF_X15_Y3_N11
--register power-up is low

D1_acq_data_in_reg[72] = DFFEAS(D1L467, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[73] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[73] at FF_X11_Y3_N17
--register power-up is low

D1_acq_data_in_reg[73] = DFFEAS(D1L469, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[74] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[74] at FF_X4_Y4_N5
--register power-up is low

D1_acq_data_in_reg[74] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[75] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[75] at FF_X11_Y3_N56
--register power-up is low

D1_acq_data_in_reg[75] = DFFEAS(D1L472, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[76] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[76] at FF_X11_Y3_N26
--register power-up is low

D1_acq_data_in_reg[76] = DFFEAS(D1L474, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[77] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[77] at FF_X13_Y4_N5
--register power-up is low

D1_acq_data_in_reg[77] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[78] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[78] at FF_X13_Y4_N32
--register power-up is low

D1_acq_data_in_reg[78] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[79] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[79] at FF_X11_Y7_N16
--register power-up is low

D1_acq_data_in_reg[79] = DFFEAS(D1L478, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[80] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[80] at FF_X12_Y13_N1
--register power-up is low

D1_acq_data_in_reg[80] = DFFEAS(D1L480, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[81] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[81] at FF_X8_Y13_N17
--register power-up is low

D1_acq_data_in_reg[81] = DFFEAS(D1L482, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[82] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] at FF_X9_Y12_N38
--register power-up is low

D1_acq_data_in_reg[82] = DFFEAS(D1L484, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[83] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[83] at FF_X10_Y12_N29
--register power-up is low

D1_acq_data_in_reg[83] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[84] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[84] at FF_X9_Y12_N59
--register power-up is low

D1_acq_data_in_reg[84] = DFFEAS(D1L487, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[85] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] at FF_X10_Y12_N32
--register power-up is low

D1_acq_data_in_reg[85] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[86] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[86] at FF_X10_Y12_N5
--register power-up is low

D1_acq_data_in_reg[86] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[87] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] at FF_X6_Y14_N40
--register power-up is low

D1_acq_data_in_reg[87] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[88] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[88] at FF_X6_Y14_N44
--register power-up is low

D1_acq_data_in_reg[88] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[89] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[89] at FF_X6_Y14_N17
--register power-up is low

D1_acq_data_in_reg[89] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[90] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[90] at FF_X6_Y11_N41
--register power-up is low

D1_acq_data_in_reg[90] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[91] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[91] at FF_X12_Y12_N53
--register power-up is low

D1_acq_data_in_reg[91] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[92] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[92] at FF_X4_Y12_N16
--register power-up is low

D1_acq_data_in_reg[92] = DFFEAS(D1L496, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[93] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[93] at FF_X8_Y13_N11
--register power-up is low

D1_acq_data_in_reg[93] = DFFEAS(D1L498, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[94] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[94] at FF_X18_Y10_N5
--register power-up is low

D1_acq_data_in_reg[94] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[95] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[95] at FF_X8_Y12_N29
--register power-up is low

D1_acq_data_in_reg[95] = DFFEAS(D1L501, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[96] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[96] at FF_X6_Y11_N20
--register power-up is low

D1_acq_data_in_reg[96] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[97] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[97] at FF_X15_Y13_N17
--register power-up is low

D1_acq_data_in_reg[97] = DFFEAS(D1L504, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[98] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[98] at FF_X15_Y9_N19
--register power-up is low

D1_acq_data_in_reg[98] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[99] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[99] at FF_X15_Y13_N7
--register power-up is low

D1_acq_data_in_reg[99] = DFFEAS(D1L507, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[100] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[100] at FF_X15_Y9_N1
--register power-up is low

D1_acq_data_in_reg[100] = DFFEAS(D1L509, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[101] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[101] at FF_X16_Y9_N59
--register power-up is low

D1_acq_data_in_reg[101] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[102] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[102] at FF_X15_Y11_N59
--register power-up is low

D1_acq_data_in_reg[102] = DFFEAS(D1L512, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[103] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[103] at FF_X16_Y9_N38
--register power-up is low

D1_acq_data_in_reg[103] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[104] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[104] at FF_X15_Y6_N32
--register power-up is low

D1_acq_data_in_reg[104] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[105] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[105] at FF_X15_Y10_N47
--register power-up is low

D1_acq_data_in_reg[105] = DFFEAS(D1L516, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[106] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[106] at FF_X15_Y6_N26
--register power-up is low

D1_acq_data_in_reg[106] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[107] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[107] at FF_X15_Y6_N11
--register power-up is low

D1_acq_data_in_reg[107] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[108] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[108] at FF_X11_Y8_N32
--register power-up is low

D1_acq_data_in_reg[108] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[109] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[109] at FF_X7_Y8_N14
--register power-up is low

D1_acq_data_in_reg[109] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[110] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[110] at FF_X13_Y10_N14
--register power-up is low

D1_acq_data_in_reg[110] = DFFEAS(D1L522, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[111] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[111] at FF_X6_Y13_N28
--register power-up is low

D1_acq_data_in_reg[111] = DFFEAS(D1L524, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[112] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[112] at FF_X6_Y13_N11
--register power-up is low

D1_acq_data_in_reg[112] = DFFEAS(D1L526, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[113] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[113] at FF_X4_Y12_N20
--register power-up is low

D1_acq_data_in_reg[113] = DFFEAS(D1L528, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[114] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[114] at FF_X6_Y10_N17
--register power-up is low

D1_acq_data_in_reg[114] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[115] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[115] at FF_X2_Y8_N35
--register power-up is low

D1_acq_data_in_reg[115] = DFFEAS(D1L531, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[116] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[116] at FF_X1_Y6_N47
--register power-up is low

D1_acq_data_in_reg[116] = DFFEAS(D1L533, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[117] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[117] at FF_X6_Y10_N32
--register power-up is low

D1_acq_data_in_reg[117] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[118] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[118] at FF_X6_Y10_N29
--register power-up is low

D1_acq_data_in_reg[118] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[119] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[119] at FF_X4_Y9_N50
--register power-up is low

D1_acq_data_in_reg[119] = DFFEAS(D1L537, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[120] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[120] at FF_X16_Y10_N41
--register power-up is low

D1_acq_data_in_reg[120] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[121] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[121] at FF_X16_Y10_N56
--register power-up is low

D1_acq_data_in_reg[121] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[122] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[122] at FF_X16_Y10_N16
--register power-up is low

D1_acq_data_in_reg[122] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[123] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[123] at FF_X13_Y10_N23
--register power-up is low

D1_acq_data_in_reg[123] = DFFEAS(D1L542, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[124] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[124] at FF_X16_Y10_N8
--register power-up is low

D1_acq_data_in_reg[124] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[125] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[125] at FF_X8_Y12_N32
--register power-up is low

D1_acq_data_in_reg[125] = DFFEAS(D1L545, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[126] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[126] at FF_X6_Y10_N14
--register power-up is low

D1_acq_data_in_reg[126] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[127] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[127] at FF_X11_Y10_N38
--register power-up is low

D1_acq_data_in_reg[127] = DFFEAS(D1L548, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[128] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[128] at FF_X11_Y10_N41
--register power-up is low

D1_acq_data_in_reg[128] = DFFEAS(D1L550, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[129] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[129] at FF_X11_Y10_N44
--register power-up is low

D1_acq_data_in_reg[129] = DFFEAS(D1L552, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[130] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[130] at FF_X15_Y12_N5
--register power-up is low

D1_acq_data_in_reg[130] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[131] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[131] at FF_X15_Y12_N56
--register power-up is low

D1_acq_data_in_reg[131] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[132] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[132] at FF_X15_Y12_N41
--register power-up is low

D1_acq_data_in_reg[132] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[133] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[133] at FF_X17_Y12_N41
--register power-up is low

D1_acq_data_in_reg[133] = DFFEAS(D1L557, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[134] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[134] at FF_X17_Y12_N32
--register power-up is low

D1_acq_data_in_reg[134] = DFFEAS(D1L559, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[135] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[135] at FF_X17_Y12_N53
--register power-up is low

D1_acq_data_in_reg[135] = DFFEAS(D1L561, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[136] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[136] at FF_X16_Y12_N52
--register power-up is low

D1_acq_data_in_reg[136] = DFFEAS(D1L563, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[137] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[137] at FF_X15_Y10_N17
--register power-up is low

D1_acq_data_in_reg[137] = DFFEAS(D1L565, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[138] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[138] at FF_X16_Y12_N20
--register power-up is low

D1_acq_data_in_reg[138] = DFFEAS(D1L567, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[139] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[139] at FF_X16_Y12_N17
--register power-up is low

D1_acq_data_in_reg[139] = DFFEAS(D1L569, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[140] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[140] at FF_X4_Y12_N29
--register power-up is low

D1_acq_data_in_reg[140] = DFFEAS(D1L571, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[141] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[141] at FF_X2_Y8_N38
--register power-up is low

D1_acq_data_in_reg[141] = DFFEAS(D1L573, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[142] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[142] at FF_X16_Y15_N17
--register power-up is low

D1_acq_data_in_reg[142] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[143] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[143] at FF_X6_Y13_N14
--register power-up is low

D1_acq_data_in_reg[143] = DFFEAS(D1L576, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[144] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[144] at FF_X7_Y8_N23
--register power-up is low

D1_acq_data_in_reg[144] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[145] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[145] at FF_X9_Y11_N37
--register power-up is low

D1_acq_data_in_reg[145] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[146] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[146] at FF_X9_Y13_N29
--register power-up is low

D1_acq_data_in_reg[146] = DFFEAS(D1L580, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[147] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[147] at FF_X9_Y13_N44
--register power-up is low

D1_acq_data_in_reg[147] = DFFEAS(D1L582, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[148] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[148] at FF_X9_Y13_N5
--register power-up is low

D1_acq_data_in_reg[148] = DFFEAS(D1L584, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[149] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[149] at FF_X6_Y9_N41
--register power-up is low

D1_acq_data_in_reg[149] = DFFEAS(D1L586, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[150] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[150] at FF_X15_Y9_N47
--register power-up is low

D1_acq_data_in_reg[150] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[151] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[151] at FF_X19_Y5_N20
--register power-up is low

D1_acq_data_in_reg[151] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[152] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[152] at FF_X19_Y5_N17
--register power-up is low

D1_acq_data_in_reg[152] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[153] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[153] at FF_X10_Y11_N40
--register power-up is low

D1_acq_data_in_reg[153] = DFFEAS(D1L591, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[154] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[154] at FF_X10_Y11_N8
--register power-up is low

D1_acq_data_in_reg[154] = DFFEAS(D1L593, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[155] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[155] at FF_X10_Y11_N53
--register power-up is low

D1_acq_data_in_reg[155] = DFFEAS(D1L595, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[156] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[156] at FF_X4_Y11_N29
--register power-up is low

D1_acq_data_in_reg[156] = DFFEAS(D1L597, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[157] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[157] at FF_X4_Y11_N44
--register power-up is low

D1_acq_data_in_reg[157] = DFFEAS(D1L599, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[158] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[158] at FF_X13_Y13_N53
--register power-up is low

D1_acq_data_in_reg[158] = DFFEAS(D1L601, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[159] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[159] at FF_X12_Y11_N11
--register power-up is low

D1_acq_data_in_reg[159] = DFFEAS(D1L603, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[160] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[160] at FF_X10_Y7_N53
--register power-up is low

D1_acq_data_in_reg[160] = DFFEAS(D1L605, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[161] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[161] at FF_X11_Y7_N23
--register power-up is low

D1_acq_data_in_reg[161] = DFFEAS(D1L607, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[162] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[162] at FF_X11_Y4_N5
--register power-up is low

D1_acq_data_in_reg[162] = DFFEAS(D1L609, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[163] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[163] at FF_X3_Y7_N53
--register power-up is low

D1_acq_data_in_reg[163] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[164] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[164] at FF_X3_Y7_N56
--register power-up is low

D1_acq_data_in_reg[164] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[165] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[165] at FF_X12_Y3_N56
--register power-up is low

D1_acq_data_in_reg[165] = DFFEAS(D1L613, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[166] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[166] at FF_X6_Y8_N50
--register power-up is low

D1_acq_data_in_reg[166] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[167] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[167] at FF_X11_Y7_N38
--register power-up is low

D1_acq_data_in_reg[167] = DFFEAS(D1L616, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[168] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[168] at FF_X3_Y7_N50
--register power-up is low

D1_acq_data_in_reg[168] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[169] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[169] at FF_X3_Y7_N41
--register power-up is low

D1_acq_data_in_reg[169] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[170] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[170] at FF_X15_Y4_N56
--register power-up is low

D1_acq_data_in_reg[170] = DFFEAS(D1L620, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[171] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[171] at FF_X1_Y8_N5
--register power-up is low

D1_acq_data_in_reg[171] = DFFEAS(D1L622, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[172] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[172] at FF_X1_Y8_N20
--register power-up is low

D1_acq_data_in_reg[172] = DFFEAS(D1L624, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[173] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[173] at FF_X1_Y8_N41
--register power-up is low

D1_acq_data_in_reg[173] = DFFEAS(D1L626, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[174] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[174] at FF_X3_Y8_N17
--register power-up is low

D1_acq_data_in_reg[174] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[175] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[175] at FF_X3_Y8_N44
--register power-up is low

D1_acq_data_in_reg[175] = DFFEAS(D1L629, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[176] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[176] at FF_X3_Y8_N52
--register power-up is low

D1_acq_data_in_reg[176] = DFFEAS(D1L631, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[177] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[177] at FF_X3_Y8_N56
--register power-up is low

D1_acq_data_in_reg[177] = DFFEAS(D1L633, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[178] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[178] at FF_X15_Y8_N26
--register power-up is low

D1_acq_data_in_reg[178] = DFFEAS(D1L635, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[179] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[179] at FF_X1_Y8_N8
--register power-up is low

D1_acq_data_in_reg[179] = DFFEAS(D1L637, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[180] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[180] at FF_X3_Y3_N20
--register power-up is low

D1_acq_data_in_reg[180] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[181] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[181] at FF_X6_Y8_N59
--register power-up is low

D1_acq_data_in_reg[181] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[182] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[182] at FF_X11_Y3_N11
--register power-up is low

D1_acq_data_in_reg[182] = DFFEAS(D1L641, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[183] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[183] at FF_X1_Y2_N16
--register power-up is low

D1_acq_data_in_reg[183] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[184] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[184] at FF_X16_Y13_N59
--register power-up is low

D1_acq_data_in_reg[184] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[185] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[185] at FF_X7_Y8_N1
--register power-up is low

D1_acq_data_in_reg[185] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[186] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[186] at FF_X11_Y4_N47
--register power-up is low

D1_acq_data_in_reg[186] = DFFEAS(D1L646, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[187] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[187] at FF_X15_Y2_N50
--register power-up is low

D1_acq_data_in_reg[187] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[188] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[188] at FF_X10_Y7_N11
--register power-up is low

D1_acq_data_in_reg[188] = DFFEAS(D1L649, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[189] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[189] at FF_X4_Y2_N50
--register power-up is low

D1_acq_data_in_reg[189] = DFFEAS(D1L651, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[190] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[190] at FF_X12_Y3_N53
--register power-up is low

D1_acq_data_in_reg[190] = DFFEAS(D1L653, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[191] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[191] at FF_X15_Y2_N23
--register power-up is low

D1_acq_data_in_reg[191] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[192] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[192] at FF_X13_Y9_N32
--register power-up is low

D1_acq_data_in_reg[192] = DFFEAS(D1L656, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[193] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[193] at FF_X13_Y4_N29
--register power-up is low

D1_acq_data_in_reg[193] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[194] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[194] at FF_X10_Y7_N38
--register power-up is low

D1_acq_data_in_reg[194] = DFFEAS(D1L659, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[195] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[195] at FF_X9_Y11_N56
--register power-up is low

D1_acq_data_in_reg[195] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[196] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[196] at FF_X12_Y3_N44
--register power-up is low

D1_acq_data_in_reg[196] = DFFEAS(D1L662, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[197] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[197] at FF_X13_Y4_N47
--register power-up is low

D1_acq_data_in_reg[197] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[198] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[198] at FF_X11_Y7_N14
--register power-up is low

D1_acq_data_in_reg[198] = DFFEAS(D1L665, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[199] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[199] at FF_X2_Y8_N44
--register power-up is low

D1_acq_data_in_reg[199] = DFFEAS(D1L667, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[200] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[200] at FF_X15_Y12_N23
--register power-up is low

D1_acq_data_in_reg[200] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[201] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[201] at FF_X4_Y11_N16
--register power-up is low

D1_acq_data_in_reg[201] = DFFEAS(D1L670, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[202] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[202] at FF_X8_Y13_N14
--register power-up is low

D1_acq_data_in_reg[202] = DFFEAS(D1L672, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[203] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[203] at FF_X12_Y12_N44
--register power-up is low

D1_acq_data_in_reg[203] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[204] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[204] at FF_X16_Y16_N14
--register power-up is low

D1_acq_data_in_reg[204] = DFFEAS(D1L675, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[205] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[205] at FF_X10_Y13_N17
--register power-up is low

D1_acq_data_in_reg[205] = DFFEAS(D1L677, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[206] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[206] at FF_X16_Y12_N56
--register power-up is low

D1_acq_data_in_reg[206] = DFFEAS(D1L679, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[207] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[207] at FF_X12_Y12_N41
--register power-up is low

D1_acq_data_in_reg[207] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[208] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[208] at FF_X4_Y11_N26
--register power-up is low

D1_acq_data_in_reg[208] = DFFEAS(D1L682, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[209] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[209] at FF_X8_Y13_N2
--register power-up is low

D1_acq_data_in_reg[209] = DFFEAS(D1L684, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[210] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[210] at FF_X13_Y16_N29
--register power-up is low

D1_acq_data_in_reg[210] = DFFEAS(D1L686, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[211] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[211] at FF_X12_Y11_N2
--register power-up is low

D1_acq_data_in_reg[211] = DFFEAS(D1L688, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[212] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[212] at FF_X17_Y12_N38
--register power-up is low

D1_acq_data_in_reg[212] = DFFEAS(D1L690, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[213] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[213] at FF_X12_Y12_N38
--register power-up is low

D1_acq_data_in_reg[213] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[214] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[214] at FF_X10_Y11_N56
--register power-up is low

D1_acq_data_in_reg[214] = DFFEAS(D1L693, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[215] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[215] at FF_X19_Y5_N56
--register power-up is low

D1_acq_data_in_reg[215] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[216] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[216] at FF_X10_Y13_N32
--register power-up is low

D1_acq_data_in_reg[216] = DFFEAS(D1L696, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[217] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[217] at FF_X6_Y14_N8
--register power-up is low

D1_acq_data_in_reg[217] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[218] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[218] at FF_X10_Y12_N8
--register power-up is low

D1_acq_data_in_reg[218] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[219] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[219] at FF_X12_Y11_N59
--register power-up is low

D1_acq_data_in_reg[219] = DFFEAS(D1L700, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[220] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[220] at FF_X16_Y9_N11
--register power-up is low

D1_acq_data_in_reg[220] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[221] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[221] at FF_X15_Y10_N8
--register power-up is low

D1_acq_data_in_reg[221] = DFFEAS(D1L703, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[222] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[222] at FF_X9_Y12_N28
--register power-up is low

D1_acq_data_in_reg[222] = DFFEAS(D1L705, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[223] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[223] at FF_X9_Y12_N32
--register power-up is low

D1_acq_data_in_reg[223] = DFFEAS(D1L707, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[224] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[224] at FF_X11_Y8_N26
--register power-up is low

D1_acq_data_in_reg[224] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[225] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[225] at FF_X18_Y10_N8
--register power-up is low

D1_acq_data_in_reg[225] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[226] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[226] at FF_X10_Y13_N26
--register power-up is low

D1_acq_data_in_reg[226] = DFFEAS(D1L711, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[227] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[227] at FF_X15_Y11_N13
--register power-up is low

D1_acq_data_in_reg[227] = DFFEAS(D1L713, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[228] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[228] at FF_X16_Y15_N14
--register power-up is low

D1_acq_data_in_reg[228] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[229] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[229] at FF_X10_Y13_N59
--register power-up is low

D1_acq_data_in_reg[229] = DFFEAS(D1L716, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[230] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[230] at FF_X8_Y8_N23
--register power-up is low

D1_acq_data_in_reg[230] = DFFEAS(D1L718, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[231] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[231] at FF_X7_Y8_N19
--register power-up is low

D1_acq_data_in_reg[231] = DFFEAS(D1L720, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[232] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[232] at FF_X16_Y15_N32
--register power-up is low

D1_acq_data_in_reg[232] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[233] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[233] at FF_X16_Y13_N17
--register power-up is low

D1_acq_data_in_reg[233] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[234] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[234] at FF_X9_Y11_N53
--register power-up is low

D1_acq_data_in_reg[234] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[235] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[235] at FF_X16_Y15_N52
--register power-up is low

D1_acq_data_in_reg[235] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[236] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[236] at FF_X16_Y13_N32
--register power-up is low

D1_acq_data_in_reg[236] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[237] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[237] at FF_X8_Y12_N40
--register power-up is low

D1_acq_data_in_reg[237] = DFFEAS(D1L727, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[238] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[238] at FF_X6_Y9_N32
--register power-up is low

D1_acq_data_in_reg[238] = DFFEAS(D1L729, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[239] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[239] at FF_X12_Y13_N35
--register power-up is low

D1_acq_data_in_reg[239] = DFFEAS(D1L731, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[240] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[240] at FF_X6_Y9_N53
--register power-up is low

D1_acq_data_in_reg[240] = DFFEAS(D1L733, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[241] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[241] at FF_X8_Y12_N26
--register power-up is low

D1_acq_data_in_reg[241] = DFFEAS(D1L735, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[242] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[242] at FF_X6_Y11_N17
--register power-up is low

D1_acq_data_in_reg[242] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[243] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[243] at FF_X6_Y11_N56
--register power-up is low

D1_acq_data_in_reg[243] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[244] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[244] at FF_X4_Y12_N43
--register power-up is low

D1_acq_data_in_reg[244] = DFFEAS(D1L739, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[245] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[245] at FF_X4_Y9_N53
--register power-up is low

D1_acq_data_in_reg[245] = DFFEAS(D1L741, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[246] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[246] at FF_X6_Y9_N56
--register power-up is low

D1_acq_data_in_reg[246] = DFFEAS(D1L743, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[247] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[247] at FF_X4_Y9_N32
--register power-up is low

D1_acq_data_in_reg[247] = DFFEAS(D1L745, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[248] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[248] at FF_X6_Y13_N59
--register power-up is low

D1_acq_data_in_reg[248] = DFFEAS(D1L747, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[249] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[249] at FF_X4_Y9_N29
--register power-up is low

D1_acq_data_in_reg[249] = DFFEAS(D1L749, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[250] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[250] at FF_X6_Y8_N14
--register power-up is low

D1_acq_data_in_reg[250] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[251] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[251] at FF_X7_Y8_N4
--register power-up is low

D1_acq_data_in_reg[251] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L547,  ,  , VCC);


--D1_acq_data_in_reg[252] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[252] at FF_X9_Y11_N59
--register power-up is low

D1_acq_data_in_reg[252] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[253] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[253] at FF_X13_Y9_N41
--register power-up is low

D1_acq_data_in_reg[253] = DFFEAS(D1L754, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[254] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[254] at FF_X10_Y7_N20
--register power-up is low

D1_acq_data_in_reg[254] = DFFEAS(D1L756, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[255] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[255] at FF_X13_Y9_N23
--register power-up is low

D1_acq_data_in_reg[255] = DFFEAS(D1L758, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[256] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[256] at FF_X13_Y8_N23
--register power-up is low

D1_acq_data_in_reg[256] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[257] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[257] at FF_X16_Y13_N53
--register power-up is low

D1_acq_data_in_reg[257] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L551,  ,  , VCC);


--D1_acq_data_in_reg[258] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[258] at FF_X11_Y10_N5
--register power-up is low

D1_acq_data_in_reg[258] = DFFEAS(D1L762, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[259] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[259] at FF_X9_Y13_N55
--register power-up is low

D1_acq_data_in_reg[259] = DFFEAS(D1L764, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[260] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[260] at FF_X13_Y10_N26
--register power-up is low

D1_acq_data_in_reg[260] = DFFEAS(D1L766, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[261] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[261] at FF_X12_Y13_N37
--register power-up is low

D1_acq_data_in_reg[261] = DFFEAS(D1L768, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[262] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[262] at FF_X15_Y11_N35
--register power-up is low

D1_acq_data_in_reg[262] = DFFEAS(D1L770, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[263] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[263] at FF_X13_Y14_N11
--register power-up is low

D1_acq_data_in_reg[263] = DFFEAS(D1L772, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[264] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[264] at FF_X13_Y10_N47
--register power-up is low

D1_acq_data_in_reg[264] = DFFEAS(D1L774, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[265] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[265] at FF_X13_Y13_N59
--register power-up is low

D1_acq_data_in_reg[265] = DFFEAS(D1L776, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[266] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[266] at FF_X11_Y8_N59
--register power-up is low

D1_acq_data_in_reg[266] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L549,  ,  , VCC);


--D1_acq_data_in_reg[267] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[267] at FF_X15_Y8_N47
--register power-up is low

D1_acq_data_in_reg[267] = DFFEAS(D1L779, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[268] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[268] at FF_X13_Y13_N26
--register power-up is low

D1_acq_data_in_reg[268] = DFFEAS(D1L781, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[269] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[269] at FF_X13_Y13_N32
--register power-up is low

D1_acq_data_in_reg[269] = DFFEAS(D1L783, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[270] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[270] at FF_X13_Y14_N2
--register power-up is low

D1_acq_data_in_reg[270] = DFFEAS(D1L785, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[271] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[271] at FF_X12_Y8_N52
--register power-up is low

D1_acq_data_in_reg[271] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , QIC_SIGNALTAP_GND,  ,  , VCC);


--D1_acq_data_in_reg[272] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[272] at FF_X13_Y14_N23
--register power-up is low

D1_acq_data_in_reg[272] = DFFEAS(D1L788, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[273] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[273] at FF_X23_Y14_N26
--register power-up is low

D1_acq_data_in_reg[273] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_0[0],  ,  , VCC);


--D1_acq_data_in_reg[274] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[274] at FF_X23_Y14_N11
--register power-up is low

D1_acq_data_in_reg[274] = DFFEAS(D1L791, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[275] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[275] at FF_X25_Y17_N50
--register power-up is low

D1_acq_data_in_reg[275] = DFFEAS(D1L793, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[276] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[276] at FF_X21_Y16_N38
--register power-up is low

D1_acq_data_in_reg[276] = DFFEAS(D1L795, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[277] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[277] at FF_X27_Y16_N50
--register power-up is low

D1_acq_data_in_reg[277] = DFFEAS(D1L797, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[278] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[278] at FF_X21_Y18_N50
--register power-up is low

D1_acq_data_in_reg[278] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_0[14],  ,  , VCC);


--D1_acq_data_in_reg[279] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[279] at FF_X21_Y18_N32
--register power-up is low

D1_acq_data_in_reg[279] = DFFEAS(D1L800, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[280] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[280] at FF_X25_Y15_N38
--register power-up is low

D1_acq_data_in_reg[280] = DFFEAS(D1L802, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[281] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[281] at FF_X21_Y18_N5
--register power-up is low

D1_acq_data_in_reg[281] = DFFEAS(D1L804, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[282] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[282] at FF_X24_Y17_N16
--register power-up is low

D1_acq_data_in_reg[282] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_0[3],  ,  , VCC);


--D1_acq_data_in_reg[283] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[283] at FF_X22_Y14_N17
--register power-up is low

D1_acq_data_in_reg[283] = DFFEAS(D1L807, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[284] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[284] at FF_X25_Y17_N32
--register power-up is low

D1_acq_data_in_reg[284] = DFFEAS(D1L809, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[285] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[285] at FF_X27_Y15_N40
--register power-up is low

D1_acq_data_in_reg[285] = DFFEAS(D1L811, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[286] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[286] at FF_X27_Y15_N10
--register power-up is low

D1_acq_data_in_reg[286] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_0[7],  ,  , VCC);


--D1_acq_data_in_reg[287] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[287] at FF_X24_Y17_N59
--register power-up is low

D1_acq_data_in_reg[287] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_0[8],  ,  , VCC);


--D1_acq_data_in_reg[288] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[288] at FF_X27_Y15_N29
--register power-up is low

D1_acq_data_in_reg[288] = DFFEAS(D1L815, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[289] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[289] at FF_X24_Y17_N14
--register power-up is low

D1_acq_data_in_reg[289] = DFFEAS(D1L817, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[290] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[290] at FF_X23_Y12_N38
--register power-up is low

D1_acq_data_in_reg[290] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[10],  ,  , VCC);


--D1_acq_data_in_reg[291] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[291] at FF_X23_Y12_N8
--register power-up is low

D1_acq_data_in_reg[291] = DFFEAS(D1L820, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[292] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[292] at FF_X27_Y16_N11
--register power-up is low

D1_acq_data_in_reg[292] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[12],  ,  , VCC);


--D1_acq_data_in_reg[293] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[293] at FF_X27_Y16_N41
--register power-up is low

D1_acq_data_in_reg[293] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[13],  ,  , VCC);


--D1_acq_data_in_reg[294] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[294] at FF_X27_Y16_N59
--register power-up is low

D1_acq_data_in_reg[294] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[14],  ,  , VCC);


--D1_acq_data_in_reg[295] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[295] at FF_X27_Y16_N26
--register power-up is low

D1_acq_data_in_reg[295] = DFFEAS(D1L825, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[296] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[296] at FF_X13_Y16_N8
--register power-up is low

D1_acq_data_in_reg[296] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[1],  ,  , VCC);


--D1_acq_data_in_reg[297] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[297] at FF_X24_Y14_N11
--register power-up is low

D1_acq_data_in_reg[297] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[2],  ,  , VCC);


--D1_acq_data_in_reg[298] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[298] at FF_X25_Y14_N5
--register power-up is low

D1_acq_data_in_reg[298] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[3],  ,  , VCC);


--D1_acq_data_in_reg[299] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[299] at FF_X24_Y14_N2
--register power-up is low

D1_acq_data_in_reg[299] = DFFEAS(D1L830, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[300] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[300] at FF_X25_Y14_N2
--register power-up is low

D1_acq_data_in_reg[300] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[5],  ,  , VCC);


--D1_acq_data_in_reg[301] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[301] at FF_X25_Y14_N35
--register power-up is low

D1_acq_data_in_reg[301] = DFFEAS(D1L833, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[302] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[302] at FF_X25_Y14_N32
--register power-up is low

D1_acq_data_in_reg[302] = DFFEAS(D1L835, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[303] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[303] at FF_X24_Y17_N52
--register power-up is low

D1_acq_data_in_reg[303] = DFFEAS(D1L837, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[304] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[304] at FF_X25_Y14_N53
--register power-up is low

D1_acq_data_in_reg[304] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1_data_reg_1[9],  ,  , VCC);


--D1_acq_data_in_reg[305] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[305] at FF_X18_Y14_N14
--register power-up is low

D1_acq_data_in_reg[305] = DFFEAS(D1L840, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[306] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[306] at FF_X18_Y13_N20
--register power-up is low

D1_acq_data_in_reg[306] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L103,  ,  , VCC);


--D1_acq_data_in_reg[307] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[307] at FF_X18_Y13_N23
--register power-up is low

D1_acq_data_in_reg[307] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L107,  ,  , VCC);


--D1_acq_data_in_reg[308] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[308] at FF_X18_Y13_N29
--register power-up is low

D1_acq_data_in_reg[308] = DFFEAS(D1L844, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[309] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[309] at FF_X18_Y13_N56
--register power-up is low

D1_acq_data_in_reg[309] = DFFEAS(D1L846, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[310] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[310] at FF_X18_Y13_N26
--register power-up is low

D1_acq_data_in_reg[310] = DFFEAS(D1L848, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[311] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[311] at FF_X18_Y13_N58
--register power-up is low

D1_acq_data_in_reg[311] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L123,  ,  , VCC);


--D1_acq_data_in_reg[312] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[312] at FF_X18_Y14_N17
--register power-up is low

D1_acq_data_in_reg[312] = DFFEAS(D1L851, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[313] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[313] at FF_X17_Y18_N29
--register power-up is low

D1_acq_data_in_reg[313] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L131,  ,  , VCC);


--D1_acq_data_in_reg[314] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[314] at FF_X19_Y18_N16
--register power-up is low

D1_acq_data_in_reg[314] = DFFEAS(D1L854, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[315] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[315] at FF_X16_Y16_N8
--register power-up is low

D1_acq_data_in_reg[315] = DFFEAS(D1L856, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[316] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[316] at FF_X16_Y16_N41
--register power-up is low

D1_acq_data_in_reg[316] = DFFEAS(D1L858, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[317] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[317] at FF_X18_Y18_N14
--register power-up is low

D1_acq_data_in_reg[317] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L147,  ,  , VCC);


--D1_acq_data_in_reg[318] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[318] at FF_X17_Y18_N20
--register power-up is low

D1_acq_data_in_reg[318] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L151,  ,  , VCC);


--D1_acq_data_in_reg[319] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[319] at FF_X18_Y18_N32
--register power-up is low

D1_acq_data_in_reg[319] = DFFEAS(D1L862, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[320] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[320] at FF_X18_Y18_N26
--register power-up is low

D1_acq_data_in_reg[320] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AC1L159,  ,  , VCC);


--D1_acq_data_in_reg[321] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[321] at FF_X27_Y15_N23
--register power-up is low

D1_acq_data_in_reg[321] = DFFEAS(D1L865, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[322] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[322] at FF_X23_Y12_N14
--register power-up is low

D1_acq_data_in_reg[322] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AE4_av_write,  ,  , VCC);


--D1_acq_data_in_reg[323] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[323] at FF_X23_Y12_N35
--register power-up is low

D1_acq_data_in_reg[323] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L43,  ,  , VCC);


--D1_acq_data_in_reg[324] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[324] at FF_X21_Y13_N59
--register power-up is low

D1_acq_data_in_reg[324] = DFFEAS(D1L869, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[325] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[325] at FF_X25_Y15_N11
--register power-up is low

D1_acq_data_in_reg[325] = DFFEAS(D1L871, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[326] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[326] at FF_X21_Y16_N47
--register power-up is low

D1_acq_data_in_reg[326] = DFFEAS(D1L873, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[327] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[327] at FF_X27_Y16_N44
--register power-up is low

D1_acq_data_in_reg[327] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L56,  ,  , VCC);


--D1_acq_data_in_reg[328] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[328] at FF_X21_Y16_N5
--register power-up is low

D1_acq_data_in_reg[328] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L57,  ,  , VCC);


--D1_acq_data_in_reg[329] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[329] at FF_X21_Y16_N32
--register power-up is low

D1_acq_data_in_reg[329] = DFFEAS(D1L877, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[330] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[330] at FF_X25_Y15_N53
--register power-up is low

D1_acq_data_in_reg[330] = DFFEAS(D1L879, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[331] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[331] at FF_X25_Y17_N41
--register power-up is low

D1_acq_data_in_reg[331] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L45,  ,  , VCC);


--D1_acq_data_in_reg[332] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[332] at FF_X21_Y13_N26
--register power-up is low

D1_acq_data_in_reg[332] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L46,  ,  , VCC);


--D1_acq_data_in_reg[333] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[333] at FF_X25_Y15_N44
--register power-up is low

D1_acq_data_in_reg[333] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L47,  ,  , VCC);


--D1_acq_data_in_reg[334] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[334] at FF_X23_Y14_N40
--register power-up is low

D1_acq_data_in_reg[334] = DFFEAS(D1L884, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[335] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[335] at FF_X27_Y15_N17
--register power-up is low

D1_acq_data_in_reg[335] = DFFEAS(D1L886, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[336] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[336] at FF_X27_Y15_N35
--register power-up is low

D1_acq_data_in_reg[336] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L50,  ,  , VCC);


--D1_acq_data_in_reg[337] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[337] at FF_X24_Y17_N8
--register power-up is low

D1_acq_data_in_reg[337] = DFFEAS(D1L889, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[338] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[338] at FF_X27_Y15_N32
--register power-up is low

D1_acq_data_in_reg[338] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L52,  ,  , VCC);


--D1_acq_data_in_reg[339] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[339] at FF_X21_Y3_N53
--register power-up is low

D1_acq_data_in_reg[339] = DFFEAS(D1L892, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[340] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[340] at FF_X21_Y3_N8
--register power-up is low

D1_acq_data_in_reg[340] = DFFEAS(D1L894, GLOBAL(A1L40),  ,  ,  ,  ,  ,  ,  );


--D1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at FF_X19_Y10_N11
--register power-up is low

D1_acq_trigger_in_reg[0] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , JE3L59,  ,  , VCC);


--D1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at FF_X23_Y12_N52
--register power-up is low

D1_acq_trigger_in_reg[1] = DFFEAS( , GLOBAL(A1L40),  ,  ,  , AE4_av_write,  ,  , VCC);


--X1_trigger_out_ff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff at FF_X7_Y8_N35
--register power-up is low

X1_trigger_out_ff = AMPP_FUNCTION(A1L40, X1L2454);


--X1L2320 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0 at LABCELL_X7_Y3_N24
X1L2320 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !S1_state[3]);


--X1L2414 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 at MLABCELL_X6_Y3_N45
X1L2414 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1_irf_reg[3][9], !S1_state[3], !S1_state[4], !K1_splitter_nodes_receive_2[3]);


--EB1_\buffer_manager:collecting_post_data_var is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var at FF_X10_Y9_N58
--register power-up is low

EB1_\buffer_manager:collecting_post_data_var = AMPP_FUNCTION(A1L40, EB1L159, !X1_reset_all, X1_collect_data);


--X1_run is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run at FF_X7_Y8_N50
--register power-up is low

X1_run = AMPP_FUNCTION(A1L40, Q1_irf_reg[3][1], GND);


--X1L2373 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0 at LABCELL_X7_Y5_N18
X1L2373 = AMPP_FUNCTION(!K1_splitter_nodes_receive_2[3], !Q1_virtual_ir_scan_reg, !S1_state[3], !Q1_irf_reg[3][6], !Q1_irf_reg[3][1]);


--DB8_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1] at FF_X7_Y5_N4
--register power-up is low

DB8_dffs[1] = AMPP_FUNCTION(A1L6, DB8L2, X1L2375);


--DB8L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~0 at LABCELL_X4_Y7_N42
DB8L1 = AMPP_FUNCTION(!DB8_dffs[1], !EB1_\buffer_manager:collecting_post_data_var, !X1L2373, !X1_run);


--X1L2319 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out~0 at LABCELL_X7_Y3_N57
X1L2319 = AMPP_FUNCTION(!K1_splitter_nodes_receive_2[3], !X1_bypass_reg_out, !A1L7);


--X1_reset_all is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all at FF_X10_Y8_N14
--register power-up is low

X1_reset_all = AMPP_FUNCTION(A1L6, X1L2365);


--R1_word_counter[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] at FF_X8_Y5_N26
--register power-up is low

R1_word_counter[0] = AMPP_FUNCTION(A1L6, R1L8, !R1L7);


--R1_word_counter[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1] at FF_X8_Y5_N34
--register power-up is low

R1_word_counter[1] = AMPP_FUNCTION(A1L6, R1L9, !R1L7);


--R1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~0 at LABCELL_X9_Y5_N18
R1L20 = AMPP_FUNCTION(!D1L1670, !D1L1671, !R1L3Q, !R1_word_counter[1], !D1L1671, !D1L1670);


--R1_word_counter[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2] at FF_X8_Y5_N31
--register power-up is low

R1_word_counter[2] = AMPP_FUNCTION(A1L6, R1L10, !R1L7);


--R1_word_counter[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3] at FF_X8_Y5_N13
--register power-up is low

R1_word_counter[3] = AMPP_FUNCTION(A1L6, R1L11, !R1L7);


--R1L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~1 at MLABCELL_X8_Y5_N18
R1L17 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !R1_word_counter[2], !S1_state[4], !R1_word_counter[3]);


--R1L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~2 at MLABCELL_X8_Y5_N21
R1L18 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !R1_word_counter[3], !S1_state[4], !R1_word_counter[2]);


--R1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1] at FF_X9_Y5_N50
--register power-up is low

R1_WORD_SR[1] = AMPP_FUNCTION(A1L6, R1L25, R1L19);


--R1L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~3 at LABCELL_X9_Y5_N36
R1L21 = AMPP_FUNCTION(!D1L1670, !D1L1671, !R1L3Q, !R1_word_counter[1], !D1L1671, !D1L1670);


--R1L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4 at LABCELL_X9_Y5_N51
R1L22 = AMPP_FUNCTION(!R1L18, !R1L17, !R1L20, !R1_WORD_SR[1], !R1L21);


--R1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5 at MLABCELL_X8_Y5_N48
R1L19 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !S1_state[4], !S1_state[3], !K1_splitter_nodes_receive_2[3]);


--EB1_is_buffer_wrapped_once_sig is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig at FF_X6_Y7_N35
--register power-up is low

EB1_is_buffer_wrapped_once_sig = AMPP_FUNCTION(A1L40, EB1L198, !X1_reset_all);


--X1_sdr is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr at MLABCELL_X6_Y6_N9
X1_sdr = AMPP_FUNCTION(!S1_state[4], !K1_splitter_nodes_receive_2[3], !Q1_virtual_ir_scan_reg);


--X1L2362 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0 at LABCELL_X1_Y2_N18
X1L2362 = AMPP_FUNCTION(!Q1_irf_reg[3][8], !S1_state[3], !K1_splitter_nodes_receive_2[3], !Q1_virtual_ir_scan_reg);


--X1L2363 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1 at LABCELL_X1_Y2_N54
X1L2363 = AMPP_FUNCTION(!S1_state[4], !K1_splitter_nodes_receive_2[3], !Q1_irf_reg[3][8], !Q1_virtual_ir_scan_reg);


--X1L2355 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~0 at LABCELL_X4_Y2_N18
X1L2355 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[13], !X1_tdo_crc_len_reg[14]);


--X1L2356 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~1 at MLABCELL_X3_Y3_N48
X1L2356 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[10], !X1_tdo_crc_len_reg[6], !X1_tdo_crc_len_reg[7], !X1_tdo_crc_len_reg[11], !X1_tdo_crc_len_reg[9], !X1_tdo_crc_len_reg[8]);


--X1L2357 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~2 at LABCELL_X1_Y3_N12
X1L2357 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[4], !X1_tdo_crc_len_reg[5], !X1_tdo_crc_len_reg[2], !X1_tdo_crc_len_reg[1], !X1_tdo_crc_len_reg[0], !X1_tdo_crc_len_reg[3]);


--X1L2358 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~3 at LABCELL_X2_Y2_N39
X1L2358 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[27], !X1_tdo_crc_len_reg[29], !X1_tdo_crc_len_reg[31], !X1_tdo_crc_len_reg[30], !X1_tdo_crc_len_reg[12], !X1_tdo_crc_len_reg[28]);


--X1L2359 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4 at MLABCELL_X3_Y3_N42
X1L2359 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[15], !X1_tdo_crc_len_reg[16], !X1_tdo_crc_len_reg[18], !X1_tdo_crc_len_reg[20], !X1_tdo_crc_len_reg[19], !X1_tdo_crc_len_reg[17]);


--X1L2360 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~5 at LABCELL_X2_Y2_N45
X1L2360 = AMPP_FUNCTION(!X1_tdo_crc_len_reg[26], !X1_tdo_crc_len_reg[25], !X1_tdo_crc_len_reg[23], !X1_tdo_crc_len_reg[22], !X1_tdo_crc_len_reg[24], !X1_tdo_crc_len_reg[21]);


--X1L2361 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~6 at LABCELL_X1_Y2_N0
X1L2361 = AMPP_FUNCTION(!X1L2360, !X1L2357, !X1L2358, !X1L2356, !X1L2359, !X1L2355);


--X1L2393 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~0 at LABCELL_X1_Y2_N24
X1L2393 = AMPP_FUNCTION(!X1L2361, !K1_splitter_nodes_receive_2[3], !S1_state[4], !Q1_virtual_ir_scan_reg, !Q1_irf_reg[3][8], !S1_state[3]);


--DB4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1] at FF_X7_Y9_N1
--register power-up is low

DB4_dffs[1] = AMPP_FUNCTION(A1L6, DB4_dffs[2], !X1_reset_all, GND, X1_trigger_setup_ena);


--X1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena at LABCELL_X1_Y2_N57
X1_trigger_setup_ena = AMPP_FUNCTION(!S1_state[4], !K1_splitter_nodes_receive_2[3], !Q1_virtual_ir_scan_reg, !Q1_irf_reg[3][3]);


--Y1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 at MLABCELL_X8_Y6_N48
Y1L7 = AMPP_FUNCTION(!KB1_counter_reg_bit[1], !KB1_counter_reg_bit[0], !KB1_counter_reg_bit[3], !KB1_counter_reg_bit[2], !KB1_counter_reg_bit[4]);


--Y1_status_ram_shift_load is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load at MLABCELL_X8_Y6_N18
Y1_status_ram_shift_load = AMPP_FUNCTION(!S1_state[4], !Q1_irf_reg[3][7], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !Y1L7);


--X1_trigger_out_mode_ff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff at FF_X7_Y8_N32
--register power-up is low

X1_trigger_out_mode_ff = AMPP_FUNCTION(A1L40, X1L2456);


--EB1_\buffer_manager:is_buffer_wrapped is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped at FF_X8_Y7_N55
--register power-up is low

EB1_\buffer_manager:is_buffer_wrapped = AMPP_FUNCTION(A1L40, EB1L202, !X1_reset_all, X1_collect_data);


--X1_buffer_write_enable_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed at FF_X7_Y8_N52
--register power-up is low

X1_buffer_write_enable_delayed = AMPP_FUNCTION(A1L40, X1L2317);


--EB1_\buffer_manager:done is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done at FF_X7_Y7_N40
--register power-up is low

EB1_\buffer_manager:done = AMPP_FUNCTION(A1L40, EB1L4, !X1_reset_all, X1_collect_data);


--X1L2372 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0 at MLABCELL_X6_Y6_N6
X1L2372 = AMPP_FUNCTION(!EB1_\buffer_manager:done, !X1_buffer_write_enable_delayed, !EB1_\buffer_manager:collecting_post_data_var, !EB1_\buffer_manager:is_buffer_wrapped, !X1_run);


--VB1_last_level_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed at FF_X7_Y8_N7
--register power-up is low

VB1_last_level_delayed = AMPP_FUNCTION(A1L40, VB1L2, !X1_reset_all);


--DB3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] at FF_X7_Y9_N10
--register power-up is low

DB3_dffs[0] = AMPP_FUNCTION(A1L6, DB3_dffs[1], !X1_reset_all, GND, X1_trigger_setup_ena);


--X1L2454 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~0 at LABCELL_X7_Y8_N33
X1L2454 = AMPP_FUNCTION(!VB1_last_level_delayed, !X1L2372, !X1_trigger_out_mode_ff, !X1_trigger_out_ff, !DB3_dffs[0]);


--X1L2452 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~6 at MLABCELL_X6_Y3_N54
X1L2452 = AMPP_FUNCTION(!DB8_dffs[0], !X1L2375, !X1L2448, !X1L2449, !X1_bypass_reg_out, !X1L2446);


--BB1L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~0 at MLABCELL_X6_Y3_N36
BB1L18 = AMPP_FUNCTION(!X1L2452, !Q1_irf_reg[3][9], !X1_tdo_crc_val_shift_reg[0], !X1L2450, !BB1_lfsr[0], !BB1_lfsr[1]);


--X1_tdo_crc_val_calc_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset at MLABCELL_X6_Y3_N42
X1_tdo_crc_val_calc_reset = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1_irf_reg[3][9], !K1_splitter_nodes_receive_2[3], !S1_state[3]);


--BB1L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1 at MLABCELL_X6_Y3_N21
BB1L13 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1_irf_reg[3][9], !X1L2361, !S1_state[3], !S1_state[4], !K1_splitter_nodes_receive_2[3]);


--EB1_final_trigger_set is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set at FF_X8_Y9_N34
--register power-up is low

EB1_final_trigger_set = AMPP_FUNCTION(A1L40, EB1L195, !X1_reset_all, EB1L194);


--EB1_modified_post_count[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] at FF_X9_Y9_N47
--register power-up is low

EB1_modified_post_count[9] = AMPP_FUNCTION(A1L40, EB1L240, !X1_reset_all, EB1L194);


--EB1_modified_post_count[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] at FF_X9_Y9_N44
--register power-up is low

EB1_modified_post_count[10] = AMPP_FUNCTION(A1L40, EB1L242, !X1_reset_all, EB1L194);


--EB1L188 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~0 at LABCELL_X9_Y9_N51
EB1L188 = AMPP_FUNCTION(!EB1_modified_post_count[10], !EB1_modified_post_count[9], !EB1_counter[10], !EB1_counter[9]);


--EB1_modified_post_count[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] at FF_X8_Y9_N49
--register power-up is low

EB1_modified_post_count[6] = AMPP_FUNCTION(A1L40, EB1L234, !X1_reset_all, EB1L194);


--EB1_modified_post_count[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] at FF_X8_Y9_N22
--register power-up is low

EB1_modified_post_count[7] = AMPP_FUNCTION(A1L40, EB1L236, !X1_reset_all, EB1L194);


--EB1_modified_post_count[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] at FF_X8_Y9_N53
--register power-up is low

EB1_modified_post_count[8] = AMPP_FUNCTION(A1L40, EB1L238, !X1_reset_all, EB1L194);


--EB1L189 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~1 at MLABCELL_X8_Y9_N24
EB1L189 = AMPP_FUNCTION(!EB1_modified_post_count[8], !EB1_modified_post_count[7], !EB1_counter[8], !EB1_modified_post_count[6], !EB1_counter[6], !EB1_counter[7]);


--EB1_modified_post_count[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] at FF_X8_Y9_N44
--register power-up is low

EB1_modified_post_count[0] = AMPP_FUNCTION(A1L40, DB4_dffs[0], !X1_reset_all, GND, EB1L194);


--EB1_modified_post_count[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] at FF_X8_Y9_N38
--register power-up is low

EB1_modified_post_count[1] = AMPP_FUNCTION(A1L40, EB1L224, !X1_reset_all, EB1L194);


--EB1_modified_post_count[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] at FF_X8_Y9_N41
--register power-up is low

EB1_modified_post_count[2] = AMPP_FUNCTION(A1L40, EB1L226, !X1_reset_all, EB1L194);


--EB1L190 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~2 at MLABCELL_X8_Y9_N42
EB1L190 = AMPP_FUNCTION(!EB1_counter[2], !EB1_counter[0], !EB1_modified_post_count[1], !EB1_modified_post_count[2], !EB1_modified_post_count[0], !EB1_counter[1]);


--EB1_modified_post_count[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] at FF_X8_Y9_N55
--register power-up is low

EB1_modified_post_count[3] = AMPP_FUNCTION(A1L40, EB1L228, !X1_reset_all, EB1L194);


--EB1_modified_post_count[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] at FF_X9_Y9_N59
--register power-up is low

EB1_modified_post_count[4] = AMPP_FUNCTION(A1L40, EB1L230, !X1_reset_all, EB1L194);


--EB1_modified_post_count[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] at FF_X9_Y9_N56
--register power-up is low

EB1_modified_post_count[5] = AMPP_FUNCTION(A1L40, EB1L232, !X1_reset_all, EB1L194);


--EB1L191 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~3 at LABCELL_X9_Y9_N36
EB1L191 = AMPP_FUNCTION(!EB1_counter[4], !EB1_modified_post_count[4], !EB1_counter[3], !EB1_counter[5], !EB1_modified_post_count[5], !EB1_modified_post_count[3]);


--EB1L184 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0 at LABCELL_X7_Y7_N6
EB1L184 = AMPP_FUNCTION(!EB1L190, !EB1_final_trigger_set, !EB1L191, !EB1_\buffer_manager:done, !EB1L189, !EB1L188);


--EB1L185 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0 at MLABCELL_X8_Y9_N12
EB1L185 = AMPP_FUNCTION(!EB1_counter[7], !EB1_counter[0], !EB1_counter[2], !EB1_counter[1], !EB1_counter[4], !EB1_counter[8]);


--EB1L186 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 at LABCELL_X10_Y9_N0
EB1L186 = AMPP_FUNCTION(!EB1_counter[6], !EB1_counter[3], !EB1_counter[5], !EB1_counter[10], !EB1_counter[9]);


--EB1L187 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 at LABCELL_X10_Y9_N3
EB1L187 = AMPP_FUNCTION(!EB1L186, !EB1L185);


--EB1L159 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|collecting_post_data_var~0 at LABCELL_X10_Y9_N57
EB1L159 = AMPP_FUNCTION(!EB1L187, !EB1L184);


--X1_condition_delay_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] at FF_X7_Y8_N17
--register power-up is low

X1_condition_delay_reg[3] = AMPP_FUNCTION(A1L40, X1_condition_delay_reg[2], GND);


--X1_collect_data is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data at MLABCELL_X3_Y8_N12
X1_collect_data = AMPP_FUNCTION(!X1_condition_delay_reg[3], !X1_run);


--DB8_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2] at FF_X7_Y5_N1
--register power-up is low

DB8_dffs[2] = AMPP_FUNCTION(A1L6, DB8L3, X1L2375);


--DB8L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1 at LABCELL_X7_Y5_N3
DB8L2 = AMPP_FUNCTION(!X1L2373, !X1_run, !DB8_dffs[2], !X1_buffer_write_enable_delayed, !EB1_\buffer_manager:done);


--X1L2365 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 at LABCELL_X10_Y8_N12
X1L2365 = AMPP_FUNCTION(!Q1_irf_reg[3][0], !Q1_clr_reg);


--R1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~0 at MLABCELL_X8_Y5_N24
R1L8 = AMPP_FUNCTION(!R1_word_counter[2], !S1_state[8], !Q1_virtual_ir_scan_reg, !R1_word_counter[3], !R1_word_counter[0], !R1_word_counter[1]);


--R1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1 at MLABCELL_X8_Y5_N51
R1L7 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !S1_state[3], !S1_state[4], !K1_splitter_nodes_receive_2[3]);


--R1L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~2 at MLABCELL_X8_Y5_N33
R1L9 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !R1_word_counter[1], !R1_word_counter[0]);


--R1L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~3 at MLABCELL_X8_Y5_N30
R1L10 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !R1_word_counter[1], !R1_word_counter[2], !R1_word_counter[0]);


--R1L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~4 at MLABCELL_X8_Y5_N12
R1L11 = AMPP_FUNCTION(!R1_word_counter[2], !Q1_virtual_ir_scan_reg, !R1_word_counter[0], !S1_state[8], !R1_word_counter[3], !R1_word_counter[1]);


--R1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~6 at LABCELL_X9_Y5_N42
R1L23 = AMPP_FUNCTION(!D1L1670, !D1L1671, !R1_word_counter[1], !D1L1670, !R1L3Q, !D1L1670);


--R1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2] at FF_X9_Y5_N29
--register power-up is low

R1_WORD_SR[2] = AMPP_FUNCTION(A1L6, R1L28, R1L19);


--R1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~7 at LABCELL_X9_Y5_N30
R1L24 = AMPP_FUNCTION(!D1L1670, !D1L1671, !R1L3Q, !R1_word_counter[1], !D1L1671, !D1L1670);


--R1L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~8 at LABCELL_X9_Y5_N48
R1L25 = AMPP_FUNCTION(!R1L18, !R1L17, !R1L23, !R1_WORD_SR[2], !R1L24);


--EB1_\buffer_manager:base_address[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0] at FF_X9_Y8_N52
--register power-up is low

EB1_\buffer_manager:base_address[0] = AMPP_FUNCTION(A1L40, EB1L158, !X1_reset_all, X1_collect_data);


--EB1L243 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 at LABCELL_X10_Y9_N33
EB1L243 = AMPP_FUNCTION(!EB1_final_trigger_set, !EB1L185, !VB1_last_level_delayed, !EB1L186, !DB3_dffs[0]);


--EB1L244 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 at LABCELL_X7_Y7_N30
EB1L244 = AMPP_FUNCTION(!EB1L188, !EB1L189, !EB1L190, !EB1L191, !EB1_final_trigger_set, !EB1L243);


--EB1L246 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0 at LABCELL_X7_Y7_N0
EB1L246 = AMPP_FUNCTION(!EB1L190, !EB1L189, !EB1L191, !EB1L188, !EB1_final_trigger_set, !EB1L243);


--EB1L197 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 at LABCELL_X4_Y7_N48
EB1L197 = AMPP_FUNCTION(!X1_collect_data, !EB1L184, !EB1L246, !EB1L244, !EB1_\buffer_manager:base_address[0], !EB1_is_buffer_wrapped_once_sig);


--DB4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2] at FF_X7_Y9_N4
--register power-up is low

DB4_dffs[2] = AMPP_FUNCTION(A1L6, DB4L5, !X1_reset_all, X1_trigger_setup_ena);


--Z1_cells[1][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] at FF_X7_Y6_N28
--register power-up is low

Z1_cells[1][0] = AMPP_FUNCTION(A1L40, X1_segment_wrapped_delayed, GND, SB1L2);


--Z1_cells[0][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] at FF_X8_Y6_N1
--register power-up is low

Z1_cells[0][0] = AMPP_FUNCTION(A1L40, Z1L3, SB1L1);


--Z1_xraddr[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] at FF_X7_Y6_N11
--register power-up is low

Z1_xraddr[0] = AMPP_FUNCTION(A1L6, MB1_counter_reg_bit[0], GND, Q1_irf_reg[3][7]);


--Y1_status_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena at MLABCELL_X8_Y6_N9
Y1_status_offload_shift_ena = AMPP_FUNCTION(!S1_state[4], !K1_splitter_nodes_receive_2[3], !Q1_irf_reg[3][7], !Q1_virtual_ir_scan_reg);


--KB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated|cout_actual at MLABCELL_X8_Y6_N6
KB1_cout_actual = AMPP_FUNCTION(!KB1L20, !Y1L7);


--DB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at FF_X7_Y9_N56
--register power-up is low

DB1_dffs[0] = AMPP_FUNCTION(A1L6, DB1_dffs[1], !X1_reset_all, GND, X1_trigger_setup_ena);


--X1L2456 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff~0 at LABCELL_X7_Y8_N30
X1L2456 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !X1_trigger_out_mode_ff, !DB1_dffs[0]);


--EB1L199 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~0 at LABCELL_X7_Y7_N54
EB1L199 = AMPP_FUNCTION(!EB1L190, !EB1L189, !EB1L191, !EB1_final_trigger_set, !EB1L79, !EB1L188);


--EB1L200 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 at MLABCELL_X8_Y7_N36
EB1L200 = AMPP_FUNCTION(!EB1L83, !EB1L95, !EB1L91, !EB1L99, !EB1L87);


--EB1L201 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2 at MLABCELL_X8_Y7_N39
EB1L201 = AMPP_FUNCTION(!EB1L111, !EB1L103, !EB1L107);


--EB1L202 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3 at MLABCELL_X8_Y7_N54
EB1L202 = AMPP_FUNCTION(!EB1L199, !EB1L75, !EB1L200, !EB1L201, !EB1_\buffer_manager:is_buffer_wrapped, !EB1L244);


--CB1_run is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run at FF_X7_Y8_N11
--register power-up is low

CB1_run = AMPP_FUNCTION(A1L40, CB1L4, !X1_reset_all);


--XB1_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff at FF_X12_Y9_N46
--register power-up is low

XB1_regoutff = AMPP_FUNCTION(A1L40, XB1L2);


--XB2_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff at FF_X19_Y10_N28
--register power-up is low

XB2_regoutff = AMPP_FUNCTION(A1L40, XB2L2);


--VB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 at LABCELL_X7_Y8_N6
VB1L2 = AMPP_FUNCTION(!XB1_regoutff, !XB2_regoutff, !VB1_last_level_delayed, !CB1_run);


--DB3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] at FF_X12_Y9_N25
--register power-up is low

DB3_dffs[1] = AMPP_FUNCTION(A1L6, DB3L4, !X1_reset_all, X1_trigger_setup_ena);


--EB1L194 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0 at LABCELL_X7_Y8_N48
EB1L194 = AMPP_FUNCTION(!EB1_final_trigger_set, !X1_condition_delay_reg[3], !VB1_last_level_delayed, !X1_run, !DB3_dffs[0]);


--EB1L173 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0 at LABCELL_X10_Y9_N12
EB1L173 = AMPP_FUNCTION(!EB1_final_trigger_set, !DB3_dffs[0], !EB1L115, !VB1_last_level_delayed, !EB1L186, !EB1L185);


--EB1L245 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~2 at LABCELL_X9_Y8_N57
EB1L245 = AMPP_FUNCTION(!EB1_final_trigger_set, !DB3_dffs[0], !VB1_last_level_delayed);


--EB1L169 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]~1 at LABCELL_X7_Y7_N33
EB1L169 = AMPP_FUNCTION(!EB1L188, !EB1L189, !EB1L191, !EB1L190, !EB1L245, !EB1L187);


--EB1L174 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~2 at LABCELL_X10_Y9_N54
EB1L174 = AMPP_FUNCTION(!EB1L187, !DB3_dffs[0], !EB1_final_trigger_set, !VB1_last_level_delayed, !EB1L119);


--EB1L175 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~3 at LABCELL_X10_Y9_N27
EB1L175 = AMPP_FUNCTION(!EB1_final_trigger_set, !VB1_last_level_delayed, !EB1L123, !DB3_dffs[0], !EB1L186, !EB1L185);


--EB1L176 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~4 at LABCELL_X10_Y9_N42
EB1L176 = AMPP_FUNCTION(!EB1_final_trigger_set, !VB1_last_level_delayed, !DB3_dffs[0], !EB1L185, !EB1L186, !EB1L127);


--EB1L177 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~5 at LABCELL_X10_Y9_N45
EB1L177 = AMPP_FUNCTION(!EB1_final_trigger_set, !VB1_last_level_delayed, !EB1L185, !DB3_dffs[0], !EB1L186, !EB1L131);


--EB1L178 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~6 at LABCELL_X10_Y9_N36
EB1L178 = AMPP_FUNCTION(!EB1_final_trigger_set, !EB1L185, !EB1L186, !DB3_dffs[0], !VB1_last_level_delayed, !EB1L135);


--EB1L179 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~7 at LABCELL_X10_Y9_N6
EB1L179 = AMPP_FUNCTION(!DB3_dffs[0], !EB1L185, !EB1_final_trigger_set, !VB1_last_level_delayed, !EB1L186, !EB1L139);


--EB1L180 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~8 at LABCELL_X10_Y9_N9
EB1L180 = AMPP_FUNCTION(!DB3_dffs[0], !EB1L185, !VB1_last_level_delayed, !EB1_final_trigger_set, !EB1L186, !EB1L143);


--EB1L181 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~9 at LABCELL_X10_Y9_N48
EB1L181 = AMPP_FUNCTION(!EB1_final_trigger_set, !EB1L185, !VB1_last_level_delayed, !DB3_dffs[0], !EB1L186, !EB1L147);


--EB1L182 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~10 at LABCELL_X10_Y9_N51
EB1L182 = AMPP_FUNCTION(!EB1_final_trigger_set, !EB1L185, !DB3_dffs[0], !VB1_last_level_delayed, !EB1L186, !EB1L151);


--EB1L183 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~11 at LABCELL_X10_Y9_N18
EB1L183 = AMPP_FUNCTION(!EB1_final_trigger_set, !EB1L185, !EB1L186, !DB3_dffs[0], !VB1_last_level_delayed, !EB1L155);


--X1_condition_delay_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] at FF_X9_Y5_N46
--register power-up is low

X1_condition_delay_reg[2] = AMPP_FUNCTION(A1L40, X1_condition_delay_reg[1], GND);


--DB8_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3] at FF_X7_Y5_N43
--register power-up is low

DB8_dffs[3] = AMPP_FUNCTION(A1L6, DB8L4, X1L2375);


--DB8L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2 at LABCELL_X7_Y5_N0
DB8L3 = AMPP_FUNCTION(!X1L2373, !DB8_dffs[3], !X1L2372);


--R1L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~9 at MLABCELL_X8_Y5_N54
R1L26 = AMPP_FUNCTION(!D1L1670, !D1L1671, !D1L1670, !R1L3Q, !D1L1671, !R1_word_counter[1]);


--R1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] at FF_X9_Y5_N25
--register power-up is low

R1_WORD_SR[3] = AMPP_FUNCTION(A1L6, R1L31, R1L19);


--R1L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10 at LABCELL_X9_Y5_N12
R1L27 = AMPP_FUNCTION(!R1_word_counter[1], !D1L1671, !R1L3Q, !D1L1671, !D1L1671, !D1L1670);


--R1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~11 at LABCELL_X9_Y5_N27
R1L28 = AMPP_FUNCTION(!R1L18, !R1L17, !R1L26, !R1L27, !R1_WORD_SR[3]);


--EB1L205 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 at LABCELL_X7_Y8_N15
EB1L205 = AMPP_FUNCTION(!EB1_\buffer_manager:done, !X1_reset_all, !X1_run, !X1_condition_delay_reg[3]);


--EB1L192 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~4 at LABCELL_X7_Y7_N12
EB1L192 = AMPP_FUNCTION(!EB1L191, !EB1L190, !EB1L189, !EB1L188);


--EB1L158 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 at LABCELL_X9_Y8_N51
EB1L158 = AMPP_FUNCTION(!EB1L187, !DB3_dffs[0], !EB1_final_trigger_set, !EB1L192, !EB1_\buffer_manager:base_address[0], !VB1_last_level_delayed);


--DB4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3] at FF_X7_Y9_N13
--register power-up is low

DB4_dffs[3] = AMPP_FUNCTION(A1L6, DB4L7, !X1_reset_all, X1_trigger_setup_ena);


--X1_segment_wrapped_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed at FF_X8_Y6_N26
--register power-up is low

X1_segment_wrapped_delayed = AMPP_FUNCTION(A1L40, X1L2370);


--X1_current_segment_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0] at FF_X13_Y6_N40
--register power-up is low

X1_current_segment_delayed[0] = AMPP_FUNCTION(A1L40, X1L2332);


--EB1_\buffer_manager:segment_shift_var is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var at FF_X8_Y7_N34
--register power-up is low

EB1_\buffer_manager:segment_shift_var = AMPP_FUNCTION(A1L40, EB1L246, !X1_reset_all, GND, X1_collect_data);


--SB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0 at LABCELL_X13_Y6_N3
SB1L2 = AMPP_FUNCTION(!EB1_\buffer_manager:segment_shift_var, !Q1_irf_reg[3][2], !X1_current_segment_delayed[0], !X1_buffer_write_enable_delayed);


--SB1L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1 at MLABCELL_X8_Y7_N33
SB1L1 = AMPP_FUNCTION(!X1_buffer_write_enable_delayed, !Q1_irf_reg[3][2], !EB1_\buffer_manager:segment_shift_var, !X1_current_segment_delayed[0]);


--Z1_cells[1][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] at FF_X7_Y6_N5
--register power-up is low

Z1_cells[1][1] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[0], GND, SB1L2);


--Z1_cells[0][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] at FF_X8_Y6_N2
--register power-up is low

Z1_cells[0][1] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[0], GND, SB1L1);


--DB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at FF_X12_Y9_N55
--register power-up is low

DB1_dffs[1] = AMPP_FUNCTION(A1L6, DB1L4, !X1_reset_all, X1_trigger_setup_ena);


--CB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~0 at LABCELL_X7_Y8_N9
CB1L4 = AMPP_FUNCTION(!X1_condition_delay_reg[3], !Q1_irf_reg[3][1], !EB1_\buffer_manager:is_buffer_wrapped);


--DB2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] at FF_X12_Y9_N37
--register power-up is low

DB2_dffs[4] = AMPP_FUNCTION(A1L6, DB2L9, !X1_reset_all, X1_trigger_setup_ena);


--XB1_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff at FF_X12_Y9_N47
--register power-up is low

XB1_holdff = AMPP_FUNCTION(A1L40, D1_acq_trigger_in_reg[1], GND);


--DB2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] at FF_X12_Y9_N40
--register power-up is low

DB2_dffs[3] = AMPP_FUNCTION(A1L6, DB2L7, !X1_reset_all, X1_trigger_setup_ena);


--DB2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] at FF_X7_Y5_N41
--register power-up is low

DB2_dffs[5] = AMPP_FUNCTION(A1L6, A1L7, !X1_reset_all, GND, X1_trigger_setup_ena);


--XB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 at LABCELL_X12_Y9_N45
XB1L2 = AMPP_FUNCTION(!DB2_dffs[5], !XB1_holdff, !DB2_dffs[4], !D1_acq_trigger_in_reg[1], !DB2_dffs[3]);


--DB2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at FF_X19_Y10_N22
--register power-up is low

DB2_dffs[1] = AMPP_FUNCTION(A1L6, DB2L4, !X1_reset_all, X1_trigger_setup_ena);


--XB2_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff at FF_X19_Y10_N26
--register power-up is low

XB2_holdff = AMPP_FUNCTION(A1L40, D1_acq_trigger_in_reg[0], GND);


--DB2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at FF_X19_Y10_N19
--register power-up is low

DB2_dffs[0] = AMPP_FUNCTION(A1L6, DB2_dffs[1], !X1_reset_all, GND, X1_trigger_setup_ena);


--DB2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at FF_X12_Y9_N38
--register power-up is low

DB2_dffs[2] = AMPP_FUNCTION(A1L6, DB2_dffs[3], !X1_reset_all, GND, X1_trigger_setup_ena);


--XB2L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 at LABCELL_X19_Y10_N27
XB2L2 = AMPP_FUNCTION(!DB2_dffs[0], !DB2_dffs[1], !XB2_holdff, !DB2_dffs[2], !D1_acq_trigger_in_reg[0]);


--DB3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] at FF_X12_Y9_N26
--register power-up is low

DB3_dffs[2] = AMPP_FUNCTION(A1L6, DB3_dffs[3], !X1_reset_all, GND, X1_trigger_setup_ena);


--DB4_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9] at FF_X7_Y9_N7
--register power-up is low

DB4_dffs[9] = AMPP_FUNCTION(A1L6, DB4L16, !X1_reset_all, X1_trigger_setup_ena);


--DB4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6] at FF_X7_Y9_N22
--register power-up is low

DB4_dffs[6] = AMPP_FUNCTION(A1L6, DB4L12, !X1_reset_all, X1_trigger_setup_ena);


--DB4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7] at FF_X7_Y9_N25
--register power-up is low

DB4_dffs[7] = AMPP_FUNCTION(A1L6, DB4_dffs[8], !X1_reset_all, GND, X1_trigger_setup_ena);


--DB4_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8] at FF_X7_Y9_N28
--register power-up is low

DB4_dffs[8] = AMPP_FUNCTION(A1L6, DB4_dffs[9], !X1_reset_all, GND, X1_trigger_setup_ena);


--DB4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4] at FF_X7_Y9_N16
--register power-up is low

DB4_dffs[4] = AMPP_FUNCTION(A1L6, DB4_dffs[5], !X1_reset_all, GND, X1_trigger_setup_ena);


--DB4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5] at FF_X7_Y9_N19
--register power-up is low

DB4_dffs[5] = AMPP_FUNCTION(A1L6, DB4L10, !X1_reset_all, X1_trigger_setup_ena);


--X1_condition_delay_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] at FF_X9_Y5_N17
--register power-up is low

X1_condition_delay_reg[1] = AMPP_FUNCTION(A1L40, X1_condition_delay_reg[0], GND);


--DB8_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4] at FF_X7_Y5_N22
--register power-up is low

DB8_dffs[4] = AMPP_FUNCTION(A1L6, DB8L5, X1L2375);


--DB8L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~3 at LABCELL_X7_Y5_N42
DB8L4 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !DB8_dffs[4]);


--R1L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~12 at LABCELL_X9_Y5_N6
R1L29 = AMPP_FUNCTION(!D1L1670, !D1L1671, !R1L3Q, !R1_word_counter[1], !D1L1671, !D1L1670);


--R1L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~13 at LABCELL_X9_Y5_N3
R1L30 = AMPP_FUNCTION(!R1L3Q, !D1L1671, !D1L1671, !R1_word_counter[1], !D1L1671, !D1L1670);


--R1L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~14 at LABCELL_X9_Y5_N24
R1L31 = AMPP_FUNCTION(!R1L18, !R1L17, !R1L29, !A1L7, !R1L30);


--X1L2329 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0 at MLABCELL_X8_Y6_N3
X1L2329 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[4], !K1_splitter_nodes_receive_2[3], !S1_state[3]);


--Y1_status_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset at MLABCELL_X8_Y6_N21
Y1_status_buf_read_reset = AMPP_FUNCTION(!Q1_irf_reg[3][7], !X1_reset_all, !X1L2329, !Q1_irf_reg[3][1]);


--MB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual at MLABCELL_X8_Y6_N15
MB1_cout_actual = AMPP_FUNCTION(!MB1L4, !MB1_counter_reg_bit[0]);


--Y1L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 at MLABCELL_X8_Y6_N51
Y1L6 = AMPP_FUNCTION(!KB1_counter_reg_bit[1], !KB1_counter_reg_bit[0], !KB1_counter_reg_bit[3], !KB1_counter_reg_bit[2], !KB1_counter_reg_bit[4]);


--X1_last_trigger_address_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0] at FF_X8_Y6_N25
--register power-up is low

X1_last_trigger_address_delayed[0] = AMPP_FUNCTION(A1L40, EB1_\buffer_manager:last_trigger_address_var[0], GND);


--Z1_cells[1][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] at FF_X9_Y6_N11
--register power-up is low

Z1_cells[1][2] = AMPP_FUNCTION(A1L40, Z1L37, SB1L2);


--Z1_cells[0][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] at FF_X10_Y6_N28
--register power-up is low

Z1_cells[0][2] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[1], GND, SB1L1);


--DB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at FF_X12_Y9_N19
--register power-up is low

DB1_dffs[2] = AMPP_FUNCTION(A1L6, DB1L6, !X1_reset_all, X1_trigger_setup_ena);


--DB3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] at FF_X12_Y9_N13
--register power-up is low

DB3_dffs[3] = AMPP_FUNCTION(A1L6, DB3L7, !X1_reset_all, X1_trigger_setup_ena);


--X1_condition_delay_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] at FF_X12_Y8_N49
--register power-up is low

X1_condition_delay_reg[0] = AMPP_FUNCTION(A1L40, X1L2324);


--DB8_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5] at FF_X7_Y5_N47
--register power-up is low

DB8_dffs[5] = AMPP_FUNCTION(A1L6, DB8L6, X1L2375);


--DB8L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4 at LABCELL_X7_Y5_N21
DB8L5 = AMPP_FUNCTION(!DB8_dffs[5], !X1L2373, !X1_current_segment_delayed[0]);


--X1_last_trigger_address_delayed[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1] at FF_X9_Y6_N13
--register power-up is low

X1_last_trigger_address_delayed[1] = AMPP_FUNCTION(A1L40, X1L2337);


--Z1_cells[1][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] at FF_X9_Y6_N19
--register power-up is low

Z1_cells[1][3] = AMPP_FUNCTION(A1L40, Z1L39, SB1L2);


--Z1_cells[0][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] at FF_X10_Y6_N19
--register power-up is low

Z1_cells[0][3] = AMPP_FUNCTION(A1L40, Z1L7, SB1L1);


--DB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at FF_X12_Y9_N22
--register power-up is low

DB1_dffs[3] = AMPP_FUNCTION(A1L6, DB1L8, !X1_reset_all, X1_trigger_setup_ena);


--DB3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] at FF_X12_Y9_N16
--register power-up is low

DB3_dffs[4] = AMPP_FUNCTION(A1L6, DB3L9, !X1_reset_all, X1_trigger_setup_ena);


--DB8_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6] at FF_X7_Y5_N50
--register power-up is low

DB8_dffs[6] = AMPP_FUNCTION(A1L6, DB8L7, X1L2375);


--DB8L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5 at LABCELL_X7_Y5_N45
DB8L6 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !Q1_virtual_ir_scan_reg, !S1_state[3], !K1_splitter_nodes_receive_2[3], !DB8_dffs[6]);


--X1_last_trigger_address_delayed[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2] at FF_X9_Y6_N17
--register power-up is low

X1_last_trigger_address_delayed[2] = AMPP_FUNCTION(A1L40, X1L2340);


--Z1_cells[1][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] at FF_X9_Y6_N23
--register power-up is low

Z1_cells[1][4] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[3], GND, SB1L2);


--Z1_cells[0][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] at FF_X10_Y6_N22
--register power-up is low

Z1_cells[0][4] = AMPP_FUNCTION(A1L40, Z1L9, SB1L1);


--DB3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] at FF_X12_Y9_N7
--register power-up is low

DB3_dffs[5] = AMPP_FUNCTION(A1L6, DB3L11, !X1_reset_all, X1_trigger_setup_ena);


--BB1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~2 at MLABCELL_X6_Y3_N39
BB1L19 = AMPP_FUNCTION(!X1L2452, !Q1_irf_reg[3][9], !X1L2450, !X1_tdo_crc_val_shift_reg[0], !BB1_lfsr[6], !BB1_lfsr[0]);


--DB8_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7] at FF_X7_Y5_N52
--register power-up is low

DB8_dffs[7] = AMPP_FUNCTION(A1L6, DB8L8, X1L2375);


--DB8L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6 at LABCELL_X7_Y5_N48
DB8L7 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !DB8_dffs[7]);


--X1_last_trigger_address_delayed[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3] at FF_X9_Y6_N25
--register power-up is low

X1_last_trigger_address_delayed[3] = AMPP_FUNCTION(A1L40, X1L2342);


--Z1_cells[1][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] at FF_X9_Y6_N43
--register power-up is low

Z1_cells[1][5] = AMPP_FUNCTION(A1L40, Z1L42, SB1L2);


--Z1_cells[0][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] at FF_X10_Y6_N4
--register power-up is low

Z1_cells[0][5] = AMPP_FUNCTION(A1L40, Z1L11, SB1L1);


--DB3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] at FF_X12_Y9_N10
--register power-up is low

DB3_dffs[6] = AMPP_FUNCTION(A1L6, DB3_dffs[7], !X1_reset_all, GND, X1_trigger_setup_ena);


--DB8_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8] at FF_X7_Y5_N31
--register power-up is low

DB8_dffs[8] = AMPP_FUNCTION(A1L6, DB8L9, X1L2375);


--DB8L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7 at LABCELL_X7_Y5_N51
DB8L8 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !Q1_virtual_ir_scan_reg, !S1_state[3], !K1_splitter_nodes_receive_2[3], !DB8_dffs[8]);


--X1_last_trigger_address_delayed[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4] at FF_X9_Y6_N28
--register power-up is low

X1_last_trigger_address_delayed[4] = AMPP_FUNCTION(A1L40, X1L2344);


--Z1_cells[1][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] at FF_X9_Y6_N46
--register power-up is low

Z1_cells[1][6] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[5], GND, SB1L2);


--Z1_cells[0][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] at FF_X10_Y6_N7
--register power-up is low

Z1_cells[0][6] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[5], GND, SB1L1);


--DB3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] at FF_X12_Y9_N49
--register power-up is low

DB3_dffs[7] = AMPP_FUNCTION(A1L6, DB3L14, !X1_reset_all, X1_trigger_setup_ena);


--DB8_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9] at FF_X7_Y5_N34
--register power-up is low

DB8_dffs[9] = AMPP_FUNCTION(A1L6, DB8L10, X1L2375);


--DB8L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8 at LABCELL_X7_Y5_N30
DB8L9 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !DB8_dffs[9]);


--X1_last_trigger_address_delayed[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5] at FF_X9_Y6_N49
--register power-up is low

X1_last_trigger_address_delayed[5] = AMPP_FUNCTION(A1L40, X1L2346);


--Z1_cells[1][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] at FF_X9_Y6_N55
--register power-up is low

Z1_cells[1][7] = AMPP_FUNCTION(A1L40, Z1L45, SB1L2);


--Z1_cells[0][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] at FF_X10_Y6_N10
--register power-up is low

Z1_cells[0][7] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[6], GND, SB1L1);


--DB3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] at FF_X12_Y9_N52
--register power-up is low

DB3_dffs[8] = AMPP_FUNCTION(A1L6, DB3L16, !X1_reset_all, X1_trigger_setup_ena);


--DB8_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10] at FF_X7_Y5_N13
--register power-up is low

DB8_dffs[10] = AMPP_FUNCTION(A1L6, DB8L11, X1L2375);


--DB8L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9 at LABCELL_X7_Y5_N33
DB8L10 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !Q1_virtual_ir_scan_reg, !S1_state[3], !K1_splitter_nodes_receive_2[3], !DB8_dffs[10]);


--X1_last_trigger_address_delayed[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6] at FF_X9_Y6_N53
--register power-up is low

X1_last_trigger_address_delayed[6] = AMPP_FUNCTION(A1L40, X1L2348);


--Z1_cells[1][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] at FF_X9_Y6_N59
--register power-up is low

Z1_cells[1][8] = AMPP_FUNCTION(A1L40, X1_last_trigger_address_delayed[7], GND, SB1L2);


--Z1_cells[0][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] at FF_X10_Y6_N13
--register power-up is low

Z1_cells[0][8] = AMPP_FUNCTION(A1L40, Z1L15, SB1L1);


--DB3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] at FF_X12_Y9_N28
--register power-up is low

DB3_dffs[9] = AMPP_FUNCTION(A1L6, DB3L18, !X1_reset_all, X1_trigger_setup_ena);


--DB8_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11] at FF_X7_Y5_N16
--register power-up is low

DB8_dffs[11] = AMPP_FUNCTION(A1L6, DB8L12, X1L2375);


--DB8L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10 at LABCELL_X7_Y5_N12
DB8L11 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !DB8_dffs[11]);


--X1_last_trigger_address_delayed[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7] at FF_X9_Y6_N37
--register power-up is low

X1_last_trigger_address_delayed[7] = AMPP_FUNCTION(A1L40, EB1_\buffer_manager:last_trigger_address_var[7], GND);


--Z1_cells[1][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] at FF_X9_Y6_N31
--register power-up is low

Z1_cells[1][9] = AMPP_FUNCTION(A1L40, Z1L48, SB1L2);


--Z1_cells[0][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] at FF_X10_Y6_N25
--register power-up is low

Z1_cells[0][9] = AMPP_FUNCTION(A1L40, Z1L17, SB1L1);


--DB8_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12] at FF_X7_Y5_N55
--register power-up is low

DB8_dffs[12] = AMPP_FUNCTION(A1L6, DB8L13, X1L2375);


--DB8L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11 at LABCELL_X7_Y5_N15
DB8L12 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !Q1_virtual_ir_scan_reg, !S1_state[3], !K1_splitter_nodes_receive_2[3], !DB8_dffs[12]);


--X1_last_trigger_address_delayed[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8] at FF_X9_Y6_N41
--register power-up is low

X1_last_trigger_address_delayed[8] = AMPP_FUNCTION(A1L40, X1L2352);


--Z1_cells[1][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] at FF_X9_Y6_N34
--register power-up is low

Z1_cells[1][10] = AMPP_FUNCTION(A1L40, Z1L50, SB1L2);


--Z1_cells[0][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] at FF_X10_Y6_N1
--register power-up is low

Z1_cells[0][10] = AMPP_FUNCTION(A1L40, Z1L19, SB1L1);


--X1_tdo_crc_val_shift_reg[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13] at FF_X7_Y3_N4
--register power-up is low

X1_tdo_crc_val_shift_reg[13] = AMPP_FUNCTION(A1L6, X1L2443, X1L2414);


--DB8_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13] at FF_X7_Y5_N58
--register power-up is low

DB8_dffs[13] = AMPP_FUNCTION(A1L6, DB8L14, X1L2375);


--DB8L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12 at LABCELL_X7_Y5_N54
DB8L13 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !DB8_dffs[13]);


--X1_last_trigger_address_delayed[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9] at FF_X10_Y6_N32
--register power-up is low

X1_last_trigger_address_delayed[9] = AMPP_FUNCTION(A1L40, X1L2354);


--Z1_cells[1][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] at FF_X11_Y6_N38
--register power-up is low

Z1_cells[1][11] = AMPP_FUNCTION(A1L40, Z1L52, SB1L2);


--Z1_cells[0][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] at FF_X10_Y6_N16
--register power-up is low

Z1_cells[0][11] = AMPP_FUNCTION(A1L40, Z1L21, SB1L1);


--BB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~3 at MLABCELL_X6_Y3_N6
BB1L20 = AMPP_FUNCTION(!X1L2452, !Q1_irf_reg[3][9], !X1_tdo_crc_val_shift_reg[0], !X1L2450, !BB1_lfsr[0]);


--X1_tdo_crc_val_shift_reg[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14] at FF_X7_Y3_N10
--register power-up is low

X1_tdo_crc_val_shift_reg[14] = AMPP_FUNCTION(A1L6, X1L2444, X1L2414);


--X1L2443 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~1 at LABCELL_X7_Y3_N3
X1L2443 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !X1_tdo_crc_val_shift_reg[14], !S1_state[3]);


--DB8_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14] at FF_X7_Y5_N25
--register power-up is low

DB8_dffs[14] = AMPP_FUNCTION(A1L6, DB8L15, X1L2375);


--DB8L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~13 at LABCELL_X7_Y5_N57
DB8L14 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !Q1_virtual_ir_scan_reg, !S1_state[3], !K1_splitter_nodes_receive_2[3], !DB8_dffs[14]);


--X1_buffer_write_address_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0] at FF_X8_Y9_N10
--register power-up is low

X1_buffer_write_address_delayed[0] = AMPP_FUNCTION(A1L40, EB1_\buffer_manager:next_address[0], GND);


--Z1_cells[1][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] at FF_X11_Y6_N41
--register power-up is low

Z1_cells[1][12] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[1], GND, SB1L2);


--Z1_cells[0][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] at FF_X10_Y6_N37
--register power-up is low

Z1_cells[0][12] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[1], GND, SB1L1);


--X1_tdo_crc_val_shift_reg[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15] at FF_X7_Y3_N8
--register power-up is low

X1_tdo_crc_val_shift_reg[15] = AMPP_FUNCTION(A1L6, X1L2445, X1L2414);


--X1L2444 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~2 at LABCELL_X7_Y3_N9
X1L2444 = AMPP_FUNCTION(!S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !X1_tdo_crc_val_shift_reg[15]);


--DB8_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15] at FF_X7_Y5_N28
--register power-up is low

DB8_dffs[15] = AMPP_FUNCTION(A1L6, DB8L16, X1L2375);


--DB8L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14 at LABCELL_X7_Y5_N24
DB8L15 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !DB8_dffs[15]);


--X1_buffer_write_address_delayed[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1] at FF_X9_Y7_N13
--register power-up is low

X1_buffer_write_address_delayed[1] = AMPP_FUNCTION(A1L40, X1L2303);


--Z1_cells[1][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] at FF_X11_Y6_N32
--register power-up is low

Z1_cells[1][13] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[2], GND, SB1L2);


--Z1_cells[0][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] at FF_X10_Y6_N40
--register power-up is low

Z1_cells[0][13] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[2], GND, SB1L1);


--X1L2445 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~3 at LABCELL_X7_Y3_N6
X1L2445 = AMPP_FUNCTION(!S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_2[3], !A1L7);


--DB8_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16] at FF_X7_Y5_N8
--register power-up is low

DB8_dffs[16] = AMPP_FUNCTION(A1L6, DB8L17, X1L2375);


--DB8L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~15 at LABCELL_X7_Y5_N27
DB8L16 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !Q1_virtual_ir_scan_reg, !S1_state[3], !K1_splitter_nodes_receive_2[3], !DB8_dffs[16]);


--X1_buffer_write_address_delayed[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2] at FF_X10_Y6_N34
--register power-up is low

X1_buffer_write_address_delayed[2] = AMPP_FUNCTION(A1L40, X1L2305);


--Z1_cells[1][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] at FF_X11_Y6_N35
--register power-up is low

Z1_cells[1][14] = AMPP_FUNCTION(A1L40, Z1L56, SB1L2);


--Z1_cells[0][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] at FF_X10_Y6_N43
--register power-up is low

Z1_cells[0][14] = AMPP_FUNCTION(A1L40, Z1L25, SB1L1);


--DB8L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16 at LABCELL_X7_Y5_N6
DB8L17 = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Q1_irf_reg[3][6], !K1_splitter_nodes_receive_2[3], !Q1_virtual_ir_scan_reg, !S1_state[3], !A1L7);


--X1_buffer_write_address_delayed[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3] at FF_X10_Y7_N49
--register power-up is low

X1_buffer_write_address_delayed[3] = AMPP_FUNCTION(A1L40, X1L2307);


--Z1_cells[1][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] at FF_X13_Y6_N32
--register power-up is low

Z1_cells[1][15] = AMPP_FUNCTION(A1L40, Z1L58, SB1L2);


--Z1_cells[0][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] at FF_X10_Y6_N46
--register power-up is low

Z1_cells[0][15] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[4], GND, SB1L1);


--X1_buffer_write_address_delayed[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4] at FF_X9_Y7_N31
--register power-up is low

X1_buffer_write_address_delayed[4] = AMPP_FUNCTION(A1L40, X1L2309);


--Z1_cells[1][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] at FF_X13_Y6_N35
--register power-up is low

Z1_cells[1][16] = AMPP_FUNCTION(A1L40, Z1L60, SB1L2);


--Z1_cells[0][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] at FF_X10_Y6_N2
--register power-up is low

Z1_cells[0][16] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[5], GND, SB1L1);


--X1_buffer_write_address_delayed[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5] at FF_X9_Y7_N25
--register power-up is low

X1_buffer_write_address_delayed[5] = AMPP_FUNCTION(A1L40, X1L2311);


--Z1_cells[1][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] at FF_X13_Y6_N26
--register power-up is low

Z1_cells[1][17] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[6], GND, SB1L2);


--Z1_cells[0][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] at FF_X10_Y6_N44
--register power-up is low

Z1_cells[0][17] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[6], GND, SB1L1);


--X1_buffer_write_address_delayed[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6] at FF_X9_Y7_N56
--register power-up is low

X1_buffer_write_address_delayed[6] = AMPP_FUNCTION(A1L40, EB1_\buffer_manager:next_address[6], GND);


--Z1_cells[1][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] at FF_X13_Y6_N58
--register power-up is low

Z1_cells[1][18] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[7], GND, SB1L2);


--Z1_cells[0][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] at FF_X10_Y6_N5
--register power-up is low

Z1_cells[0][18] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[7], GND, SB1L1);


--DB7_dffs[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] at FF_X8_Y6_N55
--register power-up is low

DB7_dffs[20] = AMPP_FUNCTION(A1L6, DB7L1, !X1_reset_all);


--X1_buffer_write_address_delayed[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7] at FF_X9_Y7_N49
--register power-up is low

X1_buffer_write_address_delayed[7] = AMPP_FUNCTION(A1L40, EB1L30Q, GND);


--Z1_cells[1][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] at FF_X13_Y6_N56
--register power-up is low

Z1_cells[1][19] = AMPP_FUNCTION(A1L40, Z1L64, SB1L2);


--Z1_cells[0][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] at FF_X10_Y6_N47
--register power-up is low

Z1_cells[0][19] = AMPP_FUNCTION(A1L40, Z1L31, SB1L1);


--DB7L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~0 at MLABCELL_X8_Y6_N54
DB7L1 = AMPP_FUNCTION(!S1_state[4], !Z1_xq[20], !K1_splitter_nodes_receive_2[3], !Q1_irf_reg[3][7], !Q1_virtual_ir_scan_reg, !Y1L7);


--Y1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 at LABCELL_X7_Y6_N6
Y1L3 = AMPP_FUNCTION(!GB1_counter_reg_bit[3], !GB1_counter_reg_bit[5], !GB1_counter_reg_bit[8], !GB1_counter_reg_bit[4], !GB1_counter_reg_bit[7], !GB1_counter_reg_bit[6]);


--Y1L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 at LABCELL_X7_Y6_N18
Y1L5 = AMPP_FUNCTION(!GB1_counter_reg_bit[2], !GB1_counter_reg_bit[0], !GB1_counter_reg_bit[1]);


--Y1_ram_shift_load is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load at LABCELL_X7_Y6_N24
Y1_ram_shift_load = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[4], !Y1L5, !Y1L3, !K1_splitter_nodes_receive_2[3], !Q1_irf_reg[3][4]);


--X1_buffer_write_address_delayed[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8] at FF_X9_Y7_N43
--register power-up is low

X1_buffer_write_address_delayed[8] = AMPP_FUNCTION(A1L40, EB1_\buffer_manager:next_address[8], GND);


--Z1_cells[1][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] at FF_X9_Y6_N7
--register power-up is low

Z1_cells[1][20] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[9], GND, SB1L2);


--Z1_cells[0][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] at FF_X10_Y6_N26
--register power-up is low

Z1_cells[0][20] = AMPP_FUNCTION(A1L40, X1_buffer_write_address_delayed[9], GND, SB1L1);


--X1_acq_data_in_pipe_reg[3][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0] at FF_X19_Y10_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][0] = AMPP_FUNCTION(A1L40, X1L1625);


--X1_buffer_write_address_delayed[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9] at FF_X9_Y10_N37
--register power-up is low

X1_buffer_write_address_delayed[9] = AMPP_FUNCTION(A1L40, EB1_\buffer_manager:next_address[9], GND);


--Y1_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena at LABCELL_X7_Y6_N15
Y1_offload_shift_ena = AMPP_FUNCTION(!K1_splitter_nodes_receive_2[3], !Q1_irf_reg[3][4], !S1_state[4], !Q1_virtual_ir_scan_reg);


--GB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated|cout_actual at LABCELL_X7_Y6_N12
GB1_cout_actual = AMPP_FUNCTION(!Y1L5, !GB1L36, !Y1L3);


--X1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0] at FF_X19_Y10_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][0] = AMPP_FUNCTION(A1L40, X1L1098);


--Y1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset at MLABCELL_X8_Y6_N12
Y1_acq_buf_read_reset = AMPP_FUNCTION(!Q1_irf_reg[3][4], !X1L2329, !X1_reset_all, !Q1_irf_reg[3][1]);


--Y1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1 at LABCELL_X7_Y6_N21
Y1L4 = AMPP_FUNCTION(!GB1_counter_reg_bit[2], !GB1_counter_reg_bit[0], !GB1_counter_reg_bit[1]);


--Y1_read_pointer_counter_clk_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena at LABCELL_X7_Y6_N0
Y1_read_pointer_counter_clk_ena = AMPP_FUNCTION(!Q1_irf_reg[3][1], !Y1L3, !Y1L4, !Q1_irf_reg[3][4], !X1L2329, !X1_reset_all);


--X1_acq_data_in_pipe_reg[3][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1] at FF_X15_Y7_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][1] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][1], GND);


--X1_acq_data_in_pipe_reg[1][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0] at FF_X19_Y10_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][0] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][0], GND);


--X1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1] at FF_X15_Y7_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][1] = AMPP_FUNCTION(A1L40, X1L1100);


--X1_acq_data_in_pipe_reg[3][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2] at FF_X19_Y9_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][2] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][2], GND);


--X1_acq_data_in_pipe_reg[0][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0] at FF_X19_Y10_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][0] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[0], GND);


--X1_acq_data_in_pipe_reg[1][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1] at FF_X15_Y7_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][1] = AMPP_FUNCTION(A1L40, X1L549);


--X1_acq_data_in_pipe_reg[2][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2] at FF_X19_Y9_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][2] = AMPP_FUNCTION(A1L40, X1L1102);


--X1_acq_data_in_pipe_reg[3][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3] at FF_X19_Y9_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][3] = AMPP_FUNCTION(A1L40, X1L1629);


--X1_acq_data_in_pipe_reg[0][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1] at FF_X15_Y7_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][1] = AMPP_FUNCTION(A1L40, X1L8);


--X1_acq_data_in_pipe_reg[1][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2] at FF_X19_Y9_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][2] = AMPP_FUNCTION(A1L40, X1L551);


--X1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3] at FF_X19_Y9_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][3] = AMPP_FUNCTION(A1L40, X1L1104);


--X1_acq_data_in_pipe_reg[3][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4] at FF_X17_Y8_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][4] = AMPP_FUNCTION(A1L40, X1L1631);


--X1_acq_data_in_pipe_reg[0][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2] at FF_X19_Y9_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][2] = AMPP_FUNCTION(A1L40, X1L10);


--X1_acq_data_in_pipe_reg[1][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3] at FF_X19_Y9_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][3] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][3], GND);


--X1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4] at FF_X17_Y8_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][4] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][4], GND);


--X1_acq_data_in_pipe_reg[3][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5] at FF_X15_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][5] = AMPP_FUNCTION(A1L40, X1L1633);


--X1_acq_data_in_pipe_reg[0][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3] at FF_X19_Y9_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][3] = AMPP_FUNCTION(A1L40, X1L12);


--X1_acq_data_in_pipe_reg[1][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4] at FF_X17_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][4] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][4], GND);


--X1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5] at FF_X15_Y8_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][5] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][5], GND);


--X1_acq_data_in_pipe_reg[3][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6] at FF_X16_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][6] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][6], GND);


--X1_acq_data_in_pipe_reg[0][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4] at FF_X17_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][4] = AMPP_FUNCTION(A1L40, X1L14);


--X1_acq_data_in_pipe_reg[1][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5] at FF_X19_Y9_N43
--register power-up is low

X1_acq_data_in_pipe_reg[1][5] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][5], GND);


--X1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6] at FF_X17_Y8_N13
--register power-up is low

X1_acq_data_in_pipe_reg[2][6] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][6], GND);


--X1_acq_data_in_pipe_reg[3][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7] at FF_X12_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][7] = AMPP_FUNCTION(A1L40, X1L1636);


--X1_acq_data_in_pipe_reg[0][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5] at FF_X19_Y9_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][5] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[5], GND);


--X1_acq_data_in_pipe_reg[1][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6] at FF_X17_Y8_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][6] = AMPP_FUNCTION(A1L40, X1L556);


--X1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7] at FF_X12_Y8_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][7] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][7], GND);


--X1_acq_data_in_pipe_reg[3][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8] at FF_X23_Y12_N49
--register power-up is low

X1_acq_data_in_pipe_reg[3][8] = AMPP_FUNCTION(A1L40, X1L1638);


--X1_acq_data_in_pipe_reg[0][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6] at FF_X17_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][6] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[6], GND);


--X1_acq_data_in_pipe_reg[1][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7] at FF_X12_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][7] = AMPP_FUNCTION(A1L40, X1L558);


--X1_acq_data_in_pipe_reg[2][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8] at FF_X23_Y12_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][8] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][8], GND);


--X1_acq_data_in_pipe_reg[3][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9] at FF_X16_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][9] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][9], GND);


--X1_acq_data_in_pipe_reg[0][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7] at FF_X12_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][7] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[7], GND);


--X1_acq_data_in_pipe_reg[1][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8] at FF_X23_Y12_N37
--register power-up is low

X1_acq_data_in_pipe_reg[1][8] = AMPP_FUNCTION(A1L40, X1L560);


--X1_acq_data_in_pipe_reg[2][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9] at FF_X16_Y8_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][9] = AMPP_FUNCTION(A1L40, X1L1111);


--X1_acq_data_in_pipe_reg[3][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10] at FF_X16_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][10] = AMPP_FUNCTION(A1L40, X1L1641);


--X1_acq_data_in_pipe_reg[0][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8] at FF_X23_Y12_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][8] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[8], GND);


--X1_acq_data_in_pipe_reg[1][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9] at FF_X16_Y8_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][9] = AMPP_FUNCTION(A1L40, X1L562);


--X1_acq_data_in_pipe_reg[2][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10] at FF_X16_Y8_N19
--register power-up is low

X1_acq_data_in_pipe_reg[2][10] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][10], GND);


--X1_acq_data_in_pipe_reg[3][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11] at FF_X12_Y8_N7
--register power-up is low

X1_acq_data_in_pipe_reg[3][11] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][11], GND);


--X1_acq_data_in_pipe_reg[0][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9] at FF_X16_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][9] = AMPP_FUNCTION(A1L40, X1L20);


--X1_acq_data_in_pipe_reg[1][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10] at FF_X16_Y8_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][10] = AMPP_FUNCTION(A1L40, X1L564);


--X1_acq_data_in_pipe_reg[2][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11] at FF_X12_Y8_N10
--register power-up is low

X1_acq_data_in_pipe_reg[2][11] = AMPP_FUNCTION(A1L40, X1L1114);


--X1_acq_data_in_pipe_reg[3][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12] at FF_X16_Y8_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][12] = AMPP_FUNCTION(A1L40, X1L1644);


--X1_acq_data_in_pipe_reg[0][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10] at FF_X16_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][10] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[10], GND);


--X1_acq_data_in_pipe_reg[1][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11] at FF_X12_Y8_N31
--register power-up is low

X1_acq_data_in_pipe_reg[1][11] = AMPP_FUNCTION(A1L40, X1L566);


--X1_acq_data_in_pipe_reg[2][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12] at FF_X16_Y8_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][12] = AMPP_FUNCTION(A1L40, X1L1116);


--X1_acq_data_in_pipe_reg[3][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13] at FF_X15_Y7_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][13] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][13], GND);


--X1_acq_data_in_pipe_reg[0][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11] at FF_X12_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][11] = AMPP_FUNCTION(A1L40, X1L23);


--X1_acq_data_in_pipe_reg[1][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12] at FF_X16_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][12] = AMPP_FUNCTION(A1L40, X1L568);


--X1_acq_data_in_pipe_reg[2][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13] at FF_X15_Y7_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][13] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][13], GND);


--X1_acq_data_in_pipe_reg[3][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14] at FF_X17_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][14] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][14], GND);


--X1_acq_data_in_pipe_reg[0][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12] at FF_X16_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][12] = AMPP_FUNCTION(A1L40, X1L25);


--X1_acq_data_in_pipe_reg[1][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13] at FF_X15_Y7_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][13] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][13], GND);


--X1_acq_data_in_pipe_reg[2][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14] at FF_X17_Y8_N1
--register power-up is low

X1_acq_data_in_pipe_reg[2][14] = AMPP_FUNCTION(A1L40, X1L1119);


--X1_acq_data_in_pipe_reg[3][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15] at FF_X17_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][15] = AMPP_FUNCTION(A1L40, X1L1648);


--X1_acq_data_in_pipe_reg[0][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13] at FF_X15_Y7_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][13] = AMPP_FUNCTION(A1L40, X1L27);


--X1_acq_data_in_pipe_reg[1][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14] at FF_X17_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][14] = AMPP_FUNCTION(A1L40, X1L571);


--X1_acq_data_in_pipe_reg[2][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15] at FF_X17_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][15] = AMPP_FUNCTION(A1L40, X1L1121);


--X1_acq_data_in_pipe_reg[3][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16] at FF_X16_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][16] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][16], GND);


--X1_acq_data_in_pipe_reg[0][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14] at FF_X17_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][14] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[14], GND);


--X1_acq_data_in_pipe_reg[1][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15] at FF_X17_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][15] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][15], GND);


--X1_acq_data_in_pipe_reg[2][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16] at FF_X16_Y8_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][16] = AMPP_FUNCTION(A1L40, X1L1123);


--X1_acq_data_in_pipe_reg[3][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17] at FF_X10_Y5_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][17] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][17], GND);


--X1_acq_data_in_pipe_reg[0][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15] at FF_X17_Y8_N40
--register power-up is low

X1_acq_data_in_pipe_reg[0][15] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[15], GND);


--X1_acq_data_in_pipe_reg[1][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16] at FF_X16_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][16] = AMPP_FUNCTION(A1L40, X1L574);


--X1_acq_data_in_pipe_reg[2][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17] at FF_X10_Y5_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][17] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][17], GND);


--X1_acq_data_in_pipe_reg[3][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18] at FF_X15_Y6_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][18] = AMPP_FUNCTION(A1L40, X1L1652);


--X1_acq_data_in_pipe_reg[0][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16] at FF_X16_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][16] = AMPP_FUNCTION(A1L40, X1L31);


--X1_acq_data_in_pipe_reg[1][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17] at FF_X10_Y5_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][17] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][17], GND);


--X1_acq_data_in_pipe_reg[2][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18] at FF_X15_Y6_N13
--register power-up is low

X1_acq_data_in_pipe_reg[2][18] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][18], GND);


--X1_acq_data_in_pipe_reg[3][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19] at FF_X12_Y11_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][19] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][19], GND);


--X1_acq_data_in_pipe_reg[0][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17] at FF_X10_Y5_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][17] = AMPP_FUNCTION(A1L40, X1L33);


--X1_acq_data_in_pipe_reg[1][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18] at FF_X15_Y6_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][18] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][18], GND);


--X1_acq_data_in_pipe_reg[2][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19] at FF_X12_Y11_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][19] = AMPP_FUNCTION(A1L40, X1L1127);


--X1_acq_data_in_pipe_reg[3][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20] at FF_X15_Y9_N13
--register power-up is low

X1_acq_data_in_pipe_reg[3][20] = AMPP_FUNCTION(A1L40, X1L1655);


--X1_acq_data_in_pipe_reg[0][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18] at FF_X15_Y6_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][18] = AMPP_FUNCTION(A1L40, X1L35);


--X1_acq_data_in_pipe_reg[1][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19] at FF_X12_Y11_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][19] = AMPP_FUNCTION(A1L40, X1L578);


--X1_acq_data_in_pipe_reg[2][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20] at FF_X15_Y9_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][20] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][20], GND);


--X1_acq_data_in_pipe_reg[3][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21] at FF_X15_Y9_N52
--register power-up is low

X1_acq_data_in_pipe_reg[3][21] = AMPP_FUNCTION(A1L40, X1L1657);


--X1_acq_data_in_pipe_reg[0][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19] at FF_X12_Y11_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][19] = AMPP_FUNCTION(A1L40, X1L37);


--X1_acq_data_in_pipe_reg[1][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20] at FF_X15_Y9_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][20] = AMPP_FUNCTION(A1L40, X1L580);


--X1_acq_data_in_pipe_reg[2][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21] at FF_X15_Y9_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][21] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][21], GND);


--X1_acq_data_in_pipe_reg[3][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22] at FF_X15_Y9_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][22] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][22], GND);


--X1_acq_data_in_pipe_reg[0][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20] at FF_X15_Y9_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][20] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[20], GND);


--X1_acq_data_in_pipe_reg[1][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21] at FF_X15_Y9_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][21] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][21], GND);


--X1_acq_data_in_pipe_reg[2][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22] at FF_X15_Y9_N55
--register power-up is low

X1_acq_data_in_pipe_reg[2][22] = AMPP_FUNCTION(A1L40, X1L1131);


--X1_acq_data_in_pipe_reg[3][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23] at FF_X15_Y9_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][23] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][23], GND);


--X1_acq_data_in_pipe_reg[0][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21] at FF_X15_Y9_N10
--register power-up is low

X1_acq_data_in_pipe_reg[0][21] = AMPP_FUNCTION(A1L40, X1L40);


--X1_acq_data_in_pipe_reg[1][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22] at FF_X15_Y9_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][22] = AMPP_FUNCTION(A1L40, X1L583);


--X1_acq_data_in_pipe_reg[2][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23] at FF_X15_Y9_N40
--register power-up is low

X1_acq_data_in_pipe_reg[2][23] = AMPP_FUNCTION(A1L40, X1L1133);


--X1_acq_data_in_pipe_reg[3][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24] at FF_X15_Y10_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][24] = AMPP_FUNCTION(A1L40, X1L1661);


--X1_acq_data_in_pipe_reg[0][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22] at FF_X15_Y9_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][22] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[22], GND);


--X1_acq_data_in_pipe_reg[1][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23] at FF_X15_Y9_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][23] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][23], GND);


--X1_acq_data_in_pipe_reg[2][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24] at FF_X15_Y10_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][24] = AMPP_FUNCTION(A1L40, X1L1135);


--X1_acq_data_in_pipe_reg[3][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25] at FF_X13_Y14_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][25] = AMPP_FUNCTION(A1L40, X1L1663);


--X1_acq_data_in_pipe_reg[0][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23] at FF_X15_Y9_N37
--register power-up is low

X1_acq_data_in_pipe_reg[0][23] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[23], GND);


--X1_acq_data_in_pipe_reg[1][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24] at FF_X15_Y10_N28
--register power-up is low

X1_acq_data_in_pipe_reg[1][24] = AMPP_FUNCTION(A1L40, X1L586);


--X1_acq_data_in_pipe_reg[2][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25] at FF_X13_Y14_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][25] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][25], GND);


--X1_acq_data_in_pipe_reg[3][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26] at FF_X15_Y11_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][26] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][26], GND);


--X1_acq_data_in_pipe_reg[0][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24] at FF_X15_Y10_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][24] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[24], GND);


--X1_acq_data_in_pipe_reg[1][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25] at FF_X13_Y14_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][25] = AMPP_FUNCTION(A1L40, X1L588);


--X1_acq_data_in_pipe_reg[2][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26] at FF_X15_Y11_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][26] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][26], GND);


--X1_acq_data_in_pipe_reg[3][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27] at FF_X10_Y5_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][27] = AMPP_FUNCTION(A1L40, X1L1666);


--X1_acq_data_in_pipe_reg[0][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25] at FF_X13_Y14_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][25] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[25], GND);


--X1_acq_data_in_pipe_reg[1][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26] at FF_X15_Y11_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][26] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][26], GND);


--X1_acq_data_in_pipe_reg[2][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27] at FF_X10_Y5_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][27] = AMPP_FUNCTION(A1L40, X1L1139);


--X1_acq_data_in_pipe_reg[3][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28] at FF_X16_Y9_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][28] = AMPP_FUNCTION(A1L40, X1L1668);


--X1_acq_data_in_pipe_reg[0][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26] at FF_X15_Y11_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][26] = AMPP_FUNCTION(A1L40, X1L46);


--X1_acq_data_in_pipe_reg[1][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27] at FF_X10_Y5_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][27] = AMPP_FUNCTION(A1L40, X1L591);


--X1_acq_data_in_pipe_reg[2][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28] at FF_X16_Y9_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][28] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][28], GND);


--X1_acq_data_in_pipe_reg[3][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29] at FF_X12_Y8_N40
--register power-up is low

X1_acq_data_in_pipe_reg[3][29] = AMPP_FUNCTION(A1L40, X1L1670);


--X1_acq_data_in_pipe_reg[0][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27] at FF_X10_Y5_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][27] = AMPP_FUNCTION(A1L40, X1L48);


--X1_acq_data_in_pipe_reg[1][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28] at FF_X16_Y9_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][28] = AMPP_FUNCTION(A1L40, X1L593);


--X1_acq_data_in_pipe_reg[2][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29] at FF_X12_Y8_N16
--register power-up is low

X1_acq_data_in_pipe_reg[2][29] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][29], GND);


--X1_acq_data_in_pipe_reg[3][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30] at FF_X16_Y6_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][30] = AMPP_FUNCTION(A1L40, X1L1672);


--X1_acq_data_in_pipe_reg[0][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28] at FF_X16_Y9_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][28] = AMPP_FUNCTION(A1L40, X1L50);


--X1_acq_data_in_pipe_reg[1][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29] at FF_X12_Y8_N37
--register power-up is low

X1_acq_data_in_pipe_reg[1][29] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][29], GND);


--X1_acq_data_in_pipe_reg[2][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30] at FF_X16_Y6_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][30] = AMPP_FUNCTION(A1L40, X1L1143);


--X1_acq_data_in_pipe_reg[3][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31] at FF_X16_Y6_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][31] = AMPP_FUNCTION(A1L40, X1L1674);


--X1_acq_data_in_pipe_reg[0][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29] at FF_X12_Y8_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][29] = AMPP_FUNCTION(A1L40, X1L52);


--X1_acq_data_in_pipe_reg[1][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30] at FF_X16_Y6_N16
--register power-up is low

X1_acq_data_in_pipe_reg[1][30] = AMPP_FUNCTION(A1L40, X1L596);


--X1_acq_data_in_pipe_reg[2][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31] at FF_X16_Y6_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][31] = AMPP_FUNCTION(A1L40, X1L1145);


--X1_acq_data_in_pipe_reg[3][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32] at FF_X11_Y4_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][32] = AMPP_FUNCTION(A1L40, X1L1676);


--X1_acq_data_in_pipe_reg[0][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30] at FF_X16_Y6_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][30] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[30], GND);


--X1_acq_data_in_pipe_reg[1][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31] at FF_X16_Y6_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][31] = AMPP_FUNCTION(A1L40, X1L598);


--X1_acq_data_in_pipe_reg[2][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32] at FF_X11_Y4_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][32] = AMPP_FUNCTION(A1L40, X1L1147);


--X1_acq_data_in_pipe_reg[3][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33] at FF_X13_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][33] = AMPP_FUNCTION(A1L40, X1L1678);


--X1_acq_data_in_pipe_reg[0][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31] at FF_X16_Y6_N22
--register power-up is low

X1_acq_data_in_pipe_reg[0][31] = AMPP_FUNCTION(A1L40, X1L55);


--X1_acq_data_in_pipe_reg[1][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32] at FF_X11_Y4_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][32] = AMPP_FUNCTION(A1L40, X1L600);


--X1_acq_data_in_pipe_reg[2][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33] at FF_X13_Y8_N13
--register power-up is low

X1_acq_data_in_pipe_reg[2][33] = AMPP_FUNCTION(A1L40, X1L1149);


--X1_acq_data_in_pipe_reg[3][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34] at FF_X16_Y6_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][34] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][34], GND);


--X1_acq_data_in_pipe_reg[0][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32] at FF_X11_Y4_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][32] = AMPP_FUNCTION(A1L40, X1L57);


--X1_acq_data_in_pipe_reg[1][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33] at FF_X13_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][33] = AMPP_FUNCTION(A1L40, X1L602);


--X1_acq_data_in_pipe_reg[2][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34] at FF_X16_Y6_N49
--register power-up is low

X1_acq_data_in_pipe_reg[2][34] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][34], GND);


--X1_acq_data_in_pipe_reg[3][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35] at FF_X11_Y4_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][35] = AMPP_FUNCTION(A1L40, X1L1681);


--X1_acq_data_in_pipe_reg[0][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33] at FF_X13_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][33] = AMPP_FUNCTION(A1L40, X1L59);


--X1_acq_data_in_pipe_reg[1][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34] at FF_X16_Y6_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][34] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][34], GND);


--X1_acq_data_in_pipe_reg[2][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35] at FF_X11_Y4_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][35] = AMPP_FUNCTION(A1L40, X1L1152);


--X1_acq_data_in_pipe_reg[3][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36] at FF_X13_Y8_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][36] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][36], GND);


--X1_acq_data_in_pipe_reg[0][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34] at FF_X16_Y6_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][34] = AMPP_FUNCTION(A1L40, X1L61);


--X1_acq_data_in_pipe_reg[1][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35] at FF_X11_Y4_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][35] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][35], GND);


--X1_acq_data_in_pipe_reg[2][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36] at FF_X13_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][36] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][36], GND);


--X1_acq_data_in_pipe_reg[3][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37] at FF_X13_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][37] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][37], GND);


--X1_acq_data_in_pipe_reg[0][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35] at FF_X11_Y4_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][35] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[35], GND);


--X1_acq_data_in_pipe_reg[1][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36] at FF_X13_Y8_N1
--register power-up is low

X1_acq_data_in_pipe_reg[1][36] = AMPP_FUNCTION(A1L40, X1L606);


--X1_acq_data_in_pipe_reg[2][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37] at FF_X13_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][37] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][37], GND);


--X1_acq_data_in_pipe_reg[3][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38] at FF_X1_Y6_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][38] = AMPP_FUNCTION(A1L40, X1L1685);


--X1_acq_data_in_pipe_reg[0][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36] at FF_X13_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][36] = AMPP_FUNCTION(A1L40, X1L64);


--X1_acq_data_in_pipe_reg[1][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37] at FF_X13_Y8_N52
--register power-up is low

X1_acq_data_in_pipe_reg[1][37] = AMPP_FUNCTION(A1L40, X1L608);


--X1_acq_data_in_pipe_reg[2][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38] at FF_X1_Y6_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][38] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][38], GND);


--X1_acq_data_in_pipe_reg[3][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39] at FF_X8_Y6_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][39] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][39], GND);


--X1_acq_data_in_pipe_reg[0][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37] at FF_X13_Y8_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][37] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[37], GND);


--X1_acq_data_in_pipe_reg[1][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38] at FF_X1_Y6_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][38] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][38], GND);


--X1_acq_data_in_pipe_reg[2][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39] at FF_X1_Y6_N40
--register power-up is low

X1_acq_data_in_pipe_reg[2][39] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][39], GND);


--X1_acq_data_in_pipe_reg[3][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40] at FF_X8_Y8_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][40] = AMPP_FUNCTION(A1L40, X1L1688);


--X1_acq_data_in_pipe_reg[0][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38] at FF_X1_Y6_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][38] = AMPP_FUNCTION(A1L40, X1L67);


--X1_acq_data_in_pipe_reg[1][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39] at FF_X1_Y6_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][39] = AMPP_FUNCTION(A1L40, X1L611);


--X1_acq_data_in_pipe_reg[2][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40] at FF_X8_Y8_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][40] = AMPP_FUNCTION(A1L40, X1L1158);


--X1_acq_data_in_pipe_reg[3][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41] at FF_X10_Y5_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][41] = AMPP_FUNCTION(A1L40, X1L1690);


--X1_acq_data_in_pipe_reg[0][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39] at FF_X1_Y6_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][39] = AMPP_FUNCTION(A1L40, X1L69);


--X1_acq_data_in_pipe_reg[1][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40] at FF_X8_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][40] = AMPP_FUNCTION(A1L40, X1L613);


--X1_acq_data_in_pipe_reg[2][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41] at FF_X10_Y5_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][41] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][41], GND);


--X1_acq_data_in_pipe_reg[3][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42] at FF_X11_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][42] = AMPP_FUNCTION(A1L40, X1L1692);


--X1_acq_data_in_pipe_reg[0][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40] at FF_X8_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][40] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[40], GND);


--X1_acq_data_in_pipe_reg[1][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41] at FF_X10_Y5_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][41] = AMPP_FUNCTION(A1L40, X1L615);


--X1_acq_data_in_pipe_reg[2][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42] at FF_X11_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][42] = AMPP_FUNCTION(A1L40, X1L1161);


--X1_acq_data_in_pipe_reg[3][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43] at FF_X8_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][43] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][43], GND);


--X1_acq_data_in_pipe_reg[0][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41] at FF_X10_Y5_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][41] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[41], GND);


--X1_acq_data_in_pipe_reg[1][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42] at FF_X11_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][42] = AMPP_FUNCTION(A1L40, X1L617);


--X1_acq_data_in_pipe_reg[2][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43] at FF_X8_Y8_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][43] = AMPP_FUNCTION(A1L40, X1L1163);


--X1_acq_data_in_pipe_reg[3][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44] at FF_X18_Y9_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][44] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][44], GND);


--X1_acq_data_in_pipe_reg[0][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42] at FF_X11_Y8_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][42] = AMPP_FUNCTION(A1L40, X1L73);


--X1_acq_data_in_pipe_reg[1][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43] at FF_X8_Y8_N25
--register power-up is low

X1_acq_data_in_pipe_reg[1][43] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][43], GND);


--X1_acq_data_in_pipe_reg[2][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44] at FF_X18_Y9_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][44] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][44], GND);


--X1_acq_data_in_pipe_reg[3][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45] at FF_X11_Y8_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][45] = AMPP_FUNCTION(A1L40, X1L1696);


--X1_acq_data_in_pipe_reg[0][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43] at FF_X8_Y8_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][43] = AMPP_FUNCTION(A1L40, X1L75);


--X1_acq_data_in_pipe_reg[1][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44] at FF_X18_Y9_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][44] = AMPP_FUNCTION(A1L40, X1L620);


--X1_acq_data_in_pipe_reg[2][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45] at FF_X11_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][45] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][45], GND);


--X1_acq_data_in_pipe_reg[3][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46] at FF_X18_Y9_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][46] = AMPP_FUNCTION(A1L40, X1L1698);


--X1_acq_data_in_pipe_reg[0][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44] at FF_X18_Y9_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][44] = AMPP_FUNCTION(A1L40, X1L77);


--X1_acq_data_in_pipe_reg[1][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45] at FF_X12_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][45] = AMPP_FUNCTION(A1L40, X1L622);


--X1_acq_data_in_pipe_reg[2][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46] at FF_X18_Y9_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][46] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][46], GND);


--X1_acq_data_in_pipe_reg[3][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47] at FF_X8_Y8_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][47] = AMPP_FUNCTION(A1L40, X1L1700);


--X1_acq_data_in_pipe_reg[0][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45] at FF_X12_Y8_N58
--register power-up is low

X1_acq_data_in_pipe_reg[0][45] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[45], GND);


--X1_acq_data_in_pipe_reg[1][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46] at FF_X18_Y9_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][46] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][46], GND);


--X1_acq_data_in_pipe_reg[2][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47] at FF_X8_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][47] = AMPP_FUNCTION(A1L40, X1L1168);


--X1_acq_data_in_pipe_reg[3][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48] at FF_X10_Y5_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][48] = AMPP_FUNCTION(A1L40, X1L1702);


--X1_acq_data_in_pipe_reg[0][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46] at FF_X18_Y9_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][46] = AMPP_FUNCTION(A1L40, X1L80);


--X1_acq_data_in_pipe_reg[1][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47] at FF_X8_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][47] = AMPP_FUNCTION(A1L40, X1L625);


--X1_acq_data_in_pipe_reg[2][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48] at FF_X10_Y5_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][48] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][48], GND);


--X1_acq_data_in_pipe_reg[3][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49] at FF_X12_Y8_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][49] = AMPP_FUNCTION(A1L40, X1L1704);


--X1_acq_data_in_pipe_reg[0][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47] at FF_X8_Y8_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][47] = AMPP_FUNCTION(A1L40, X1L82);


--X1_acq_data_in_pipe_reg[1][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48] at FF_X10_Y5_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][48] = AMPP_FUNCTION(A1L40, X1L627);


--X1_acq_data_in_pipe_reg[2][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49] at FF_X12_Y8_N19
--register power-up is low

X1_acq_data_in_pipe_reg[2][49] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][49], GND);


--X1_acq_data_in_pipe_reg[3][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50] at FF_X15_Y2_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][50] = AMPP_FUNCTION(A1L40, X1L1706);


--X1_acq_data_in_pipe_reg[0][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48] at FF_X10_Y5_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][48] = AMPP_FUNCTION(A1L40, X1L84);


--X1_acq_data_in_pipe_reg[1][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49] at FF_X12_Y8_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][49] = AMPP_FUNCTION(A1L40, X1L629);


--X1_acq_data_in_pipe_reg[2][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50] at FF_X15_Y2_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][50] = AMPP_FUNCTION(A1L40, X1L1172);


--X1_acq_data_in_pipe_reg[3][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51] at FF_X1_Y6_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][51] = AMPP_FUNCTION(A1L40, X1L1708);


--X1_acq_data_in_pipe_reg[0][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49] at FF_X12_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][49] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[49], GND);


--X1_acq_data_in_pipe_reg[1][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50] at FF_X15_Y2_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][50] = AMPP_FUNCTION(A1L40, X1L631);


--X1_acq_data_in_pipe_reg[2][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51] at FF_X1_Y6_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][51] = AMPP_FUNCTION(A1L40, X1L1174);


--X1_acq_data_in_pipe_reg[3][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52] at FF_X4_Y2_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][52] = AMPP_FUNCTION(A1L40, X1L1710);


--X1_acq_data_in_pipe_reg[0][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50] at FF_X15_Y2_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][50] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[50], GND);


--X1_acq_data_in_pipe_reg[1][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51] at FF_X1_Y6_N28
--register power-up is low

X1_acq_data_in_pipe_reg[1][51] = AMPP_FUNCTION(A1L40, X1L633);


--X1_acq_data_in_pipe_reg[2][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52] at FF_X4_Y2_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][52] = AMPP_FUNCTION(A1L40, X1L1176);


--X1_acq_data_in_pipe_reg[3][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53] at FF_X2_Y8_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][53] = AMPP_FUNCTION(A1L40, X1L1712);


--X1_acq_data_in_pipe_reg[0][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51] at FF_X1_Y6_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][51] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[51], GND);


--X1_acq_data_in_pipe_reg[1][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52] at FF_X4_Y2_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][52] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][52], GND);


--X1_acq_data_in_pipe_reg[2][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53] at FF_X2_Y8_N58
--register power-up is low

X1_acq_data_in_pipe_reg[2][53] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][53], GND);


--X1_acq_data_in_pipe_reg[3][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54] at FF_X12_Y9_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][54] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][54], GND);


--X1_acq_data_in_pipe_reg[0][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52] at FF_X4_Y2_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][52] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[52], GND);


--X1_acq_data_in_pipe_reg[1][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53] at FF_X2_Y8_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][53] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][53], GND);


--X1_acq_data_in_pipe_reg[2][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54] at FF_X12_Y9_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][54] = AMPP_FUNCTION(A1L40, X1L1179);


--X1_acq_data_in_pipe_reg[3][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55] at FF_X4_Y4_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][55] = AMPP_FUNCTION(A1L40, X1L1715);


--X1_acq_data_in_pipe_reg[0][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53] at FF_X2_Y8_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][53] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[53], GND);


--X1_acq_data_in_pipe_reg[1][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54] at FF_X12_Y9_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][54] = AMPP_FUNCTION(A1L40, X1L637);


--X1_acq_data_in_pipe_reg[2][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55] at FF_X4_Y4_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][55] = AMPP_FUNCTION(A1L40, X1L1181);


--X1_acq_data_in_pipe_reg[3][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56] at FF_X15_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][56] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][56], GND);


--X1_acq_data_in_pipe_reg[0][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54] at FF_X12_Y9_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][54] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[54], GND);


--X1_acq_data_in_pipe_reg[1][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55] at FF_X4_Y4_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][55] = AMPP_FUNCTION(A1L40, X1L639);


--X1_acq_data_in_pipe_reg[2][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56] at FF_X15_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][56] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][56], GND);


--X1_acq_data_in_pipe_reg[3][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57] at FF_X16_Y6_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][57] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][57], GND);


--X1_acq_data_in_pipe_reg[0][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55] at FF_X1_Y2_N10
--register power-up is low

X1_acq_data_in_pipe_reg[0][55] = AMPP_FUNCTION(A1L40, X1L92);


--X1_acq_data_in_pipe_reg[1][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56] at FF_X15_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][56] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][56], GND);


--X1_acq_data_in_pipe_reg[2][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57] at FF_X16_Y6_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][57] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][57], GND);


--X1_acq_data_in_pipe_reg[3][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58] at FF_X4_Y4_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][58] = AMPP_FUNCTION(A1L40, X1L1719);


--X1_acq_data_in_pipe_reg[0][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56] at FF_X15_Y8_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][56] = AMPP_FUNCTION(A1L40, X1L94);


--X1_acq_data_in_pipe_reg[1][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57] at FF_X16_Y6_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][57] = AMPP_FUNCTION(A1L40, X1L642);


--X1_acq_data_in_pipe_reg[2][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58] at FF_X4_Y4_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][58] = AMPP_FUNCTION(A1L40, X1L1185);


--X1_acq_data_in_pipe_reg[3][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59] at FF_X15_Y13_N25
--register power-up is low

X1_acq_data_in_pipe_reg[3][59] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][59], GND);


--X1_acq_data_in_pipe_reg[0][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57] at FF_X16_Y6_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][57] = AMPP_FUNCTION(A1L40, X1L96);


--X1_acq_data_in_pipe_reg[1][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58] at FF_X4_Y4_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][58] = AMPP_FUNCTION(A1L40, X1L644);


--X1_acq_data_in_pipe_reg[2][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59] at FF_X15_Y13_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][59] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][59], GND);


--X1_acq_data_in_pipe_reg[3][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60] at FF_X9_Y7_N40
--register power-up is low

X1_acq_data_in_pipe_reg[3][60] = AMPP_FUNCTION(A1L40, X1L1722);


--X1_acq_data_in_pipe_reg[0][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58] at FF_X4_Y4_N13
--register power-up is low

X1_acq_data_in_pipe_reg[0][58] = AMPP_FUNCTION(A1L40, X1L98);


--X1_acq_data_in_pipe_reg[1][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59] at FF_X15_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][59] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][59], GND);


--X1_acq_data_in_pipe_reg[2][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60] at FF_X9_Y7_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][60] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][60], GND);


--X1_acq_data_in_pipe_reg[3][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61] at FF_X12_Y3_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][61] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][61], GND);


--X1_acq_data_in_pipe_reg[0][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59] at FF_X15_Y13_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][59] = AMPP_FUNCTION(A1L40, X1L100);


--X1_acq_data_in_pipe_reg[1][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60] at FF_X9_Y7_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][60] = AMPP_FUNCTION(A1L40, X1L647);


--X1_acq_data_in_pipe_reg[2][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61] at FF_X12_Y3_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][61] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][61], GND);


--X1_acq_data_in_pipe_reg[3][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62] at FF_X4_Y2_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][62] = AMPP_FUNCTION(A1L40, X1L1725);


--X1_acq_data_in_pipe_reg[0][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60] at FF_X9_Y7_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][60] = AMPP_FUNCTION(A1L40, X1L102);


--X1_acq_data_in_pipe_reg[1][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61] at FF_X12_Y3_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][61] = AMPP_FUNCTION(A1L40, X1L649);


--X1_acq_data_in_pipe_reg[2][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62] at FF_X4_Y2_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][62] = AMPP_FUNCTION(A1L40, X1L1190);


--X1_acq_data_in_pipe_reg[3][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63] at FF_X15_Y2_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][63] = AMPP_FUNCTION(A1L40, X1L1727);


--X1_acq_data_in_pipe_reg[0][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61] at FF_X12_Y3_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][61] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[61], GND);


--X1_acq_data_in_pipe_reg[1][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62] at FF_X4_Y2_N17
--register power-up is low

X1_acq_data_in_pipe_reg[1][62] = AMPP_FUNCTION(A1L40, X1L651);


--X1_acq_data_in_pipe_reg[2][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63] at FF_X15_Y2_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][63] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][63], GND);


--X1_acq_data_in_pipe_reg[3][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64] at FF_X4_Y4_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][64] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][64], GND);


--X1_acq_data_in_pipe_reg[0][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62] at FF_X4_Y2_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][62] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[62], GND);


--X1_acq_data_in_pipe_reg[1][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63] at FF_X15_Y2_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][63] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][63], GND);


--X1_acq_data_in_pipe_reg[2][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64] at FF_X4_Y4_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][64] = AMPP_FUNCTION(A1L40, X1L1193);


--X1_acq_data_in_pipe_reg[3][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65] at FF_X13_Y2_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][65] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][65], GND);


--X1_acq_data_in_pipe_reg[0][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63] at FF_X15_Y2_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][63] = AMPP_FUNCTION(A1L40, X1L106);


--X1_acq_data_in_pipe_reg[1][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64] at FF_X4_Y4_N25
--register power-up is low

X1_acq_data_in_pipe_reg[1][64] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][64], GND);


--X1_acq_data_in_pipe_reg[2][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65] at FF_X4_Y2_N58
--register power-up is low

X1_acq_data_in_pipe_reg[2][65] = AMPP_FUNCTION(A1L40, X1L1195);


--X1_acq_data_in_pipe_reg[3][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66] at FF_X13_Y9_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][66] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][66], GND);


--X1_acq_data_in_pipe_reg[0][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64] at FF_X4_Y4_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][64] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[64], GND);


--X1_acq_data_in_pipe_reg[1][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65] at FF_X1_Y2_N46
--register power-up is low

X1_acq_data_in_pipe_reg[1][65] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][65], GND);


--X1_acq_data_in_pipe_reg[2][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66] at FF_X13_Y9_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][66] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][66], GND);


--X1_acq_data_in_pipe_reg[3][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67] at FF_X3_Y3_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][67] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][67], GND);


--X1_acq_data_in_pipe_reg[0][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65] at FF_X1_Y2_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][65] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[65], GND);


--X1_acq_data_in_pipe_reg[1][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66] at FF_X13_Y9_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][66] = AMPP_FUNCTION(A1L40, X1L656);


--X1_acq_data_in_pipe_reg[2][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67] at FF_X3_Y3_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][67] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][67], GND);


--X1_acq_data_in_pipe_reg[3][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68] at FF_X15_Y3_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][68] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][68], GND);


--X1_acq_data_in_pipe_reg[0][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66] at FF_X13_Y9_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][66] = AMPP_FUNCTION(A1L40, X1L110);


--X1_acq_data_in_pipe_reg[1][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67] at FF_X3_Y3_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][67] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][67], GND);


--X1_acq_data_in_pipe_reg[2][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68] at FF_X15_Y3_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][68] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][68], GND);


--X1_acq_data_in_pipe_reg[3][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69] at FF_X2_Y2_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][69] = AMPP_FUNCTION(A1L40, X1L1734);


--X1_acq_data_in_pipe_reg[0][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67] at FF_X3_Y3_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][67] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[67], GND);


--X1_acq_data_in_pipe_reg[1][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68] at FF_X15_Y3_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][68] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][68], GND);


--X1_acq_data_in_pipe_reg[2][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69] at FF_X2_Y2_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][69] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][69], GND);


--X1_acq_data_in_pipe_reg[3][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70] at FF_X15_Y3_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][70] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][70], GND);


--X1_acq_data_in_pipe_reg[0][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68] at FF_X15_Y3_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][68] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[68], GND);


--X1_acq_data_in_pipe_reg[1][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69] at FF_X2_Y2_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][69] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][69], GND);


--X1_acq_data_in_pipe_reg[2][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70] at FF_X15_Y3_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][70] = AMPP_FUNCTION(A1L40, X1L1201);


--X1_acq_data_in_pipe_reg[3][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71] at FF_X15_Y3_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][71] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][71], GND);


--X1_acq_data_in_pipe_reg[0][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69] at FF_X2_Y2_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][69] = AMPP_FUNCTION(A1L40, X1L114);


--X1_acq_data_in_pipe_reg[1][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70] at FF_X15_Y3_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][70] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][70], GND);


--X1_acq_data_in_pipe_reg[2][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71] at FF_X15_Y3_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][71] = AMPP_FUNCTION(A1L40, X1L1203);


--X1_acq_data_in_pipe_reg[3][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72] at FF_X15_Y3_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][72] = AMPP_FUNCTION(A1L40, X1L1738);


--X1_acq_data_in_pipe_reg[0][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70] at FF_X15_Y3_N49
--register power-up is low

X1_acq_data_in_pipe_reg[0][70] = AMPP_FUNCTION(A1L40, X1L116);


--X1_acq_data_in_pipe_reg[1][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71] at FF_X15_Y3_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][71] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][71], GND);


--X1_acq_data_in_pipe_reg[2][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72] at FF_X15_Y3_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][72] = AMPP_FUNCTION(A1L40, X1L1205);


--X1_acq_data_in_pipe_reg[3][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73] at FF_X11_Y3_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][73] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][73], GND);


--X1_acq_data_in_pipe_reg[0][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71] at FF_X15_Y3_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][71] = AMPP_FUNCTION(A1L40, X1L118);


--X1_acq_data_in_pipe_reg[1][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72] at FF_X15_Y3_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][72] = AMPP_FUNCTION(A1L40, X1L663);


--X1_acq_data_in_pipe_reg[2][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73] at FF_X11_Y3_N1
--register power-up is low

X1_acq_data_in_pipe_reg[2][73] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][73], GND);


--X1_acq_data_in_pipe_reg[3][74] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74] at FF_X4_Y4_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][74] = AMPP_FUNCTION(A1L40, X1L1741);


--X1_acq_data_in_pipe_reg[0][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72] at FF_X15_Y3_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][72] = AMPP_FUNCTION(A1L40, X1L120);


--X1_acq_data_in_pipe_reg[1][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73] at FF_X11_Y3_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][73] = AMPP_FUNCTION(A1L40, X1L665);


--X1_acq_data_in_pipe_reg[2][74] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74] at FF_X4_Y4_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][74] = AMPP_FUNCTION(A1L40, X1L1208);


--X1_acq_data_in_pipe_reg[3][75] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75] at FF_X11_Y3_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][75] = AMPP_FUNCTION(A1L40, X1L1743);


--X1_acq_data_in_pipe_reg[0][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73] at FF_X11_Y3_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][73] = AMPP_FUNCTION(A1L40, X1L122);


--X1_acq_data_in_pipe_reg[1][74] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74] at FF_X4_Y4_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][74] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][74], GND);


--X1_acq_data_in_pipe_reg[2][75] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][75] at FF_X11_Y3_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][75] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][75], GND);


--X1_acq_data_in_pipe_reg[3][76] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76] at FF_X11_Y3_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][76] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][76], GND);


--X1_acq_data_in_pipe_reg[0][74] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74] at FF_X4_Y4_N37
--register power-up is low

X1_acq_data_in_pipe_reg[0][74] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[74], GND);


--X1_acq_data_in_pipe_reg[1][75] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75] at FF_X11_Y3_N49
--register power-up is low

X1_acq_data_in_pipe_reg[1][75] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][75], GND);


--X1_acq_data_in_pipe_reg[2][76] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76] at FF_X11_Y3_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][76] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][76], GND);


--X1_acq_data_in_pipe_reg[3][77] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77] at FF_X13_Y4_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][77] = AMPP_FUNCTION(A1L40, X1L1746);


--X1_acq_data_in_pipe_reg[0][75] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75] at FF_X11_Y3_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][75] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[75], GND);


--X1_acq_data_in_pipe_reg[1][76] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76] at FF_X11_Y3_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][76] = AMPP_FUNCTION(A1L40, X1L669);


--X1_acq_data_in_pipe_reg[2][77] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][77] at FF_X13_Y4_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][77] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][77], GND);


--X1_acq_data_in_pipe_reg[3][78] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78] at FF_X13_Y4_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][78] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][78], GND);


--X1_acq_data_in_pipe_reg[0][76] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76] at FF_X11_Y3_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][76] = AMPP_FUNCTION(A1L40, X1L126);


--X1_acq_data_in_pipe_reg[1][77] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][77] at FF_X13_Y4_N52
--register power-up is low

X1_acq_data_in_pipe_reg[1][77] = AMPP_FUNCTION(A1L40, X1L671);


--X1_acq_data_in_pipe_reg[2][78] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][78] at FF_X13_Y4_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][78] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][78], GND);


--X1_acq_data_in_pipe_reg[3][79] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79] at FF_X11_Y7_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][79] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][79], GND);


--X1_acq_data_in_pipe_reg[0][77] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][77] at FF_X13_Y4_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][77] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[77], GND);


--X1_acq_data_in_pipe_reg[1][78] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][78] at FF_X13_Y4_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][78] = AMPP_FUNCTION(A1L40, X1L673);


--X1_acq_data_in_pipe_reg[2][79] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][79] at FF_X11_Y7_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][79] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][79], GND);


--X1_acq_data_in_pipe_reg[3][80] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80] at FF_X6_Y14_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][80] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][80], GND);


--X1_acq_data_in_pipe_reg[0][78] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78] at FF_X13_Y4_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][78] = AMPP_FUNCTION(A1L40, X1L129);


--X1_acq_data_in_pipe_reg[1][79] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][79] at FF_X11_Y7_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][79] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][79], GND);


--X1_acq_data_in_pipe_reg[2][80] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][80] at FF_X12_Y13_N10
--register power-up is low

X1_acq_data_in_pipe_reg[2][80] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][80], GND);


--X1_acq_data_in_pipe_reg[3][81] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81] at FF_X8_Y13_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][81] = AMPP_FUNCTION(A1L40, X1L1751);


--X1_acq_data_in_pipe_reg[0][79] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79] at FF_X11_Y7_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][79] = AMPP_FUNCTION(A1L40, X1L131);


--X1_acq_data_in_pipe_reg[1][80] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][80] at FF_X12_Y13_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][80] = AMPP_FUNCTION(A1L40, X1L676);


--X1_acq_data_in_pipe_reg[2][81] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81] at FF_X8_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][81] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][81], GND);


--X1_acq_data_in_pipe_reg[3][82] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82] at FF_X9_Y12_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][82] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][82], GND);


--X1_acq_data_in_pipe_reg[0][80] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][80] at FF_X12_Y13_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][80] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[80], GND);


--X1_acq_data_in_pipe_reg[1][81] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81] at FF_X8_Y13_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][81] = AMPP_FUNCTION(A1L40, X1L678);


--X1_acq_data_in_pipe_reg[2][82] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][82] at FF_X9_Y12_N52
--register power-up is low

X1_acq_data_in_pipe_reg[2][82] = AMPP_FUNCTION(A1L40, X1L1217);


--X1_acq_data_in_pipe_reg[3][83] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83] at FF_X10_Y12_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][83] = AMPP_FUNCTION(A1L40, X1L1754);


--X1_acq_data_in_pipe_reg[0][81] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81] at FF_X8_Y13_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][81] = AMPP_FUNCTION(A1L40, X1L134);


--X1_acq_data_in_pipe_reg[1][82] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][82] at FF_X9_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][82] = AMPP_FUNCTION(A1L40, X1L680);


--X1_acq_data_in_pipe_reg[2][83] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83] at FF_X10_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][83] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][83], GND);


--X1_acq_data_in_pipe_reg[3][84] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84] at FF_X9_Y12_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][84] = AMPP_FUNCTION(A1L40, X1L1756);


--X1_acq_data_in_pipe_reg[0][82] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][82] at FF_X9_Y12_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][82] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[82], GND);


--X1_acq_data_in_pipe_reg[1][83] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83] at FF_X10_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][83] = AMPP_FUNCTION(A1L40, X1L682);


--X1_acq_data_in_pipe_reg[2][84] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][84] at FF_X9_Y12_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][84] = AMPP_FUNCTION(A1L40, X1L1220);


--X1_acq_data_in_pipe_reg[3][85] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85] at FF_X10_Y12_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][85] = AMPP_FUNCTION(A1L40, X1L1758);


--X1_acq_data_in_pipe_reg[0][83] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83] at FF_X10_Y12_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][83] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[83], GND);


--X1_acq_data_in_pipe_reg[1][84] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84] at FF_X9_Y12_N16
--register power-up is low

X1_acq_data_in_pipe_reg[1][84] = AMPP_FUNCTION(A1L40, X1L684);


--X1_acq_data_in_pipe_reg[2][85] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][85] at FF_X10_Y12_N16
--register power-up is low

X1_acq_data_in_pipe_reg[2][85] = AMPP_FUNCTION(A1L40, X1L1222);


--X1_acq_data_in_pipe_reg[3][86] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86] at FF_X10_Y12_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][86] = AMPP_FUNCTION(A1L40, X1L1760);


--X1_acq_data_in_pipe_reg[0][84] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84] at FF_X9_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][84] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[84], GND);


--X1_acq_data_in_pipe_reg[1][85] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85] at FF_X10_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][85] = AMPP_FUNCTION(A1L40, X1L686);


--X1_acq_data_in_pipe_reg[2][86] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][86] at FF_X10_Y12_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][86] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][86], GND);


--X1_acq_data_in_pipe_reg[3][87] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87] at FF_X6_Y14_N28
--register power-up is low

X1_acq_data_in_pipe_reg[3][87] = AMPP_FUNCTION(A1L40, X1L1762);


--X1_acq_data_in_pipe_reg[0][85] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85] at FF_X10_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][85] = AMPP_FUNCTION(A1L40, X1L139);


--X1_acq_data_in_pipe_reg[1][86] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][86] at FF_X10_Y12_N40
--register power-up is low

X1_acq_data_in_pipe_reg[1][86] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][86], GND);


--X1_acq_data_in_pipe_reg[2][87] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87] at FF_X6_Y14_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][87] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][87], GND);


--X1_acq_data_in_pipe_reg[3][88] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88] at FF_X6_Y14_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][88] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][88], GND);


--X1_acq_data_in_pipe_reg[0][86] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][86] at FF_X10_Y12_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][86] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[86], GND);


--X1_acq_data_in_pipe_reg[1][87] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87] at FF_X6_Y14_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][87] = AMPP_FUNCTION(A1L40, X1L689);


--X1_acq_data_in_pipe_reg[2][88] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][88] at FF_X6_Y14_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][88] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][88], GND);


--X1_acq_data_in_pipe_reg[3][89] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89] at FF_X6_Y14_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][89] = AMPP_FUNCTION(A1L40, X1L1765);


--X1_acq_data_in_pipe_reg[0][87] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87] at FF_X6_Y14_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][87] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[87], GND);


--X1_acq_data_in_pipe_reg[1][88] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][88] at FF_X6_Y14_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][88] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][88], GND);


--X1_acq_data_in_pipe_reg[2][89] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89] at FF_X6_Y14_N31
--register power-up is low

X1_acq_data_in_pipe_reg[2][89] = AMPP_FUNCTION(A1L40, X1L1227);


--X1_acq_data_in_pipe_reg[3][90] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90] at FF_X6_Y11_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][90] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][90], GND);


--X1_acq_data_in_pipe_reg[0][88] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88] at FF_X6_Y14_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][88] = AMPP_FUNCTION(A1L40, X1L143);


--X1_acq_data_in_pipe_reg[1][89] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][89] at FF_X6_Y14_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][89] = AMPP_FUNCTION(A1L40, X1L692);


--X1_acq_data_in_pipe_reg[2][90] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][90] at FF_X6_Y11_N1
--register power-up is low

X1_acq_data_in_pipe_reg[2][90] = AMPP_FUNCTION(A1L40, X1L1229);


--X1_acq_data_in_pipe_reg[3][91] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91] at FF_X11_Y12_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][91] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][91], GND);


--X1_acq_data_in_pipe_reg[0][89] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][89] at FF_X6_Y14_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][89] = AMPP_FUNCTION(A1L40, X1L145);


--X1_acq_data_in_pipe_reg[1][90] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][90] at FF_X6_Y11_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][90] = AMPP_FUNCTION(A1L40, X1L694);


--X1_acq_data_in_pipe_reg[2][91] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][91] at FF_X12_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][91] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][91], GND);


--X1_acq_data_in_pipe_reg[3][92] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92] at FF_X4_Y12_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][92] = AMPP_FUNCTION(A1L40, X1L1769);


--X1_acq_data_in_pipe_reg[0][90] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][90] at FF_X6_Y11_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][90] = AMPP_FUNCTION(A1L40, X1L147);


--X1_acq_data_in_pipe_reg[1][91] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91] at FF_X12_Y12_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][91] = AMPP_FUNCTION(A1L40, X1L696);


--X1_acq_data_in_pipe_reg[2][92] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][92] at FF_X4_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][92] = AMPP_FUNCTION(A1L40, X1L1232);


--X1_acq_data_in_pipe_reg[3][93] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93] at FF_X8_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][93] = AMPP_FUNCTION(A1L40, X1L1771);


--X1_acq_data_in_pipe_reg[0][91] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91] at FF_X12_Y12_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][91] = AMPP_FUNCTION(A1L40, X1L149);


--X1_acq_data_in_pipe_reg[1][92] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][92] at FF_X4_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][92] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][92], GND);


--X1_acq_data_in_pipe_reg[2][93] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][93] at FF_X8_Y13_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][93] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][93], GND);


--X1_acq_data_in_pipe_reg[3][94] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94] at FF_X17_Y10_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][94] = AMPP_FUNCTION(A1L40, X1L1773);


--X1_acq_data_in_pipe_reg[0][92] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92] at FF_X4_Y12_N7
--register power-up is low

X1_acq_data_in_pipe_reg[0][92] = AMPP_FUNCTION(A1L40, X1L151);


--X1_acq_data_in_pipe_reg[1][93] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93] at FF_X8_Y13_N52
--register power-up is low

X1_acq_data_in_pipe_reg[1][93] = AMPP_FUNCTION(A1L40, X1L699);


--X1_acq_data_in_pipe_reg[2][94] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][94] at FF_X17_Y10_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][94] = AMPP_FUNCTION(A1L40, X1L1235);


--X1_acq_data_in_pipe_reg[3][95] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95] at FF_X8_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][95] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][95], GND);


--X1_acq_data_in_pipe_reg[0][93] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93] at FF_X8_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][93] = AMPP_FUNCTION(A1L40, X1L153);


--X1_acq_data_in_pipe_reg[1][94] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][94] at FF_X17_Y10_N17
--register power-up is low

X1_acq_data_in_pipe_reg[1][94] = AMPP_FUNCTION(A1L40, X1L701);


--X1_acq_data_in_pipe_reg[2][95] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][95] at FF_X8_Y12_N55
--register power-up is low

X1_acq_data_in_pipe_reg[2][95] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][95], GND);


--X1_acq_data_in_pipe_reg[3][96] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96] at FF_X6_Y11_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][96] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][96], GND);


--X1_acq_data_in_pipe_reg[0][94] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][94] at FF_X18_Y10_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][94] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[94], GND);


--X1_acq_data_in_pipe_reg[1][95] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][95] at FF_X8_Y12_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][95] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][95], GND);


--X1_acq_data_in_pipe_reg[2][96] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][96] at FF_X6_Y11_N52
--register power-up is low

X1_acq_data_in_pipe_reg[2][96] = AMPP_FUNCTION(A1L40, X1L1238);


--X1_acq_data_in_pipe_reg[3][97] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97] at FF_X15_Y13_N40
--register power-up is low

X1_acq_data_in_pipe_reg[3][97] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][97], GND);


--X1_acq_data_in_pipe_reg[0][95] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][95] at FF_X8_Y12_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][95] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[95], GND);


--X1_acq_data_in_pipe_reg[1][96] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96] at FF_X6_Y11_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][96] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][96], GND);


--X1_acq_data_in_pipe_reg[2][97] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][97] at FF_X15_Y13_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][97] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][97], GND);


--X1_acq_data_in_pipe_reg[3][98] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98] at FF_X15_Y13_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][98] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][98], GND);


--X1_acq_data_in_pipe_reg[0][96] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96] at FF_X6_Y11_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][96] = AMPP_FUNCTION(A1L40, X1L157);


--X1_acq_data_in_pipe_reg[1][97] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][97] at FF_X15_Y13_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][97] = AMPP_FUNCTION(A1L40, X1L705);


--X1_acq_data_in_pipe_reg[2][98] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98] at FF_X15_Y13_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][98] = AMPP_FUNCTION(A1L40, X1L1241);


--X1_acq_data_in_pipe_reg[3][99] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99] at FF_X15_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][99] = AMPP_FUNCTION(A1L40, X1L1779);


--X1_acq_data_in_pipe_reg[0][97] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][97] at FF_X15_Y13_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][97] = AMPP_FUNCTION(A1L40, X1L159);


--X1_acq_data_in_pipe_reg[1][98] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98] at FF_X15_Y13_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][98] = AMPP_FUNCTION(A1L40, X1L707);


--X1_acq_data_in_pipe_reg[2][99] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][99] at FF_X15_Y13_N34
--register power-up is low

X1_acq_data_in_pipe_reg[2][99] = AMPP_FUNCTION(A1L40, X1L1243);


--X1_acq_data_in_pipe_reg[3][100] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100] at FF_X15_Y9_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][100] = AMPP_FUNCTION(A1L40, X1L1781);


--X1_acq_data_in_pipe_reg[0][98] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98] at FF_X15_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][98] = AMPP_FUNCTION(A1L40, X1L161);


--X1_acq_data_in_pipe_reg[1][99] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][99] at FF_X15_Y13_N31
--register power-up is low

X1_acq_data_in_pipe_reg[1][99] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][99], GND);


--X1_acq_data_in_pipe_reg[2][100] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][100] at FF_X15_Y9_N58
--register power-up is low

X1_acq_data_in_pipe_reg[2][100] = AMPP_FUNCTION(A1L40, X1L1245);


--X1_acq_data_in_pipe_reg[3][101] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101] at FF_X16_Y9_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][101] = AMPP_FUNCTION(A1L40, X1L1783);


--X1_acq_data_in_pipe_reg[0][99] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][99] at FF_X15_Y13_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][99] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[99], GND);


--X1_acq_data_in_pipe_reg[1][100] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][100] at FF_X15_Y9_N4
--register power-up is low

X1_acq_data_in_pipe_reg[1][100] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][100], GND);


--X1_acq_data_in_pipe_reg[2][101] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][101] at FF_X16_Y9_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][101] = AMPP_FUNCTION(A1L40, X1L1247);


--X1_acq_data_in_pipe_reg[3][102] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102] at FF_X15_Y11_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][102] = AMPP_FUNCTION(A1L40, X1L1785);


--X1_acq_data_in_pipe_reg[0][100] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][100] at FF_X15_Y9_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][100] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[100], GND);


--X1_acq_data_in_pipe_reg[1][101] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][101] at FF_X16_Y9_N17
--register power-up is low

X1_acq_data_in_pipe_reg[1][101] = AMPP_FUNCTION(A1L40, X1L711);


--X1_acq_data_in_pipe_reg[2][102] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][102] at FF_X15_Y11_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][102] = AMPP_FUNCTION(A1L40, X1L1249);


--X1_acq_data_in_pipe_reg[3][103] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103] at FF_X16_Y9_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][103] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][103], GND);


--X1_acq_data_in_pipe_reg[0][101] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][101] at FF_X16_Y9_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][101] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[101], GND);


--X1_acq_data_in_pipe_reg[1][102] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][102] at FF_X15_Y11_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][102] = AMPP_FUNCTION(A1L40, X1L713);


--X1_acq_data_in_pipe_reg[2][103] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][103] at FF_X16_Y9_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][103] = AMPP_FUNCTION(A1L40, X1L1251);


--X1_acq_data_in_pipe_reg[3][104] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104] at FF_X15_Y6_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][104] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][104], GND);


--X1_acq_data_in_pipe_reg[0][102] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][102] at FF_X15_Y11_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][102] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[102], GND);


--X1_acq_data_in_pipe_reg[1][103] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][103] at FF_X16_Y9_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][103] = AMPP_FUNCTION(A1L40, X1L715);


--X1_acq_data_in_pipe_reg[2][104] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104] at FF_X15_Y6_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][104] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][104], GND);


--X1_acq_data_in_pipe_reg[3][105] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105] at FF_X15_Y10_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][105] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][105], GND);


--X1_acq_data_in_pipe_reg[0][103] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][103] at FF_X16_Y9_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][103] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[103], GND);


--X1_acq_data_in_pipe_reg[1][104] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104] at FF_X15_Y6_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][104] = AMPP_FUNCTION(A1L40, X1L717);


--X1_acq_data_in_pipe_reg[2][105] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][105] at FF_X15_Y10_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][105] = AMPP_FUNCTION(A1L40, X1L1254);


--X1_acq_data_in_pipe_reg[3][106] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106] at FF_X15_Y6_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][106] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][106], GND);


--X1_acq_data_in_pipe_reg[0][104] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][104] at FF_X15_Y6_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][104] = AMPP_FUNCTION(A1L40, X1L168);


--X1_acq_data_in_pipe_reg[1][105] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][105] at FF_X15_Y10_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][105] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][105], GND);


--X1_acq_data_in_pipe_reg[2][106] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][106] at FF_X15_Y6_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][106] = AMPP_FUNCTION(A1L40, X1L1256);


--X1_acq_data_in_pipe_reg[3][107] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107] at FF_X15_Y6_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][107] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][107], GND);


--X1_acq_data_in_pipe_reg[0][105] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][105] at FF_X15_Y10_N49
--register power-up is low

X1_acq_data_in_pipe_reg[0][105] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[105], GND);


--X1_acq_data_in_pipe_reg[1][106] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][106] at FF_X15_Y6_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][106] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][106], GND);


--X1_acq_data_in_pipe_reg[2][107] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][107] at FF_X15_Y6_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][107] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][107], GND);


--X1_acq_data_in_pipe_reg[3][108] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108] at FF_X11_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][108] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][108], GND);


--X1_acq_data_in_pipe_reg[0][106] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][106] at FF_X15_Y6_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][106] = AMPP_FUNCTION(A1L40, X1L171);


--X1_acq_data_in_pipe_reg[1][107] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][107] at FF_X15_Y6_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][107] = AMPP_FUNCTION(A1L40, X1L721);


--X1_acq_data_in_pipe_reg[2][108] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108] at FF_X11_Y8_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][108] = AMPP_FUNCTION(A1L40, X1L1259);


--X1_acq_data_in_pipe_reg[3][109] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109] at FF_X4_Y4_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][109] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][109], GND);


--X1_acq_data_in_pipe_reg[0][107] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][107] at FF_X15_Y6_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][107] = AMPP_FUNCTION(A1L40, X1L173);


--X1_acq_data_in_pipe_reg[1][108] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108] at FF_X11_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][108] = AMPP_FUNCTION(A1L40, X1L723);


--X1_acq_data_in_pipe_reg[2][109] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][109] at FF_X4_Y4_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][109] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][109], GND);


--X1_acq_data_in_pipe_reg[3][110] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110] at FF_X13_Y10_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][110] = AMPP_FUNCTION(A1L40, X1L1794);


--X1_acq_data_in_pipe_reg[0][108] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108] at FF_X11_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][108] = AMPP_FUNCTION(A1L40, X1L175);


--X1_acq_data_in_pipe_reg[1][109] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][109] at FF_X7_Y8_N25
--register power-up is low

X1_acq_data_in_pipe_reg[1][109] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][109], GND);


--X1_acq_data_in_pipe_reg[2][110] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][110] at FF_X13_Y10_N16
--register power-up is low

X1_acq_data_in_pipe_reg[2][110] = AMPP_FUNCTION(A1L40, X1L1262);


--X1_acq_data_in_pipe_reg[3][111] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111] at FF_X6_Y13_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][111] = AMPP_FUNCTION(A1L40, X1L1796);


--X1_acq_data_in_pipe_reg[0][109] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109] at FF_X7_Y8_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][109] = AMPP_FUNCTION(A1L40, X1L177);


--X1_acq_data_in_pipe_reg[1][110] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110] at FF_X13_Y10_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][110] = AMPP_FUNCTION(A1L40, X1L726);


--X1_acq_data_in_pipe_reg[2][111] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][111] at FF_X6_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][111] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][111], GND);


--X1_acq_data_in_pipe_reg[3][112] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112] at FF_X6_Y13_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][112] = AMPP_FUNCTION(A1L40, X1L1798);


--X1_acq_data_in_pipe_reg[0][110] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110] at FF_X13_Y10_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][110] = AMPP_FUNCTION(A1L40, X1L179);


--X1_acq_data_in_pipe_reg[1][111] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][111] at FF_X6_Y13_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][111] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][111], GND);


--X1_acq_data_in_pipe_reg[2][112] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][112] at FF_X6_Y13_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][112] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][112], GND);


--X1_acq_data_in_pipe_reg[3][113] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113] at FF_X4_Y12_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][113] = AMPP_FUNCTION(A1L40, X1L1800);


--X1_acq_data_in_pipe_reg[0][111] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111] at FF_X6_Y13_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][111] = AMPP_FUNCTION(A1L40, X1L181);


--X1_acq_data_in_pipe_reg[1][112] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][112] at FF_X6_Y13_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][112] = AMPP_FUNCTION(A1L40, X1L729);


--X1_acq_data_in_pipe_reg[2][113] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][113] at FF_X4_Y12_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][113] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][113], GND);


--X1_acq_data_in_pipe_reg[3][114] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114] at FF_X6_Y10_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][114] = AMPP_FUNCTION(A1L40, X1L1802);


--X1_acq_data_in_pipe_reg[0][112] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][112] at FF_X6_Y13_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][112] = AMPP_FUNCTION(A1L40, X1L183);


--X1_acq_data_in_pipe_reg[1][113] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][113] at FF_X4_Y12_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][113] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][113], GND);


--X1_acq_data_in_pipe_reg[2][114] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][114] at FF_X6_Y10_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][114] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][114], GND);


--X1_acq_data_in_pipe_reg[3][115] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115] at FF_X2_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][115] = AMPP_FUNCTION(A1L40, X1L1804);


--X1_acq_data_in_pipe_reg[0][113] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][113] at FF_X4_Y12_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][113] = AMPP_FUNCTION(A1L40, X1L185);


--X1_acq_data_in_pipe_reg[1][114] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][114] at FF_X6_Y10_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][114] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][114], GND);


--X1_acq_data_in_pipe_reg[2][115] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][115] at FF_X2_Y8_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][115] = AMPP_FUNCTION(A1L40, X1L1268);


--X1_acq_data_in_pipe_reg[3][116] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116] at FF_X1_Y6_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][116] = AMPP_FUNCTION(A1L40, X1L1806);


--X1_acq_data_in_pipe_reg[0][114] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][114] at FF_X6_Y10_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][114] = AMPP_FUNCTION(A1L40, X1L187);


--X1_acq_data_in_pipe_reg[1][115] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][115] at FF_X2_Y8_N22
--register power-up is low

X1_acq_data_in_pipe_reg[1][115] = AMPP_FUNCTION(A1L40, X1L733);


--X1_acq_data_in_pipe_reg[2][116] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][116] at FF_X1_Y6_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][116] = AMPP_FUNCTION(A1L40, X1L1270);


--X1_acq_data_in_pipe_reg[3][117] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117] at FF_X6_Y10_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][117] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][117], GND);


--X1_acq_data_in_pipe_reg[0][115] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][115] at FF_X2_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][115] = AMPP_FUNCTION(A1L40, X1L189);


--X1_acq_data_in_pipe_reg[1][116] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116] at FF_X1_Y6_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][116] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][116], GND);


--X1_acq_data_in_pipe_reg[2][117] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117] at FF_X6_Y10_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][117] = AMPP_FUNCTION(A1L40, X1L1272);


--X1_acq_data_in_pipe_reg[3][118] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118] at FF_X6_Y10_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][118] = AMPP_FUNCTION(A1L40, X1L1809);


--X1_acq_data_in_pipe_reg[0][116] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116] at FF_X1_Y6_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][116] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[116], GND);


--X1_acq_data_in_pipe_reg[1][117] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][117] at FF_X6_Y10_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][117] = AMPP_FUNCTION(A1L40, X1L736);


--X1_acq_data_in_pipe_reg[2][118] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][118] at FF_X6_Y10_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][118] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][118], GND);


--X1_acq_data_in_pipe_reg[3][119] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119] at FF_X4_Y9_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][119] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][119], GND);


--X1_acq_data_in_pipe_reg[0][117] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][117] at FF_X6_Y10_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][117] = AMPP_FUNCTION(A1L40, X1L192);


--X1_acq_data_in_pipe_reg[1][118] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118] at FF_X6_Y10_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][118] = AMPP_FUNCTION(A1L40, X1L738);


--X1_acq_data_in_pipe_reg[2][119] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][119] at FF_X4_Y9_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][119] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][119], GND);


--X1_acq_data_in_pipe_reg[3][120] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120] at FF_X16_Y10_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][120] = AMPP_FUNCTION(A1L40, X1L1812);


--X1_acq_data_in_pipe_reg[0][118] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][118] at FF_X6_Y10_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][118] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[118], GND);


--X1_acq_data_in_pipe_reg[1][119] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119] at FF_X4_Y9_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][119] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][119], GND);


--X1_acq_data_in_pipe_reg[2][120] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][120] at FF_X16_Y10_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][120] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][120], GND);


--X1_acq_data_in_pipe_reg[3][121] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121] at FF_X16_Y10_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][121] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][121], GND);


--X1_acq_data_in_pipe_reg[0][119] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119] at FF_X4_Y9_N40
--register power-up is low

X1_acq_data_in_pipe_reg[0][119] = AMPP_FUNCTION(A1L40, X1L195);


--X1_acq_data_in_pipe_reg[1][120] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][120] at FF_X16_Y10_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][120] = AMPP_FUNCTION(A1L40, X1L741);


--X1_acq_data_in_pipe_reg[2][121] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][121] at FF_X16_Y10_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][121] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][121], GND);


--X1_acq_data_in_pipe_reg[3][122] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122] at FF_X16_Y10_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][122] = AMPP_FUNCTION(A1L40, X1L1815);


--X1_acq_data_in_pipe_reg[0][120] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][120] at FF_X16_Y10_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][120] = AMPP_FUNCTION(A1L40, X1L197);


--X1_acq_data_in_pipe_reg[1][121] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][121] at FF_X16_Y10_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][121] = AMPP_FUNCTION(A1L40, X1L743);


--X1_acq_data_in_pipe_reg[2][122] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][122] at FF_X16_Y10_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][122] = AMPP_FUNCTION(A1L40, X1L1278);


--X1_acq_data_in_pipe_reg[3][123] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123] at FF_X13_Y10_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][123] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][123], GND);


--X1_acq_data_in_pipe_reg[0][121] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][121] at FF_X16_Y10_N58
--register power-up is low

X1_acq_data_in_pipe_reg[0][121] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[121], GND);


--X1_acq_data_in_pipe_reg[1][122] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][122] at FF_X16_Y10_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][122] = AMPP_FUNCTION(A1L40, X1L745);


--X1_acq_data_in_pipe_reg[2][123] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][123] at FF_X13_Y10_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][123] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][123], GND);


--X1_acq_data_in_pipe_reg[3][124] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124] at FF_X16_Y10_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][124] = AMPP_FUNCTION(A1L40, X1L1818);


--X1_acq_data_in_pipe_reg[0][122] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][122] at FF_X16_Y10_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][122] = AMPP_FUNCTION(A1L40, X1L200);


--X1_acq_data_in_pipe_reg[1][123] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][123] at FF_X13_Y10_N40
--register power-up is low

X1_acq_data_in_pipe_reg[1][123] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][123], GND);


--X1_acq_data_in_pipe_reg[2][124] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][124] at FF_X16_Y10_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][124] = AMPP_FUNCTION(A1L40, X1L1281);


--X1_acq_data_in_pipe_reg[3][125] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125] at FF_X8_Y12_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][125] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][125], GND);


--X1_acq_data_in_pipe_reg[0][123] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][123] at FF_X13_Y10_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][123] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[123], GND);


--X1_acq_data_in_pipe_reg[1][124] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][124] at FF_X16_Y10_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][124] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][124], GND);


--X1_acq_data_in_pipe_reg[2][125] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][125] at FF_X8_Y12_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][125] = AMPP_FUNCTION(A1L40, X1L1283);


--X1_acq_data_in_pipe_reg[3][126] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126] at FF_X6_Y10_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][126] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][126], GND);


--X1_acq_data_in_pipe_reg[0][124] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][124] at FF_X16_Y10_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][124] = AMPP_FUNCTION(A1L40, X1L203);


--X1_acq_data_in_pipe_reg[1][125] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][125] at FF_X8_Y12_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][125] = AMPP_FUNCTION(A1L40, X1L749);


--X1_acq_data_in_pipe_reg[2][126] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][126] at FF_X6_Y10_N55
--register power-up is low

X1_acq_data_in_pipe_reg[2][126] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][126], GND);


--X1_acq_data_in_pipe_reg[3][127] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127] at FF_X11_Y10_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][127] = AMPP_FUNCTION(A1L40, X1L1822);


--X1_acq_data_in_pipe_reg[0][125] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][125] at FF_X8_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][125] = AMPP_FUNCTION(A1L40, X1L205);


--X1_acq_data_in_pipe_reg[1][126] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][126] at FF_X6_Y10_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][126] = AMPP_FUNCTION(A1L40, X1L751);


--X1_acq_data_in_pipe_reg[2][127] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][127] at FF_X11_Y10_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][127] = AMPP_FUNCTION(A1L40, X1L1286);


--X1_acq_data_in_pipe_reg[3][128] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128] at FF_X11_Y10_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][128] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][128], GND);


--X1_acq_data_in_pipe_reg[0][126] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][126] at FF_X6_Y10_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][126] = AMPP_FUNCTION(A1L40, X1L207);


--X1_acq_data_in_pipe_reg[1][127] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][127] at FF_X11_Y10_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][127] = AMPP_FUNCTION(A1L40, X1L753);


--X1_acq_data_in_pipe_reg[2][128] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][128] at FF_X11_Y10_N49
--register power-up is low

X1_acq_data_in_pipe_reg[2][128] = AMPP_FUNCTION(A1L40, X1L1288);


--X1_acq_data_in_pipe_reg[3][129] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][129] at FF_X11_Y10_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][129] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][129], GND);


--X1_acq_data_in_pipe_reg[0][127] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][127] at FF_X11_Y10_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][127] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[127], GND);


--X1_acq_data_in_pipe_reg[1][128] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][128] at FF_X11_Y10_N16
--register power-up is low

X1_acq_data_in_pipe_reg[1][128] = AMPP_FUNCTION(A1L40, X1L755);


--X1_acq_data_in_pipe_reg[2][129] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][129] at FF_X11_Y10_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][129] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][129], GND);


--X1_acq_data_in_pipe_reg[3][130] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130] at FF_X15_Y12_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][130] = AMPP_FUNCTION(A1L40, X1L1826);


--X1_acq_data_in_pipe_reg[0][128] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][128] at FF_X11_Y10_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][128] = AMPP_FUNCTION(A1L40, X1L210);


--X1_acq_data_in_pipe_reg[1][129] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][129] at FF_X11_Y10_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][129] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][129], GND);


--X1_acq_data_in_pipe_reg[2][130] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][130] at FF_X15_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][130] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][130], GND);


--X1_acq_data_in_pipe_reg[3][131] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131] at FF_X15_Y12_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][131] = AMPP_FUNCTION(A1L40, X1L1828);


--X1_acq_data_in_pipe_reg[0][129] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][129] at FF_X11_Y10_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][129] = AMPP_FUNCTION(A1L40, X1L212);


--X1_acq_data_in_pipe_reg[1][130] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][130] at FF_X15_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][130] = AMPP_FUNCTION(A1L40, X1L758);


--X1_acq_data_in_pipe_reg[2][131] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][131] at FF_X15_Y12_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][131] = AMPP_FUNCTION(A1L40, X1L1292);


--X1_acq_data_in_pipe_reg[3][132] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132] at FF_X15_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][132] = AMPP_FUNCTION(A1L40, X1L1830);


--X1_acq_data_in_pipe_reg[0][130] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][130] at FF_X15_Y12_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][130] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[130], GND);


--X1_acq_data_in_pipe_reg[1][131] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][131] at FF_X15_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][131] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][131], GND);


--X1_acq_data_in_pipe_reg[2][132] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][132] at FF_X15_Y12_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][132] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][132], GND);


--X1_acq_data_in_pipe_reg[3][133] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133] at FF_X17_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][133] = AMPP_FUNCTION(A1L40, X1L1832);


--X1_acq_data_in_pipe_reg[0][131] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][131] at FF_X15_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][131] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[131], GND);


--X1_acq_data_in_pipe_reg[1][132] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][132] at FF_X15_Y12_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][132] = AMPP_FUNCTION(A1L40, X1L761);


--X1_acq_data_in_pipe_reg[2][133] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][133] at FF_X17_Y12_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][133] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][133], GND);


--X1_acq_data_in_pipe_reg[3][134] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134] at FF_X17_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][134] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][134], GND);


--X1_acq_data_in_pipe_reg[0][132] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][132] at FF_X15_Y12_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][132] = AMPP_FUNCTION(A1L40, X1L216);


--X1_acq_data_in_pipe_reg[1][133] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][133] at FF_X17_Y12_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][133] = AMPP_FUNCTION(A1L40, X1L763);


--X1_acq_data_in_pipe_reg[2][134] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][134] at FF_X17_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][134] = AMPP_FUNCTION(A1L40, X1L1296);


--X1_acq_data_in_pipe_reg[3][135] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135] at FF_X17_Y12_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][135] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][135], GND);


--X1_acq_data_in_pipe_reg[0][133] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][133] at FF_X17_Y12_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][133] = AMPP_FUNCTION(A1L40, X1L218);


--X1_acq_data_in_pipe_reg[1][134] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][134] at FF_X17_Y12_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][134] = AMPP_FUNCTION(A1L40, X1L765);


--X1_acq_data_in_pipe_reg[2][135] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][135] at FF_X17_Y12_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][135] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][135], GND);


--X1_acq_data_in_pipe_reg[3][136] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136] at FF_X16_Y12_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][136] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][136], GND);


--X1_acq_data_in_pipe_reg[0][134] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][134] at FF_X17_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][134] = AMPP_FUNCTION(A1L40, X1L220);


--X1_acq_data_in_pipe_reg[1][135] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][135] at FF_X17_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][135] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][135], GND);


--X1_acq_data_in_pipe_reg[2][136] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][136] at FF_X16_Y12_N1
--register power-up is low

X1_acq_data_in_pipe_reg[2][136] = AMPP_FUNCTION(A1L40, X1L1299);


--X1_acq_data_in_pipe_reg[3][137] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137] at FF_X15_Y10_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][137] = AMPP_FUNCTION(A1L40, X1L1837);


--X1_acq_data_in_pipe_reg[0][135] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][135] at FF_X17_Y12_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][135] = AMPP_FUNCTION(A1L40, X1L222);


--X1_acq_data_in_pipe_reg[1][136] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][136] at FF_X16_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][136] = AMPP_FUNCTION(A1L40, X1L768);


--X1_acq_data_in_pipe_reg[2][137] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][137] at FF_X15_Y10_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][137] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][137], GND);


--X1_acq_data_in_pipe_reg[3][138] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138] at FF_X16_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][138] = AMPP_FUNCTION(A1L40, X1L1839);


--X1_acq_data_in_pipe_reg[0][136] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][136] at FF_X16_Y12_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][136] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[136], GND);


--X1_acq_data_in_pipe_reg[1][137] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][137] at FF_X15_Y10_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][137] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][137], GND);


--X1_acq_data_in_pipe_reg[2][138] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][138] at FF_X16_Y12_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][138] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][138], GND);


--X1_acq_data_in_pipe_reg[3][139] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139] at FF_X16_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][139] = AMPP_FUNCTION(A1L40, X1L1841);


--X1_acq_data_in_pipe_reg[0][137] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][137] at FF_X15_Y10_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][137] = AMPP_FUNCTION(A1L40, X1L225);


--X1_acq_data_in_pipe_reg[1][138] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][138] at FF_X16_Y12_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][138] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][138], GND);


--X1_acq_data_in_pipe_reg[2][139] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][139] at FF_X16_Y12_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][139] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][139], GND);


--X1_acq_data_in_pipe_reg[3][140] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140] at FF_X4_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][140] = AMPP_FUNCTION(A1L40, X1L1843);


--X1_acq_data_in_pipe_reg[0][138] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][138] at FF_X16_Y12_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][138] = AMPP_FUNCTION(A1L40, X1L227);


--X1_acq_data_in_pipe_reg[1][139] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][139] at FF_X16_Y12_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][139] = AMPP_FUNCTION(A1L40, X1L772);


--X1_acq_data_in_pipe_reg[2][140] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][140] at FF_X4_Y12_N31
--register power-up is low

X1_acq_data_in_pipe_reg[2][140] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][140], GND);


--X1_acq_data_in_pipe_reg[3][141] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141] at FF_X2_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][141] = AMPP_FUNCTION(A1L40, X1L1845);


--X1_acq_data_in_pipe_reg[0][139] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][139] at FF_X16_Y12_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][139] = AMPP_FUNCTION(A1L40, X1L229);


--X1_acq_data_in_pipe_reg[1][140] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][140] at FF_X4_Y12_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][140] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][140], GND);


--X1_acq_data_in_pipe_reg[2][141] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][141] at FF_X2_Y8_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][141] = AMPP_FUNCTION(A1L40, X1L1305);


--X1_acq_data_in_pipe_reg[3][142] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142] at FF_X16_Y15_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][142] = AMPP_FUNCTION(A1L40, X1L1847);


--X1_acq_data_in_pipe_reg[0][140] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][140] at FF_X4_Y12_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][140] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[140], GND);


--X1_acq_data_in_pipe_reg[1][141] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][141] at FF_X2_Y8_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][141] = AMPP_FUNCTION(A1L40, X1L775);


--X1_acq_data_in_pipe_reg[2][142] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][142] at FF_X16_Y15_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][142] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][142], GND);


--X1_acq_data_in_pipe_reg[3][143] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143] at FF_X6_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][143] = AMPP_FUNCTION(A1L40, X1L1849);


--X1_acq_data_in_pipe_reg[0][141] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][141] at FF_X2_Y8_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][141] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[141], GND);


--X1_acq_data_in_pipe_reg[1][142] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][142] at FF_X16_Y15_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][142] = AMPP_FUNCTION(A1L40, X1L777);


--X1_acq_data_in_pipe_reg[2][143] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][143] at FF_X6_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][143] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][143], GND);


--X1_acq_data_in_pipe_reg[3][144] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144] at FF_X7_Y8_N46
--register power-up is low

X1_acq_data_in_pipe_reg[3][144] = AMPP_FUNCTION(A1L40, X1L1851);


--X1_acq_data_in_pipe_reg[0][142] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][142] at FF_X16_Y15_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][142] = AMPP_FUNCTION(A1L40, X1L233);


--X1_acq_data_in_pipe_reg[1][143] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][143] at FF_X6_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][143] = AMPP_FUNCTION(A1L40, X1L779);


--X1_acq_data_in_pipe_reg[2][144] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][144] at FF_X7_Y8_N37
--register power-up is low

X1_acq_data_in_pipe_reg[2][144] = AMPP_FUNCTION(A1L40, X1L1309);


--X1_acq_data_in_pipe_reg[3][145] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145] at FF_X9_Y11_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][145] = AMPP_FUNCTION(A1L40, X1L1853);


--X1_acq_data_in_pipe_reg[0][143] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][143] at FF_X6_Y13_N16
--register power-up is low

X1_acq_data_in_pipe_reg[0][143] = AMPP_FUNCTION(A1L40, X1L235);


--X1_acq_data_in_pipe_reg[1][144] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][144] at FF_X7_Y8_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][144] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][144], GND);


--X1_acq_data_in_pipe_reg[2][145] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][145] at FF_X9_Y11_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][145] = AMPP_FUNCTION(A1L40, X1L1311);


--X1_acq_data_in_pipe_reg[3][146] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146] at FF_X9_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][146] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][146], GND);


--X1_acq_data_in_pipe_reg[0][144] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][144] at FF_X7_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][144] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[144], GND);


--X1_acq_data_in_pipe_reg[1][145] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][145] at FF_X9_Y11_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][145] = AMPP_FUNCTION(A1L40, X1L782);


--X1_acq_data_in_pipe_reg[2][146] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][146] at FF_X9_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][146] = AMPP_FUNCTION(A1L40, X1L1313);


--X1_acq_data_in_pipe_reg[3][147] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147] at FF_X9_Y13_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][147] = AMPP_FUNCTION(A1L40, X1L1856);


--X1_acq_data_in_pipe_reg[0][145] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][145] at FF_X9_Y11_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][145] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[145], GND);


--X1_acq_data_in_pipe_reg[1][146] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][146] at FF_X9_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][146] = AMPP_FUNCTION(A1L40, X1L784);


--X1_acq_data_in_pipe_reg[2][147] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][147] at FF_X9_Y13_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][147] = AMPP_FUNCTION(A1L40, X1L1315);


--X1_acq_data_in_pipe_reg[3][148] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148] at FF_X9_Y13_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][148] = AMPP_FUNCTION(A1L40, X1L1858);


--X1_acq_data_in_pipe_reg[0][146] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][146] at FF_X9_Y13_N31
--register power-up is low

X1_acq_data_in_pipe_reg[0][146] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[146], GND);


--X1_acq_data_in_pipe_reg[1][147] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][147] at FF_X9_Y13_N13
--register power-up is low

X1_acq_data_in_pipe_reg[1][147] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][147], GND);


--X1_acq_data_in_pipe_reg[2][148] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][148] at FF_X9_Y13_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][148] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][148], GND);


--X1_acq_data_in_pipe_reg[3][149] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][149] at FF_X6_Y9_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][149] = AMPP_FUNCTION(A1L40, X1L1860);


--X1_acq_data_in_pipe_reg[0][147] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][147] at FF_X9_Y13_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][147] = AMPP_FUNCTION(A1L40, X1L240);


--X1_acq_data_in_pipe_reg[1][148] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][148] at FF_X9_Y13_N52
--register power-up is low

X1_acq_data_in_pipe_reg[1][148] = AMPP_FUNCTION(A1L40, X1L787);


--X1_acq_data_in_pipe_reg[2][149] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][149] at FF_X6_Y9_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][149] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][149], GND);


--X1_acq_data_in_pipe_reg[3][150] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150] at FF_X15_Y9_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][150] = AMPP_FUNCTION(A1L40, X1L1862);


--X1_acq_data_in_pipe_reg[0][148] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][148] at FF_X9_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][148] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[148], GND);


--X1_acq_data_in_pipe_reg[1][149] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][149] at FF_X6_Y9_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][149] = AMPP_FUNCTION(A1L40, X1L789);


--X1_acq_data_in_pipe_reg[2][150] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][150] at FF_X15_Y9_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][150] = AMPP_FUNCTION(A1L40, X1L1319);


--X1_acq_data_in_pipe_reg[3][151] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151] at FF_X8_Y11_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][151] = AMPP_FUNCTION(A1L40, X1L1864);


--X1_acq_data_in_pipe_reg[0][149] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][149] at FF_X6_Y9_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][149] = AMPP_FUNCTION(A1L40, X1L243);


--X1_acq_data_in_pipe_reg[1][150] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][150] at FF_X15_Y9_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][150] = AMPP_FUNCTION(A1L40, X1L791);


--X1_acq_data_in_pipe_reg[2][151] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][151] at FF_X19_Y5_N28
--register power-up is low

X1_acq_data_in_pipe_reg[2][151] = AMPP_FUNCTION(A1L40, X1L1321);


--X1_acq_data_in_pipe_reg[3][152] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152] at FF_X17_Y7_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][152] = AMPP_FUNCTION(A1L40, X1L1866);


--X1_acq_data_in_pipe_reg[0][150] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150] at FF_X15_Y9_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][150] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[150], GND);


--X1_acq_data_in_pipe_reg[1][151] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][151] at FF_X19_Y5_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][151] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][151], GND);


--X1_acq_data_in_pipe_reg[2][152] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][152] at FF_X19_Y5_N13
--register power-up is low

X1_acq_data_in_pipe_reg[2][152] = AMPP_FUNCTION(A1L40, X1L1323);


--X1_acq_data_in_pipe_reg[3][153] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153] at FF_X10_Y11_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][153] = AMPP_FUNCTION(A1L40, X1L1868);


--X1_acq_data_in_pipe_reg[0][151] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][151] at FF_X19_Y5_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][151] = AMPP_FUNCTION(A1L40, X1L246);


--X1_acq_data_in_pipe_reg[1][152] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][152] at FF_X19_Y5_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][152] = AMPP_FUNCTION(A1L40, X1L794);


--X1_acq_data_in_pipe_reg[2][153] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][153] at FF_X10_Y11_N25
--register power-up is low

X1_acq_data_in_pipe_reg[2][153] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][153], GND);


--X1_acq_data_in_pipe_reg[3][154] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154] at FF_X10_Y11_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][154] = AMPP_FUNCTION(A1L40, X1L1870);


--X1_acq_data_in_pipe_reg[0][152] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][152] at FF_X19_Y5_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][152] = AMPP_FUNCTION(A1L40, X1L248);


--X1_acq_data_in_pipe_reg[1][153] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][153] at FF_X10_Y11_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][153] = AMPP_FUNCTION(A1L40, X1L796);


--X1_acq_data_in_pipe_reg[2][154] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][154] at FF_X10_Y11_N16
--register power-up is low

X1_acq_data_in_pipe_reg[2][154] = AMPP_FUNCTION(A1L40, X1L1326);


--X1_acq_data_in_pipe_reg[3][155] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155] at FF_X10_Y11_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][155] = AMPP_FUNCTION(A1L40, X1L1872);


--X1_acq_data_in_pipe_reg[0][153] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][153] at FF_X10_Y11_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][153] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[153], GND);


--X1_acq_data_in_pipe_reg[1][154] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][154] at FF_X10_Y11_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][154] = AMPP_FUNCTION(A1L40, X1L798);


--X1_acq_data_in_pipe_reg[2][155] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][155] at FF_X10_Y11_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][155] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][155], GND);


--X1_acq_data_in_pipe_reg[3][156] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156] at FF_X4_Y11_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][156] = AMPP_FUNCTION(A1L40, X1L1874);


--X1_acq_data_in_pipe_reg[0][154] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][154] at FF_X10_Y11_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][154] = AMPP_FUNCTION(A1L40, X1L251);


--X1_acq_data_in_pipe_reg[1][155] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][155] at FF_X10_Y11_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][155] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][155], GND);


--X1_acq_data_in_pipe_reg[2][156] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][156] at FF_X4_Y11_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][156] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][156], GND);


--X1_acq_data_in_pipe_reg[3][157] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157] at FF_X4_Y11_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][157] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][157], GND);


--X1_acq_data_in_pipe_reg[0][155] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][155] at FF_X10_Y11_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][155] = AMPP_FUNCTION(A1L40, X1L253);


--X1_acq_data_in_pipe_reg[1][156] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][156] at FF_X4_Y11_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][156] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][156], GND);


--X1_acq_data_in_pipe_reg[2][157] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][157] at FF_X4_Y11_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][157] = AMPP_FUNCTION(A1L40, X1L1330);


--X1_acq_data_in_pipe_reg[3][158] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][158] at FF_X13_Y13_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][158] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][158], GND);


--X1_acq_data_in_pipe_reg[0][156] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][156] at FF_X4_Y11_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][156] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[156], GND);


--X1_acq_data_in_pipe_reg[1][157] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][157] at FF_X4_Y11_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][157] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][157], GND);


--X1_acq_data_in_pipe_reg[2][158] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][158] at FF_X13_Y13_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][158] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][158], GND);


--X1_acq_data_in_pipe_reg[3][159] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159] at FF_X12_Y11_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][159] = AMPP_FUNCTION(A1L40, X1L1878);


--X1_acq_data_in_pipe_reg[0][157] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][157] at FF_X4_Y11_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][157] = AMPP_FUNCTION(A1L40, X1L256);


--X1_acq_data_in_pipe_reg[1][158] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][158] at FF_X13_Y13_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][158] = AMPP_FUNCTION(A1L40, X1L803);


--X1_acq_data_in_pipe_reg[2][159] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][159] at FF_X12_Y11_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][159] = AMPP_FUNCTION(A1L40, X1L1333);


--X1_acq_data_in_pipe_reg[3][160] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160] at FF_X10_Y7_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][160] = AMPP_FUNCTION(A1L40, X1L1880);


--X1_acq_data_in_pipe_reg[0][158] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][158] at FF_X13_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][158] = AMPP_FUNCTION(A1L40, X1L258);


--X1_acq_data_in_pipe_reg[1][159] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159] at FF_X12_Y11_N17
--register power-up is low

X1_acq_data_in_pipe_reg[1][159] = AMPP_FUNCTION(A1L40, X1L805);


--X1_acq_data_in_pipe_reg[2][160] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][160] at FF_X10_Y7_N25
--register power-up is low

X1_acq_data_in_pipe_reg[2][160] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][160], GND);


--X1_acq_data_in_pipe_reg[3][161] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161] at FF_X11_Y7_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][161] = AMPP_FUNCTION(A1L40, X1L1882);


--X1_acq_data_in_pipe_reg[0][159] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159] at FF_X12_Y11_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][159] = AMPP_FUNCTION(A1L40, X1L260);


--X1_acq_data_in_pipe_reg[1][160] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][160] at FF_X10_Y7_N46
--register power-up is low

X1_acq_data_in_pipe_reg[1][160] = AMPP_FUNCTION(A1L40, X1L807);


--X1_acq_data_in_pipe_reg[2][161] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][161] at FF_X11_Y7_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][161] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][161], GND);


--X1_acq_data_in_pipe_reg[3][162] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162] at FF_X11_Y4_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][162] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][162], GND);


--X1_acq_data_in_pipe_reg[0][160] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][160] at FF_X10_Y7_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][160] = AMPP_FUNCTION(A1L40, X1L262);


--X1_acq_data_in_pipe_reg[1][161] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][161] at FF_X11_Y7_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][161] = AMPP_FUNCTION(A1L40, X1L809);


--X1_acq_data_in_pipe_reg[2][162] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162] at FF_X11_Y4_N37
--register power-up is low

X1_acq_data_in_pipe_reg[2][162] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][162], GND);


--X1_acq_data_in_pipe_reg[3][163] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163] at FF_X3_Y7_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][163] = AMPP_FUNCTION(A1L40, X1L1885);


--X1_acq_data_in_pipe_reg[0][161] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][161] at FF_X11_Y7_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][161] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[161], GND);


--X1_acq_data_in_pipe_reg[1][162] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162] at FF_X11_Y4_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][162] = AMPP_FUNCTION(A1L40, X1L811);


--X1_acq_data_in_pipe_reg[2][163] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][163] at FF_X3_Y7_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][163] = AMPP_FUNCTION(A1L40, X1L1338);


--X1_acq_data_in_pipe_reg[3][164] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164] at FF_X3_Y7_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][164] = AMPP_FUNCTION(A1L40, X1L1887);


--X1_acq_data_in_pipe_reg[0][162] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162] at FF_X11_Y4_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][162] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[162], GND);


--X1_acq_data_in_pipe_reg[1][163] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][163] at FF_X3_Y7_N17
--register power-up is low

X1_acq_data_in_pipe_reg[1][163] = AMPP_FUNCTION(A1L40, X1L813);


--X1_acq_data_in_pipe_reg[2][164] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][164] at FF_X3_Y7_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][164] = AMPP_FUNCTION(A1L40, X1L1340);


--X1_acq_data_in_pipe_reg[3][165] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165] at FF_X12_Y3_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][165] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][165], GND);


--X1_acq_data_in_pipe_reg[0][163] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][163] at FF_X3_Y7_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][163] = AMPP_FUNCTION(A1L40, X1L266);


--X1_acq_data_in_pipe_reg[1][164] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][164] at FF_X3_Y7_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][164] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][164], GND);


--X1_acq_data_in_pipe_reg[2][165] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][165] at FF_X12_Y3_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][165] = AMPP_FUNCTION(A1L40, X1L1342);


--X1_acq_data_in_pipe_reg[3][166] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166] at FF_X6_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][166] = AMPP_FUNCTION(A1L40, X1L1890);


--X1_acq_data_in_pipe_reg[0][164] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][164] at FF_X3_Y7_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][164] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[164], GND);


--X1_acq_data_in_pipe_reg[1][165] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][165] at FF_X12_Y3_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][165] = AMPP_FUNCTION(A1L40, X1L816);


--X1_acq_data_in_pipe_reg[2][166] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][166] at FF_X6_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][166] = AMPP_FUNCTION(A1L40, X1L1344);


--X1_acq_data_in_pipe_reg[3][167] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167] at FF_X11_Y7_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][167] = AMPP_FUNCTION(A1L40, X1L1892);


--X1_acq_data_in_pipe_reg[0][165] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][165] at FF_X12_Y3_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][165] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[165], GND);


--X1_acq_data_in_pipe_reg[1][166] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][166] at FF_X6_Y8_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][166] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][166], GND);


--X1_acq_data_in_pipe_reg[2][167] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][167] at FF_X11_Y7_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][167] = AMPP_FUNCTION(A1L40, X1L1346);


--X1_acq_data_in_pipe_reg[3][168] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168] at FF_X3_Y7_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][168] = AMPP_FUNCTION(A1L40, X1L1894);


--X1_acq_data_in_pipe_reg[0][166] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][166] at FF_X6_Y8_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][166] = AMPP_FUNCTION(A1L40, X1L270);


--X1_acq_data_in_pipe_reg[1][167] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][167] at FF_X11_Y7_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][167] = AMPP_FUNCTION(A1L40, X1L819);


--X1_acq_data_in_pipe_reg[2][168] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][168] at FF_X3_Y7_N28
--register power-up is low

X1_acq_data_in_pipe_reg[2][168] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][168], GND);


--X1_acq_data_in_pipe_reg[3][169] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169] at FF_X3_Y7_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][169] = AMPP_FUNCTION(A1L40, X1L1896);


--X1_acq_data_in_pipe_reg[0][167] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][167] at FF_X11_Y7_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][167] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[167], GND);


--X1_acq_data_in_pipe_reg[1][168] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][168] at FF_X3_Y7_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][168] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][168], GND);


--X1_acq_data_in_pipe_reg[2][169] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][169] at FF_X3_Y7_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][169] = AMPP_FUNCTION(A1L40, X1L1349);


--X1_acq_data_in_pipe_reg[3][170] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170] at FF_X7_Y8_N43
--register power-up is low

X1_acq_data_in_pipe_reg[3][170] = AMPP_FUNCTION(A1L40, X1L1898);


--X1_acq_data_in_pipe_reg[0][168] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][168] at FF_X3_Y7_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][168] = AMPP_FUNCTION(A1L40, X1L273);


--X1_acq_data_in_pipe_reg[1][169] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][169] at FF_X3_Y7_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][169] = AMPP_FUNCTION(A1L40, X1L822);


--X1_acq_data_in_pipe_reg[2][170] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][170] at FF_X7_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][170] = AMPP_FUNCTION(A1L40, X1L1351);


--X1_acq_data_in_pipe_reg[3][171] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171] at FF_X1_Y8_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][171] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][171], GND);


--X1_acq_data_in_pipe_reg[0][169] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][169] at FF_X3_Y7_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][169] = AMPP_FUNCTION(A1L40, X1L275);


--X1_acq_data_in_pipe_reg[1][170] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][170] at FF_X7_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][170] = AMPP_FUNCTION(A1L40, X1L824);


--X1_acq_data_in_pipe_reg[2][171] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][171] at FF_X1_Y8_N49
--register power-up is low

X1_acq_data_in_pipe_reg[2][171] = AMPP_FUNCTION(A1L40, X1L1353);


--X1_acq_data_in_pipe_reg[3][172] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172] at FF_X1_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][172] = AMPP_FUNCTION(A1L40, X1L1901);


--X1_acq_data_in_pipe_reg[0][170] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][170] at FF_X15_Y4_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][170] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[170], GND);


--X1_acq_data_in_pipe_reg[1][171] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][171] at FF_X1_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][171] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][171], GND);


--X1_acq_data_in_pipe_reg[2][172] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][172] at FF_X1_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][172] = AMPP_FUNCTION(A1L40, X1L1355);


--X1_acq_data_in_pipe_reg[3][173] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173] at FF_X1_Y8_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][173] = AMPP_FUNCTION(A1L40, X1L1903);


--X1_acq_data_in_pipe_reg[0][171] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][171] at FF_X1_Y8_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][171] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[171], GND);


--X1_acq_data_in_pipe_reg[1][172] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][172] at FF_X1_Y8_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][172] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][172], GND);


--X1_acq_data_in_pipe_reg[2][173] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][173] at FF_X1_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][173] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][173], GND);


--X1_acq_data_in_pipe_reg[3][174] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][174] at FF_X3_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][174] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][174], GND);


--X1_acq_data_in_pipe_reg[0][172] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][172] at FF_X1_Y8_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][172] = AMPP_FUNCTION(A1L40, X1L279);


--X1_acq_data_in_pipe_reg[1][173] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][173] at FF_X1_Y8_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][173] = AMPP_FUNCTION(A1L40, X1L828);


--X1_acq_data_in_pipe_reg[2][174] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][174] at FF_X3_Y8_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][174] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][174], GND);


--X1_acq_data_in_pipe_reg[3][175] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175] at FF_X3_Y8_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][175] = AMPP_FUNCTION(A1L40, X1L1906);


--X1_acq_data_in_pipe_reg[0][173] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][173] at FF_X1_Y8_N25
--register power-up is low

X1_acq_data_in_pipe_reg[0][173] = AMPP_FUNCTION(A1L40, X1L281);


--X1_acq_data_in_pipe_reg[1][174] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][174] at FF_X3_Y8_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][174] = AMPP_FUNCTION(A1L40, X1L830);


--X1_acq_data_in_pipe_reg[2][175] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][175] at FF_X3_Y8_N28
--register power-up is low

X1_acq_data_in_pipe_reg[2][175] = AMPP_FUNCTION(A1L40, X1L1359);


--X1_acq_data_in_pipe_reg[3][176] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176] at FF_X3_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][176] = AMPP_FUNCTION(A1L40, X1L1908);


--X1_acq_data_in_pipe_reg[0][174] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][174] at FF_X3_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][174] = AMPP_FUNCTION(A1L40, X1L283);


--X1_acq_data_in_pipe_reg[1][175] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][175] at FF_X3_Y8_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][175] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][175], GND);


--X1_acq_data_in_pipe_reg[2][176] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][176] at FF_X3_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][176] = AMPP_FUNCTION(A1L40, X1L1361);


--X1_acq_data_in_pipe_reg[3][177] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177] at FF_X3_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][177] = AMPP_FUNCTION(A1L40, X1L1910);


--X1_acq_data_in_pipe_reg[0][175] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][175] at FF_X3_Y8_N46
--register power-up is low

X1_acq_data_in_pipe_reg[0][175] = AMPP_FUNCTION(A1L40, X1L285);


--X1_acq_data_in_pipe_reg[1][176] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][176] at FF_X3_Y8_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][176] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][176], GND);


--X1_acq_data_in_pipe_reg[2][177] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][177] at FF_X3_Y8_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][177] = AMPP_FUNCTION(A1L40, X1L1363);


--X1_acq_data_in_pipe_reg[3][178] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178] at FF_X15_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][178] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][178], GND);


--X1_acq_data_in_pipe_reg[0][176] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][176] at FF_X3_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][176] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[176], GND);


--X1_acq_data_in_pipe_reg[1][177] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][177] at FF_X3_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][177] = AMPP_FUNCTION(A1L40, X1L834);


--X1_acq_data_in_pipe_reg[2][178] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][178] at FF_X15_Y8_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][178] = AMPP_FUNCTION(A1L40, X1L1365);


--X1_acq_data_in_pipe_reg[3][179] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179] at FF_X1_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][179] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][179], GND);


--X1_acq_data_in_pipe_reg[0][177] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][177] at FF_X3_Y8_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][177] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[177], GND);


--X1_acq_data_in_pipe_reg[1][178] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][178] at FF_X15_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][178] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][178], GND);


--X1_acq_data_in_pipe_reg[2][179] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][179] at FF_X1_Y8_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][179] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][179], GND);


--X1_acq_data_in_pipe_reg[3][180] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180] at FF_X3_Y3_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][180] = AMPP_FUNCTION(A1L40, X1L1914);


--X1_acq_data_in_pipe_reg[0][178] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][178] at FF_X15_Y8_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][178] = AMPP_FUNCTION(A1L40, X1L289);


--X1_acq_data_in_pipe_reg[1][179] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][179] at FF_X1_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][179] = AMPP_FUNCTION(A1L40, X1L837);


--X1_acq_data_in_pipe_reg[2][180] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][180] at FF_X3_Y3_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][180] = AMPP_FUNCTION(A1L40, X1L1368);


--X1_acq_data_in_pipe_reg[3][181] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][181] at FF_X6_Y8_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][181] = AMPP_FUNCTION(A1L40, X1L1916);


--X1_acq_data_in_pipe_reg[0][179] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][179] at FF_X1_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][179] = AMPP_FUNCTION(A1L40, X1L291);


--X1_acq_data_in_pipe_reg[1][180] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][180] at FF_X3_Y3_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][180] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][180], GND);


--X1_acq_data_in_pipe_reg[2][181] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][181] at FF_X6_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][181] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][181], GND);


--X1_acq_data_in_pipe_reg[3][182] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182] at FF_X11_Y3_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][182] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][182], GND);


--X1_acq_data_in_pipe_reg[0][180] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][180] at FF_X3_Y3_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][180] = AMPP_FUNCTION(A1L40, X1L293);


--X1_acq_data_in_pipe_reg[1][181] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][181] at FF_X6_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][181] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][181], GND);


--X1_acq_data_in_pipe_reg[2][182] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][182] at FF_X11_Y3_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][182] = AMPP_FUNCTION(A1L40, X1L1371);


--X1_acq_data_in_pipe_reg[3][183] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][183] at FF_X1_Y2_N13
--register power-up is low

X1_acq_data_in_pipe_reg[3][183] = AMPP_FUNCTION(A1L40, X1L1919);


--X1_acq_data_in_pipe_reg[0][181] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][181] at FF_X6_Y8_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][181] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[181], GND);


--X1_acq_data_in_pipe_reg[1][182] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][182] at FF_X11_Y3_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][182] = AMPP_FUNCTION(A1L40, X1L841);


--X1_acq_data_in_pipe_reg[2][183] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][183] at FF_X1_Y2_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][183] = AMPP_FUNCTION(A1L40, X1L1373);


--X1_acq_data_in_pipe_reg[3][184] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184] at FF_X15_Y13_N28
--register power-up is low

X1_acq_data_in_pipe_reg[3][184] = AMPP_FUNCTION(A1L40, X1L1921);


--X1_acq_data_in_pipe_reg[0][182] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182] at FF_X11_Y3_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][182] = AMPP_FUNCTION(A1L40, X1L296);


--X1_acq_data_in_pipe_reg[1][183] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][183] at FF_X1_Y2_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][183] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][183], GND);


--X1_acq_data_in_pipe_reg[2][184] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][184] at FF_X16_Y13_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][184] = AMPP_FUNCTION(A1L40, X1L1375);


--X1_acq_data_in_pipe_reg[3][185] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][185] at FF_X7_Y8_N58
--register power-up is low

X1_acq_data_in_pipe_reg[3][185] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][185], GND);


--X1_acq_data_in_pipe_reg[0][183] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][183] at FF_X1_Y2_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][183] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[183], GND);


--X1_acq_data_in_pipe_reg[1][184] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][184] at FF_X16_Y13_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][184] = AMPP_FUNCTION(A1L40, X1L844);


--X1_acq_data_in_pipe_reg[2][185] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][185] at FF_X7_Y8_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][185] = AMPP_FUNCTION(A1L40, X1L1377);


--X1_acq_data_in_pipe_reg[3][186] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186] at FF_X11_Y4_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][186] = AMPP_FUNCTION(A1L40, X1L1924);


--X1_acq_data_in_pipe_reg[0][184] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][184] at FF_X16_Y13_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][184] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[184], GND);


--X1_acq_data_in_pipe_reg[1][185] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][185] at FF_X7_Y8_N55
--register power-up is low

X1_acq_data_in_pipe_reg[1][185] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][185], GND);


--X1_acq_data_in_pipe_reg[2][186] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][186] at FF_X11_Y4_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][186] = AMPP_FUNCTION(A1L40, X1L1379);


--X1_acq_data_in_pipe_reg[3][187] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][187] at FF_X15_Y2_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][187] = AMPP_FUNCTION(A1L40, X1L1926);


--X1_acq_data_in_pipe_reg[0][185] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][185] at FF_X7_Y8_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][185] = AMPP_FUNCTION(A1L40, X1L300);


--X1_acq_data_in_pipe_reg[1][186] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][186] at FF_X11_Y4_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][186] = AMPP_FUNCTION(A1L40, X1L847);


--X1_acq_data_in_pipe_reg[2][187] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][187] at FF_X15_Y2_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][187] = AMPP_FUNCTION(A1L40, X1L1381);


--X1_acq_data_in_pipe_reg[3][188] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188] at FF_X10_Y7_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][188] = AMPP_FUNCTION(A1L40, X1L1928);


--X1_acq_data_in_pipe_reg[0][186] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][186] at FF_X11_Y4_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][186] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[186], GND);


--X1_acq_data_in_pipe_reg[1][187] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][187] at FF_X15_Y2_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][187] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][187], GND);


--X1_acq_data_in_pipe_reg[2][188] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][188] at FF_X10_Y7_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][188] = AMPP_FUNCTION(A1L40, X1L1383);


--X1_acq_data_in_pipe_reg[3][189] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189] at FF_X4_Y2_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][189] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][189], GND);


--X1_acq_data_in_pipe_reg[0][187] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187] at FF_X15_Y2_N52
--register power-up is low

X1_acq_data_in_pipe_reg[0][187] = AMPP_FUNCTION(A1L40, X1L303);


--X1_acq_data_in_pipe_reg[1][188] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][188] at FF_X10_Y7_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][188] = AMPP_FUNCTION(A1L40, X1L850);


--X1_acq_data_in_pipe_reg[2][189] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][189] at FF_X4_Y2_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][189] = AMPP_FUNCTION(A1L40, X1L1385);


--X1_acq_data_in_pipe_reg[3][190] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190] at FF_X12_Y3_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][190] = AMPP_FUNCTION(A1L40, X1L1931);


--X1_acq_data_in_pipe_reg[0][188] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][188] at FF_X10_Y7_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][188] = AMPP_FUNCTION(A1L40, X1L305);


--X1_acq_data_in_pipe_reg[1][189] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189] at FF_X4_Y2_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][189] = AMPP_FUNCTION(A1L40, X1L852);


--X1_acq_data_in_pipe_reg[2][190] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][190] at FF_X12_Y3_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][190] = AMPP_FUNCTION(A1L40, X1L1387);


--X1_acq_data_in_pipe_reg[3][191] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191] at FF_X15_Y2_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][191] = AMPP_FUNCTION(A1L40, X1L1933);


--X1_acq_data_in_pipe_reg[0][189] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189] at FF_X4_Y2_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][189] = AMPP_FUNCTION(A1L40, X1L307);


--X1_acq_data_in_pipe_reg[1][190] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][190] at FF_X12_Y3_N28
--register power-up is low

X1_acq_data_in_pipe_reg[1][190] = AMPP_FUNCTION(A1L40, X1L854);


--X1_acq_data_in_pipe_reg[2][191] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][191] at FF_X15_Y2_N25
--register power-up is low

X1_acq_data_in_pipe_reg[2][191] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][191], GND);


--X1_acq_data_in_pipe_reg[3][192] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192] at FF_X13_Y9_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][192] = AMPP_FUNCTION(A1L40, X1L1935);


--X1_acq_data_in_pipe_reg[0][190] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][190] at FF_X12_Y3_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][190] = AMPP_FUNCTION(A1L40, X1L309);


--X1_acq_data_in_pipe_reg[1][191] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][191] at FF_X15_Y2_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][191] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][191], GND);


--X1_acq_data_in_pipe_reg[2][192] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][192] at FF_X13_Y9_N28
--register power-up is low

X1_acq_data_in_pipe_reg[2][192] = AMPP_FUNCTION(A1L40, X1L1390);


--X1_acq_data_in_pipe_reg[3][193] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193] at FF_X12_Y4_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][193] = AMPP_FUNCTION(A1L40, X1L1937);


--X1_acq_data_in_pipe_reg[0][191] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][191] at FF_X15_Y2_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][191] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[191], GND);


--X1_acq_data_in_pipe_reg[1][192] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][192] at FF_X13_Y9_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][192] = AMPP_FUNCTION(A1L40, X1L857);


--X1_acq_data_in_pipe_reg[2][193] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][193] at FF_X13_Y4_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][193] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][193], GND);


--X1_acq_data_in_pipe_reg[3][194] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][194] at FF_X10_Y7_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][194] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][194], GND);


--X1_acq_data_in_pipe_reg[0][192] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][192] at FF_X13_Y9_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][192] = AMPP_FUNCTION(A1L40, X1L312);


--X1_acq_data_in_pipe_reg[1][193] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][193] at FF_X13_Y4_N40
--register power-up is low

X1_acq_data_in_pipe_reg[1][193] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][193], GND);


--X1_acq_data_in_pipe_reg[2][194] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][194] at FF_X10_Y7_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][194] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][194], GND);


--X1_acq_data_in_pipe_reg[3][195] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195] at FF_X9_Y11_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][195] = AMPP_FUNCTION(A1L40, X1L1940);


--X1_acq_data_in_pipe_reg[0][193] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][193] at FF_X13_Y4_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][193] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[193], GND);


--X1_acq_data_in_pipe_reg[1][194] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194] at FF_X10_Y7_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][194] = AMPP_FUNCTION(A1L40, X1L860);


--X1_acq_data_in_pipe_reg[2][195] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][195] at FF_X9_Y11_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][195] = AMPP_FUNCTION(A1L40, X1L1394);


--X1_acq_data_in_pipe_reg[3][196] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196] at FF_X12_Y3_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][196] = AMPP_FUNCTION(A1L40, X1L1942);


--X1_acq_data_in_pipe_reg[0][194] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][194] at FF_X10_Y7_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][194] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[194], GND);


--X1_acq_data_in_pipe_reg[1][195] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][195] at FF_X9_Y11_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][195] = AMPP_FUNCTION(A1L40, X1L862);


--X1_acq_data_in_pipe_reg[2][196] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][196] at FF_X12_Y3_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][196] = AMPP_FUNCTION(A1L40, X1L1396);


--X1_acq_data_in_pipe_reg[3][197] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197] at FF_X12_Y4_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][197] = AMPP_FUNCTION(A1L40, X1L1944);


--X1_acq_data_in_pipe_reg[0][195] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][195] at FF_X9_Y11_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][195] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[195], GND);


--X1_acq_data_in_pipe_reg[1][196] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][196] at FF_X12_Y3_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][196] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][196], GND);


--X1_acq_data_in_pipe_reg[2][197] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][197] at FF_X12_Y4_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][197] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][197], GND);


--X1_acq_data_in_pipe_reg[3][198] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198] at FF_X11_Y7_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][198] = AMPP_FUNCTION(A1L40, X1L1946);


--X1_acq_data_in_pipe_reg[0][196] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][196] at FF_X12_Y3_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][196] = AMPP_FUNCTION(A1L40, X1L317);


--X1_acq_data_in_pipe_reg[1][197] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][197] at FF_X13_Y4_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][197] = AMPP_FUNCTION(A1L40, X1L865);


--X1_acq_data_in_pipe_reg[2][198] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][198] at FF_X11_Y7_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][198] = AMPP_FUNCTION(A1L40, X1L1399);


--X1_acq_data_in_pipe_reg[3][199] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199] at FF_X2_Y8_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][199] = AMPP_FUNCTION(A1L40, X1L1948);


--X1_acq_data_in_pipe_reg[0][197] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][197] at FF_X13_Y4_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][197] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[197], GND);


--X1_acq_data_in_pipe_reg[1][198] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][198] at FF_X11_Y7_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][198] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][198], GND);


--X1_acq_data_in_pipe_reg[2][199] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][199] at FF_X2_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][199] = AMPP_FUNCTION(A1L40, X1L1401);


--X1_acq_data_in_pipe_reg[3][200] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200] at FF_X15_Y12_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][200] = AMPP_FUNCTION(A1L40, X1L1950);


--X1_acq_data_in_pipe_reg[0][198] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198] at FF_X11_Y7_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][198] = AMPP_FUNCTION(A1L40, X1L320);


--X1_acq_data_in_pipe_reg[1][199] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][199] at FF_X2_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][199] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][199], GND);


--X1_acq_data_in_pipe_reg[2][200] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][200] at FF_X15_Y12_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][200] = AMPP_FUNCTION(A1L40, X1L1403);


--X1_acq_data_in_pipe_reg[3][201] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201] at FF_X4_Y11_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][201] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][201], GND);


--X1_acq_data_in_pipe_reg[0][199] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][199] at FF_X2_Y8_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][199] = AMPP_FUNCTION(A1L40, X1L322);


--X1_acq_data_in_pipe_reg[1][200] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][200] at FF_X15_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][200] = AMPP_FUNCTION(A1L40, X1L869);


--X1_acq_data_in_pipe_reg[2][201] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][201] at FF_X4_Y11_N37
--register power-up is low

X1_acq_data_in_pipe_reg[2][201] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][201], GND);


--X1_acq_data_in_pipe_reg[3][202] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202] at FF_X8_Y13_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][202] = AMPP_FUNCTION(A1L40, X1L1953);


--X1_acq_data_in_pipe_reg[0][200] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][200] at FF_X15_Y12_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][200] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[200], GND);


--X1_acq_data_in_pipe_reg[1][201] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][201] at FF_X4_Y11_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][201] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][201], GND);


--X1_acq_data_in_pipe_reg[2][202] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][202] at FF_X8_Y13_N22
--register power-up is low

X1_acq_data_in_pipe_reg[2][202] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][202], GND);


--X1_acq_data_in_pipe_reg[3][203] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203] at FF_X12_Y12_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][203] = AMPP_FUNCTION(A1L40, X1L1955);


--X1_acq_data_in_pipe_reg[0][201] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][201] at FF_X4_Y11_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][201] = AMPP_FUNCTION(A1L40, X1L325);


--X1_acq_data_in_pipe_reg[1][202] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][202] at FF_X8_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][202] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][202], GND);


--X1_acq_data_in_pipe_reg[2][203] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][203] at FF_X12_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][203] = AMPP_FUNCTION(A1L40, X1L1407);


--X1_acq_data_in_pipe_reg[3][204] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][204] at FF_X15_Y13_N46
--register power-up is low

X1_acq_data_in_pipe_reg[3][204] = AMPP_FUNCTION(A1L40, X1L1957);


--X1_acq_data_in_pipe_reg[0][202] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][202] at FF_X8_Y13_N40
--register power-up is low

X1_acq_data_in_pipe_reg[0][202] = AMPP_FUNCTION(A1L40, X1L327);


--X1_acq_data_in_pipe_reg[1][203] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][203] at FF_X12_Y12_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][203] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][203], GND);


--X1_acq_data_in_pipe_reg[2][204] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][204] at FF_X16_Y16_N58
--register power-up is low

X1_acq_data_in_pipe_reg[2][204] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][204], GND);


--X1_acq_data_in_pipe_reg[3][205] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205] at FF_X10_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][205] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][205], GND);


--X1_acq_data_in_pipe_reg[0][203] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][203] at FF_X12_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][203] = AMPP_FUNCTION(A1L40, X1L329);


--X1_acq_data_in_pipe_reg[1][204] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][204] at FF_X16_Y16_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][204] = AMPP_FUNCTION(A1L40, X1L874);


--X1_acq_data_in_pipe_reg[2][205] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][205] at FF_X10_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][205] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][205], GND);


--X1_acq_data_in_pipe_reg[3][206] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206] at FF_X16_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][206] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][206], GND);


--X1_acq_data_in_pipe_reg[0][204] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][204] at FF_X16_Y16_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][204] = AMPP_FUNCTION(A1L40, X1L331);


--X1_acq_data_in_pipe_reg[1][205] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][205] at FF_X10_Y13_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][205] = AMPP_FUNCTION(A1L40, X1L876);


--X1_acq_data_in_pipe_reg[2][206] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][206] at FF_X16_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][206] = AMPP_FUNCTION(A1L40, X1L1411);


--X1_acq_data_in_pipe_reg[3][207] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207] at FF_X12_Y12_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][207] = AMPP_FUNCTION(A1L40, X1L1961);


--X1_acq_data_in_pipe_reg[0][205] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][205] at FF_X10_Y13_N19
--register power-up is low

X1_acq_data_in_pipe_reg[0][205] = AMPP_FUNCTION(A1L40, X1L333);


--X1_acq_data_in_pipe_reg[1][206] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][206] at FF_X16_Y12_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][206] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][206], GND);


--X1_acq_data_in_pipe_reg[2][207] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][207] at FF_X12_Y12_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][207] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][207], GND);


--X1_acq_data_in_pipe_reg[3][208] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208] at FF_X4_Y11_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][208] = AMPP_FUNCTION(A1L40, X1L1963);


--X1_acq_data_in_pipe_reg[0][206] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][206] at FF_X16_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][206] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[206], GND);


--X1_acq_data_in_pipe_reg[1][207] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][207] at FF_X12_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][207] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][207], GND);


--X1_acq_data_in_pipe_reg[2][208] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][208] at FF_X4_Y11_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][208] = AMPP_FUNCTION(A1L40, X1L1414);


--X1_acq_data_in_pipe_reg[3][209] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209] at FF_X8_Y13_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][209] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][209], GND);


--X1_acq_data_in_pipe_reg[0][207] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][207] at FF_X12_Y12_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][207] = AMPP_FUNCTION(A1L40, X1L336);


--X1_acq_data_in_pipe_reg[1][208] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][208] at FF_X4_Y11_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][208] = AMPP_FUNCTION(A1L40, X1L880);


--X1_acq_data_in_pipe_reg[2][209] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][209] at FF_X8_Y13_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][209] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][209], GND);


--X1_acq_data_in_pipe_reg[3][210] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210] at FF_X13_Y16_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][210] = AMPP_FUNCTION(A1L40, X1L1966);


--X1_acq_data_in_pipe_reg[0][208] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][208] at FF_X4_Y11_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][208] = AMPP_FUNCTION(A1L40, X1L338);


--X1_acq_data_in_pipe_reg[1][209] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209] at FF_X8_Y13_N55
--register power-up is low

X1_acq_data_in_pipe_reg[1][209] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][209], GND);


--X1_acq_data_in_pipe_reg[2][210] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210] at FF_X13_Y16_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][210] = AMPP_FUNCTION(A1L40, X1L1417);


--X1_acq_data_in_pipe_reg[3][211] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211] at FF_X12_Y11_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][211] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][211], GND);


--X1_acq_data_in_pipe_reg[0][209] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][209] at FF_X8_Y13_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][209] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[209], GND);


--X1_acq_data_in_pipe_reg[1][210] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][210] at FF_X13_Y16_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][210] = AMPP_FUNCTION(A1L40, X1L883);


--X1_acq_data_in_pipe_reg[2][211] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211] at FF_X12_Y11_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][211] = AMPP_FUNCTION(A1L40, X1L1419);


--X1_acq_data_in_pipe_reg[3][212] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212] at FF_X17_Y12_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][212] = AMPP_FUNCTION(A1L40, X1L1969);


--X1_acq_data_in_pipe_reg[0][210] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][210] at FF_X13_Y16_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][210] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[210], GND);


--X1_acq_data_in_pipe_reg[1][211] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][211] at FF_X12_Y11_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][211] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][211], GND);


--X1_acq_data_in_pipe_reg[2][212] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212] at FF_X17_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][212] = AMPP_FUNCTION(A1L40, X1L1421);


--X1_acq_data_in_pipe_reg[3][213] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213] at FF_X12_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][213] = AMPP_FUNCTION(A1L40, X1L1971);


--X1_acq_data_in_pipe_reg[0][211] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][211] at FF_X12_Y11_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][211] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[211], GND);


--X1_acq_data_in_pipe_reg[1][212] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][212] at FF_X17_Y12_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][212] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][212], GND);


--X1_acq_data_in_pipe_reg[2][213] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][213] at FF_X12_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][213] = AMPP_FUNCTION(A1L40, X1L1423);


--X1_acq_data_in_pipe_reg[3][214] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214] at FF_X10_Y11_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][214] = AMPP_FUNCTION(A1L40, X1L1973);


--X1_acq_data_in_pipe_reg[0][212] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][212] at FF_X17_Y12_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][212] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[212], GND);


--X1_acq_data_in_pipe_reg[1][213] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][213] at FF_X12_Y12_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][213] = AMPP_FUNCTION(A1L40, X1L887);


--X1_acq_data_in_pipe_reg[2][214] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][214] at FF_X10_Y11_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][214] = AMPP_FUNCTION(A1L40, X1L1425);


--X1_acq_data_in_pipe_reg[3][215] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215] at FF_X15_Y9_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][215] = AMPP_FUNCTION(A1L40, X1L1975);


--X1_acq_data_in_pipe_reg[0][213] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][213] at FF_X12_Y12_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][213] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[213], GND);


--X1_acq_data_in_pipe_reg[1][214] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][214] at FF_X10_Y11_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][214] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][214], GND);


--X1_acq_data_in_pipe_reg[2][215] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][215] at FF_X19_Y5_N10
--register power-up is low

X1_acq_data_in_pipe_reg[2][215] = AMPP_FUNCTION(A1L40, X1L1427);


--X1_acq_data_in_pipe_reg[3][216] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216] at FF_X10_Y13_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][216] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][216], GND);


--X1_acq_data_in_pipe_reg[0][214] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][214] at FF_X10_Y11_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][214] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[214], GND);


--X1_acq_data_in_pipe_reg[1][215] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][215] at FF_X19_Y5_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][215] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][215], GND);


--X1_acq_data_in_pipe_reg[2][216] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][216] at FF_X10_Y13_N52
--register power-up is low

X1_acq_data_in_pipe_reg[2][216] = AMPP_FUNCTION(A1L40, X1L1429);


--X1_acq_data_in_pipe_reg[3][217] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][217] at FF_X6_Y14_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][217] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][217], GND);


--X1_acq_data_in_pipe_reg[0][215] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][215] at FF_X19_Y5_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][215] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[215], GND);


--X1_acq_data_in_pipe_reg[1][216] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][216] at FF_X10_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][216] = AMPP_FUNCTION(A1L40, X1L891);


--X1_acq_data_in_pipe_reg[2][217] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][217] at FF_X6_Y14_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][217] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][217], GND);


--X1_acq_data_in_pipe_reg[3][218] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218] at FF_X10_Y12_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][218] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][218], GND);


--X1_acq_data_in_pipe_reg[0][216] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][216] at FF_X10_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][216] = AMPP_FUNCTION(A1L40, X1L347);


--X1_acq_data_in_pipe_reg[1][217] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][217] at FF_X6_Y14_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][217] = AMPP_FUNCTION(A1L40, X1L893);


--X1_acq_data_in_pipe_reg[2][218] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][218] at FF_X10_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][218] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][218], GND);


--X1_acq_data_in_pipe_reg[3][219] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219] at FF_X12_Y11_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][219] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][219], GND);


--X1_acq_data_in_pipe_reg[0][217] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][217] at FF_X6_Y14_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][217] = AMPP_FUNCTION(A1L40, X1L349);


--X1_acq_data_in_pipe_reg[1][218] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][218] at FF_X10_Y12_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][218] = AMPP_FUNCTION(A1L40, X1L895);


--X1_acq_data_in_pipe_reg[2][219] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][219] at FF_X12_Y11_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][219] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][219], GND);


--X1_acq_data_in_pipe_reg[3][220] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][220] at FF_X16_Y9_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][220] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][220], GND);


--X1_acq_data_in_pipe_reg[0][218] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][218] at FF_X10_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][218] = AMPP_FUNCTION(A1L40, X1L351);


--X1_acq_data_in_pipe_reg[1][219] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219] at FF_X12_Y11_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][219] = AMPP_FUNCTION(A1L40, X1L897);


--X1_acq_data_in_pipe_reg[2][220] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][220] at FF_X16_Y9_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][220] = AMPP_FUNCTION(A1L40, X1L1434);


--X1_acq_data_in_pipe_reg[3][221] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][221] at FF_X15_Y10_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][221] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][221], GND);


--X1_acq_data_in_pipe_reg[0][219] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][219] at FF_X12_Y11_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][219] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[219], GND);


--X1_acq_data_in_pipe_reg[1][220] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][220] at FF_X16_Y9_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][220] = AMPP_FUNCTION(A1L40, X1L899);


--X1_acq_data_in_pipe_reg[2][221] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][221] at FF_X15_Y10_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][221] = AMPP_FUNCTION(A1L40, X1L1436);


--X1_acq_data_in_pipe_reg[3][222] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][222] at FF_X9_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][222] = AMPP_FUNCTION(A1L40, X1L1983);


--X1_acq_data_in_pipe_reg[0][220] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][220] at FF_X16_Y9_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][220] = AMPP_FUNCTION(A1L40, X1L354);


--X1_acq_data_in_pipe_reg[1][221] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][221] at FF_X15_Y10_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][221] = AMPP_FUNCTION(A1L40, X1L901);


--X1_acq_data_in_pipe_reg[2][222] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][222] at FF_X9_Y12_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][222] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][222], GND);


--X1_acq_data_in_pipe_reg[3][223] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223] at FF_X9_Y12_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][223] = AMPP_FUNCTION(A1L40, X1L1985);


--X1_acq_data_in_pipe_reg[0][221] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][221] at FF_X15_Y10_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][221] = AMPP_FUNCTION(A1L40, X1L356);


--X1_acq_data_in_pipe_reg[1][222] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][222] at FF_X9_Y12_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][222] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][222], GND);


--X1_acq_data_in_pipe_reg[2][223] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223] at FF_X9_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][223] = AMPP_FUNCTION(A1L40, X1L1439);


--X1_acq_data_in_pipe_reg[3][224] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224] at FF_X15_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][224] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][224], GND);


--X1_acq_data_in_pipe_reg[0][222] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][222] at FF_X9_Y12_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][222] = AMPP_FUNCTION(A1L40, X1L358);


--X1_acq_data_in_pipe_reg[1][223] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223] at FF_X9_Y12_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][223] = AMPP_FUNCTION(A1L40, X1L904);


--X1_acq_data_in_pipe_reg[2][224] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][224] at FF_X15_Y13_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][224] = AMPP_FUNCTION(A1L40, X1L1441);


--X1_acq_data_in_pipe_reg[3][225] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225] at FF_X18_Y10_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][225] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][225], GND);


--X1_acq_data_in_pipe_reg[0][223] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][223] at FF_X9_Y12_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][223] = AMPP_FUNCTION(A1L40, X1L360);


--X1_acq_data_in_pipe_reg[1][224] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][224] at FF_X15_Y13_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][224] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][224], GND);


--X1_acq_data_in_pipe_reg[2][225] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][225] at FF_X18_Y10_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][225] = AMPP_FUNCTION(A1L40, X1L1443);


--X1_acq_data_in_pipe_reg[3][226] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226] at FF_X10_Y13_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][226] = AMPP_FUNCTION(A1L40, X1L1989);


--X1_acq_data_in_pipe_reg[0][224] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][224] at FF_X11_Y8_N28
--register power-up is low

X1_acq_data_in_pipe_reg[0][224] = AMPP_FUNCTION(A1L40, X1L362);


--X1_acq_data_in_pipe_reg[1][225] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][225] at FF_X18_Y10_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][225] = AMPP_FUNCTION(A1L40, X1L907);


--X1_acq_data_in_pipe_reg[2][226] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][226] at FF_X10_Y13_N28
--register power-up is low

X1_acq_data_in_pipe_reg[2][226] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][226], GND);


--X1_acq_data_in_pipe_reg[3][227] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227] at FF_X15_Y11_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][227] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][227], GND);


--X1_acq_data_in_pipe_reg[0][225] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][225] at FF_X18_Y10_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][225] = AMPP_FUNCTION(A1L40, X1L364);


--X1_acq_data_in_pipe_reg[1][226] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][226] at FF_X10_Y13_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][226] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][226], GND);


--X1_acq_data_in_pipe_reg[2][227] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][227] at FF_X15_Y11_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][227] = AMPP_FUNCTION(A1L40, X1L1446);


--X1_acq_data_in_pipe_reg[3][228] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][228] at FF_X16_Y15_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][228] = AMPP_FUNCTION(A1L40, X1L1992);


--X1_acq_data_in_pipe_reg[0][226] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][226] at FF_X10_Y13_N43
--register power-up is low

X1_acq_data_in_pipe_reg[0][226] = AMPP_FUNCTION(A1L40, X1L366);


--X1_acq_data_in_pipe_reg[1][227] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][227] at FF_X15_Y11_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][227] = AMPP_FUNCTION(A1L40, X1L910);


--X1_acq_data_in_pipe_reg[2][228] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][228] at FF_X16_Y15_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][228] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][228], GND);


--X1_acq_data_in_pipe_reg[3][229] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229] at FF_X10_Y13_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][229] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][229], GND);


--X1_acq_data_in_pipe_reg[0][227] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][227] at FF_X15_Y11_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][227] = AMPP_FUNCTION(A1L40, X1L368);


--X1_acq_data_in_pipe_reg[1][228] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][228] at FF_X16_Y15_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][228] = AMPP_FUNCTION(A1L40, X1L912);


--X1_acq_data_in_pipe_reg[2][229] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][229] at FF_X10_Y13_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][229] = AMPP_FUNCTION(A1L40, X1L1449);


--X1_acq_data_in_pipe_reg[3][230] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230] at FF_X13_Y17_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][230] = AMPP_FUNCTION(A1L40, X1L1995);


--X1_acq_data_in_pipe_reg[0][228] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][228] at FF_X16_Y15_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][228] = AMPP_FUNCTION(A1L40, X1L370);


--X1_acq_data_in_pipe_reg[1][229] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229] at FF_X10_Y13_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][229] = AMPP_FUNCTION(A1L40, X1L914);


--X1_acq_data_in_pipe_reg[2][230] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][230] at FF_X13_Y17_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][230] = AMPP_FUNCTION(A1L40, X1L1451);


--X1_acq_data_in_pipe_reg[3][231] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231] at FF_X15_Y13_N10
--register power-up is low

X1_acq_data_in_pipe_reg[3][231] = AMPP_FUNCTION(A1L40, X1L1997);


--X1_acq_data_in_pipe_reg[0][229] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229] at FF_X10_Y13_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][229] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[229], GND);


--X1_acq_data_in_pipe_reg[1][230] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][230] at FF_X8_Y8_N40
--register power-up is low

X1_acq_data_in_pipe_reg[1][230] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][230], GND);


--X1_acq_data_in_pipe_reg[2][231] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][231] at FF_X15_Y13_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][231] = AMPP_FUNCTION(A1L40, X1L1453);


--X1_acq_data_in_pipe_reg[3][232] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232] at FF_X16_Y15_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][232] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][232], GND);


--X1_acq_data_in_pipe_reg[0][230] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][230] at FF_X8_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][230] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[230], GND);


--X1_acq_data_in_pipe_reg[1][231] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][231] at FF_X15_Y13_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][231] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][231], GND);


--X1_acq_data_in_pipe_reg[2][232] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][232] at FF_X16_Y15_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][232] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][232], GND);


--X1_acq_data_in_pipe_reg[3][233] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233] at FF_X16_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][233] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][233], GND);


--X1_acq_data_in_pipe_reg[0][231] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][231] at FF_X7_Y8_N22
--register power-up is low

X1_acq_data_in_pipe_reg[0][231] = AMPP_FUNCTION(A1L40, X1L374);


--X1_acq_data_in_pipe_reg[1][232] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][232] at FF_X16_Y15_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][232] = AMPP_FUNCTION(A1L40, X1L918);


--X1_acq_data_in_pipe_reg[2][233] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][233] at FF_X16_Y13_N37
--register power-up is low

X1_acq_data_in_pipe_reg[2][233] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][233], GND);


--X1_acq_data_in_pipe_reg[3][234] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234] at FF_X9_Y11_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][234] = AMPP_FUNCTION(A1L40, X1L2001);


--X1_acq_data_in_pipe_reg[0][232] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][232] at FF_X16_Y15_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][232] = AMPP_FUNCTION(A1L40, X1L376);


--X1_acq_data_in_pipe_reg[1][233] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][233] at FF_X16_Y13_N46
--register power-up is low

X1_acq_data_in_pipe_reg[1][233] = AMPP_FUNCTION(A1L40, X1L920);


--X1_acq_data_in_pipe_reg[2][234] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][234] at FF_X9_Y11_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][234] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][234], GND);


--X1_acq_data_in_pipe_reg[3][235] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][235] at FF_X16_Y15_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][235] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][235], GND);


--X1_acq_data_in_pipe_reg[0][233] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][233] at FF_X16_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][233] = AMPP_FUNCTION(A1L40, X1L378);


--X1_acq_data_in_pipe_reg[1][234] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][234] at FF_X9_Y11_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][234] = AMPP_FUNCTION(A1L40, X1L922);


--X1_acq_data_in_pipe_reg[2][235] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][235] at FF_X16_Y15_N1
--register power-up is low

X1_acq_data_in_pipe_reg[2][235] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][235], GND);


--X1_acq_data_in_pipe_reg[3][236] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236] at FF_X16_Y13_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][236] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][236], GND);


--X1_acq_data_in_pipe_reg[0][234] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][234] at FF_X9_Y11_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][234] = AMPP_FUNCTION(A1L40, X1L380);


--X1_acq_data_in_pipe_reg[1][235] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][235] at FF_X16_Y15_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][235] = AMPP_FUNCTION(A1L40, X1L924);


--X1_acq_data_in_pipe_reg[2][236] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][236] at FF_X16_Y13_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][236] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][236], GND);


--X1_acq_data_in_pipe_reg[3][237] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237] at FF_X8_Y12_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][237] = AMPP_FUNCTION(A1L40, X1L2005);


--X1_acq_data_in_pipe_reg[0][235] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][235] at FF_X16_Y15_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][235] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[235], GND);


--X1_acq_data_in_pipe_reg[1][236] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][236] at FF_X16_Y13_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][236] = AMPP_FUNCTION(A1L40, X1L926);


--X1_acq_data_in_pipe_reg[2][237] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][237] at FF_X8_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][237] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][237], GND);


--X1_acq_data_in_pipe_reg[3][238] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238] at FF_X13_Y17_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][238] = AMPP_FUNCTION(A1L40, X1L2007);


--X1_acq_data_in_pipe_reg[0][236] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][236] at FF_X16_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][236] = AMPP_FUNCTION(A1L40, X1L383);


--X1_acq_data_in_pipe_reg[1][237] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237] at FF_X8_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][237] = AMPP_FUNCTION(A1L40, X1L928);


--X1_acq_data_in_pipe_reg[2][238] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][238] at FF_X6_Y9_N28
--register power-up is low

X1_acq_data_in_pipe_reg[2][238] = AMPP_FUNCTION(A1L40, X1L1461);


--X1_acq_data_in_pipe_reg[3][239] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][239] at FF_X12_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][239] = AMPP_FUNCTION(A1L40, X1L2009);


--X1_acq_data_in_pipe_reg[0][237] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][237] at FF_X8_Y12_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][237] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[237], GND);


--X1_acq_data_in_pipe_reg[1][238] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][238] at FF_X6_Y9_N25
--register power-up is low

X1_acq_data_in_pipe_reg[1][238] = AMPP_FUNCTION(A1L40, X1L930);


--X1_acq_data_in_pipe_reg[2][239] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][239] at FF_X12_Y13_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][239] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][239], GND);


--X1_acq_data_in_pipe_reg[3][240] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][240] at FF_X6_Y9_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][240] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][240], GND);


--X1_acq_data_in_pipe_reg[0][238] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][238] at FF_X6_Y9_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][238] = AMPP_FUNCTION(A1L40, X1L386);


--X1_acq_data_in_pipe_reg[1][239] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][239] at FF_X12_Y13_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][239] = AMPP_FUNCTION(A1L40, X1L932);


--X1_acq_data_in_pipe_reg[2][240] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][240] at FF_X6_Y9_N7
--register power-up is low

X1_acq_data_in_pipe_reg[2][240] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][240], GND);


--X1_acq_data_in_pipe_reg[3][241] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241] at FF_X8_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][241] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][241], GND);


--X1_acq_data_in_pipe_reg[0][239] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][239] at FF_X12_Y13_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][239] = AMPP_FUNCTION(A1L40, X1L388);


--X1_acq_data_in_pipe_reg[1][240] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][240] at FF_X6_Y9_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][240] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][240], GND);


--X1_acq_data_in_pipe_reg[2][241] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241] at FF_X8_Y12_N52
--register power-up is low

X1_acq_data_in_pipe_reg[2][241] = AMPP_FUNCTION(A1L40, X1L1465);


--X1_acq_data_in_pipe_reg[3][242] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242] at FF_X6_Y11_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][242] = AMPP_FUNCTION(A1L40, X1L2013);


--X1_acq_data_in_pipe_reg[0][240] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240] at FF_X6_Y9_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][240] = AMPP_FUNCTION(A1L40, X1L390);


--X1_acq_data_in_pipe_reg[1][241] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][241] at FF_X8_Y12_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][241] = AMPP_FUNCTION(A1L40, X1L935);


--X1_acq_data_in_pipe_reg[2][242] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][242] at FF_X6_Y11_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][242] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][242], GND);


--X1_acq_data_in_pipe_reg[3][243] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243] at FF_X6_Y11_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][243] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][243], GND);


--X1_acq_data_in_pipe_reg[0][241] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][241] at FF_X8_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][241] = AMPP_FUNCTION(A1L40, X1L392);


--X1_acq_data_in_pipe_reg[1][242] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][242] at FF_X6_Y11_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][242] = AMPP_FUNCTION(A1L40, X1L937);


--X1_acq_data_in_pipe_reg[2][243] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][243] at FF_X6_Y11_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][243] = AMPP_FUNCTION(A1L40, X1L1468);


--X1_acq_data_in_pipe_reg[3][244] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244] at FF_X4_Y12_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][244] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][244], GND);


--X1_acq_data_in_pipe_reg[0][242] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][242] at FF_X6_Y11_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][242] = AMPP_FUNCTION(A1L40, X1L394);


--X1_acq_data_in_pipe_reg[1][243] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][243] at FF_X6_Y11_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][243] = AMPP_FUNCTION(A1L40, X1L939);


--X1_acq_data_in_pipe_reg[2][244] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][244] at FF_X4_Y12_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][244] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][244], GND);


--X1_acq_data_in_pipe_reg[3][245] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245] at FF_X4_Y9_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][245] = AMPP_FUNCTION(A1L40, X1L2017);


--X1_acq_data_in_pipe_reg[0][243] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][243] at FF_X6_Y11_N58
--register power-up is low

X1_acq_data_in_pipe_reg[0][243] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[243], GND);


--X1_acq_data_in_pipe_reg[1][244] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][244] at FF_X4_Y12_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][244] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][244], GND);


--X1_acq_data_in_pipe_reg[2][245] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][245] at FF_X4_Y9_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][245] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][245], GND);


--X1_acq_data_in_pipe_reg[3][246] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246] at FF_X6_Y9_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][246] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][246], GND);


--X1_acq_data_in_pipe_reg[0][244] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][244] at FF_X4_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][244] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[244], GND);


--X1_acq_data_in_pipe_reg[1][245] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][245] at FF_X4_Y9_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][245] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][245], GND);


--X1_acq_data_in_pipe_reg[2][246] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][246] at FF_X6_Y9_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][246] = AMPP_FUNCTION(A1L40, X1L1472);


--X1_acq_data_in_pipe_reg[3][247] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247] at FF_X4_Y9_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][247] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][247], GND);


--X1_acq_data_in_pipe_reg[0][245] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245] at FF_X4_Y9_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][245] = AMPP_FUNCTION(A1L40, X1L398);


--X1_acq_data_in_pipe_reg[1][246] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][246] at FF_X6_Y9_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][246] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][246], GND);


--X1_acq_data_in_pipe_reg[2][247] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][247] at FF_X4_Y9_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][247] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][247], GND);


--X1_acq_data_in_pipe_reg[3][248] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][248] at FF_X6_Y13_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][248] = AMPP_FUNCTION(A1L40, X1L2021);


--X1_acq_data_in_pipe_reg[0][246] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][246] at FF_X6_Y9_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][246] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[246], GND);


--X1_acq_data_in_pipe_reg[1][247] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][247] at FF_X4_Y9_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][247] = AMPP_FUNCTION(A1L40, X1L944);


--X1_acq_data_in_pipe_reg[2][248] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][248] at FF_X6_Y13_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][248] = AMPP_FUNCTION(A1L40, X1L1475);


--X1_acq_data_in_pipe_reg[3][249] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249] at FF_X4_Y9_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][249] = AMPP_FUNCTION(A1L40, X1L2023);


--X1_acq_data_in_pipe_reg[0][247] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][247] at FF_X4_Y9_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][247] = AMPP_FUNCTION(A1L40, X1L401);


--X1_acq_data_in_pipe_reg[1][248] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][248] at FF_X6_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][248] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][248], GND);


--X1_acq_data_in_pipe_reg[2][249] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][249] at FF_X4_Y9_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][249] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][249], GND);


--X1_acq_data_in_pipe_reg[3][250] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][250] at FF_X6_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][250] = AMPP_FUNCTION(A1L40, X1L2025);


--X1_acq_data_in_pipe_reg[0][248] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][248] at FF_X6_Y13_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][248] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[248], GND);


--X1_acq_data_in_pipe_reg[1][249] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][249] at FF_X4_Y9_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][249] = AMPP_FUNCTION(A1L40, X1L947);


--X1_acq_data_in_pipe_reg[2][250] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][250] at FF_X6_Y8_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][250] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][250], GND);


--X1_acq_data_in_pipe_reg[3][251] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][251] at FF_X7_Y8_N40
--register power-up is low

X1_acq_data_in_pipe_reg[3][251] = AMPP_FUNCTION(A1L40, X1L2027);


--X1_acq_data_in_pipe_reg[0][249] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][249] at FF_X4_Y9_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][249] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[249], GND);


--X1_acq_data_in_pipe_reg[1][250] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][250] at FF_X6_Y8_N37
--register power-up is low

X1_acq_data_in_pipe_reg[1][250] = AMPP_FUNCTION(A1L40, X1L949);


--X1_acq_data_in_pipe_reg[2][251] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][251] at FF_X7_Y8_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][251] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][251], GND);


--X1_acq_data_in_pipe_reg[3][252] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252] at FF_X9_Y11_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][252] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][252], GND);


--X1_acq_data_in_pipe_reg[0][250] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][250] at FF_X6_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][250] = AMPP_FUNCTION(A1L40, X1L405);


--X1_acq_data_in_pipe_reg[1][251] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][251] at FF_X7_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][251] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][251], GND);


--X1_acq_data_in_pipe_reg[2][252] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][252] at FF_X9_Y11_N1
--register power-up is low

X1_acq_data_in_pipe_reg[2][252] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][252], GND);


--X1_acq_data_in_pipe_reg[3][253] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253] at FF_X13_Y9_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][253] = AMPP_FUNCTION(A1L40, X1L2030);


--X1_acq_data_in_pipe_reg[0][251] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][251] at FF_X7_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][251] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[251], GND);


--X1_acq_data_in_pipe_reg[1][252] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][252] at FF_X9_Y11_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][252] = AMPP_FUNCTION(A1L40, X1L952);


--X1_acq_data_in_pipe_reg[2][253] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][253] at FF_X13_Y9_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][253] = AMPP_FUNCTION(A1L40, X1L1481);


--X1_acq_data_in_pipe_reg[3][254] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254] at FF_X10_Y7_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][254] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][254], GND);


--X1_acq_data_in_pipe_reg[0][252] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][252] at FF_X9_Y11_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][252] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[252], GND);


--X1_acq_data_in_pipe_reg[1][253] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][253] at FF_X13_Y9_N16
--register power-up is low

X1_acq_data_in_pipe_reg[1][253] = AMPP_FUNCTION(A1L40, X1L954);


--X1_acq_data_in_pipe_reg[2][254] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][254] at FF_X10_Y7_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][254] = AMPP_FUNCTION(A1L40, X1L1483);


--X1_acq_data_in_pipe_reg[3][255] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255] at FF_X13_Y9_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][255] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][255], GND);


--X1_acq_data_in_pipe_reg[0][253] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][253] at FF_X13_Y9_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][253] = AMPP_FUNCTION(A1L40, X1L409);


--X1_acq_data_in_pipe_reg[1][254] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][254] at FF_X10_Y7_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][254] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][254], GND);


--X1_acq_data_in_pipe_reg[2][255] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][255] at FF_X13_Y9_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][255] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][255], GND);


--X1_acq_data_in_pipe_reg[3][256] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][256] at FF_X13_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][256] = AMPP_FUNCTION(A1L40, X1L2034);


--X1_acq_data_in_pipe_reg[0][254] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][254] at FF_X10_Y7_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][254] = AMPP_FUNCTION(A1L40, X1L411);


--X1_acq_data_in_pipe_reg[1][255] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][255] at FF_X13_Y9_N59
--register power-up is low

X1_acq_data_in_pipe_reg[1][255] = AMPP_FUNCTION(A1L40, X1L957);


--X1_acq_data_in_pipe_reg[2][256] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][256] at FF_X13_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][256] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][256], GND);


--X1_acq_data_in_pipe_reg[3][257] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][257] at FF_X16_Y13_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][257] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][257], GND);


--X1_acq_data_in_pipe_reg[0][255] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][255] at FF_X13_Y9_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][255] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[255], GND);


--X1_acq_data_in_pipe_reg[1][256] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][256] at FF_X13_Y8_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][256] = AMPP_FUNCTION(A1L40, X1L959);


--X1_acq_data_in_pipe_reg[2][257] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][257] at FF_X16_Y13_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][257] = AMPP_FUNCTION(A1L40, X1L1487);


--X1_acq_data_in_pipe_reg[3][258] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258] at FF_X11_Y10_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][258] = AMPP_FUNCTION(A1L40, X1L2037);


--X1_acq_data_in_pipe_reg[0][256] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][256] at FF_X13_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][256] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[256], GND);


--X1_acq_data_in_pipe_reg[1][257] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][257] at FF_X16_Y13_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][257] = AMPP_FUNCTION(A1L40, X1L961);


--X1_acq_data_in_pipe_reg[2][258] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][258] at FF_X11_Y10_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][258] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][258], GND);


--X1_acq_data_in_pipe_reg[3][259] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][259] at FF_X9_Y13_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][259] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][259], GND);


--X1_acq_data_in_pipe_reg[0][257] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][257] at FF_X16_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][257] = AMPP_FUNCTION(A1L40, X1L415);


--X1_acq_data_in_pipe_reg[1][258] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][258] at FF_X11_Y10_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][258] = AMPP_FUNCTION(A1L40, X1L963);


--X1_acq_data_in_pipe_reg[2][259] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][259] at FF_X9_Y13_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][259] = AMPP_FUNCTION(A1L40, X1L1490);


--X1_acq_data_in_pipe_reg[3][260] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260] at FF_X13_Y10_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][260] = AMPP_FUNCTION(A1L40, X1L2040);


--X1_acq_data_in_pipe_reg[0][258] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][258] at FF_X11_Y10_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][258] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[258], GND);


--X1_acq_data_in_pipe_reg[1][259] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][259] at FF_X9_Y13_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][259] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][259], GND);


--X1_acq_data_in_pipe_reg[2][260] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][260] at FF_X13_Y10_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][260] = AMPP_FUNCTION(A1L40, X1L1492);


--X1_acq_data_in_pipe_reg[3][261] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261] at FF_X12_Y13_N55
--register power-up is low

X1_acq_data_in_pipe_reg[3][261] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][261], GND);


--X1_acq_data_in_pipe_reg[0][259] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][259] at FF_X9_Y13_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][259] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[259], GND);


--X1_acq_data_in_pipe_reg[1][260] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][260] at FF_X13_Y10_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][260] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][260], GND);


--X1_acq_data_in_pipe_reg[2][261] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][261] at FF_X12_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][261] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][261], GND);


--X1_acq_data_in_pipe_reg[3][262] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][262] at FF_X15_Y11_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][262] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][262], GND);


--X1_acq_data_in_pipe_reg[0][260] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][260] at FF_X13_Y10_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][260] = AMPP_FUNCTION(A1L40, X1L419);


--X1_acq_data_in_pipe_reg[1][261] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][261] at FF_X12_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][261] = AMPP_FUNCTION(A1L40, X1L967);


--X1_acq_data_in_pipe_reg[2][262] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][262] at FF_X15_Y11_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][262] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][262], GND);


--X1_acq_data_in_pipe_reg[3][263] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263] at FF_X13_Y14_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][263] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][263], GND);


--X1_acq_data_in_pipe_reg[0][261] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][261] at FF_X12_Y13_N40
--register power-up is low

X1_acq_data_in_pipe_reg[0][261] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[261], GND);


--X1_acq_data_in_pipe_reg[1][262] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][262] at FF_X15_Y11_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][262] = AMPP_FUNCTION(A1L40, X1L969);


--X1_acq_data_in_pipe_reg[2][263] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][263] at FF_X13_Y14_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][263] = AMPP_FUNCTION(A1L40, X1L1496);


--X1_acq_data_in_pipe_reg[3][264] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][264] at FF_X13_Y10_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][264] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][264], GND);


--X1_acq_data_in_pipe_reg[0][262] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][262] at FF_X15_Y11_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][262] = AMPP_FUNCTION(A1L40, X1L422);


--X1_acq_data_in_pipe_reg[1][263] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][263] at FF_X13_Y14_N17
--register power-up is low

X1_acq_data_in_pipe_reg[1][263] = AMPP_FUNCTION(A1L40, X1L971);


--X1_acq_data_in_pipe_reg[2][264] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][264] at FF_X13_Y10_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][264] = AMPP_FUNCTION(A1L40, X1L1498);


--X1_acq_data_in_pipe_reg[3][265] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265] at FF_X13_Y13_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][265] = AMPP_FUNCTION(A1L40, X1L2046);


--X1_acq_data_in_pipe_reg[0][263] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][263] at FF_X13_Y14_N13
--register power-up is low

X1_acq_data_in_pipe_reg[0][263] = AMPP_FUNCTION(A1L40, X1L424);


--X1_acq_data_in_pipe_reg[1][264] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][264] at FF_X13_Y10_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][264] = AMPP_FUNCTION(A1L40, X1L973);


--X1_acq_data_in_pipe_reg[2][265] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][265] at FF_X13_Y13_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][265] = AMPP_FUNCTION(A1L40, X1L1500);


--X1_acq_data_in_pipe_reg[3][266] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][266] at FF_X11_Y8_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][266] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][266], GND);


--X1_acq_data_in_pipe_reg[0][264] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][264] at FF_X13_Y10_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][264] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[264], GND);


--X1_acq_data_in_pipe_reg[1][265] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][265] at FF_X13_Y13_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][265] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][265], GND);


--X1_acq_data_in_pipe_reg[2][266] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][266] at FF_X11_Y8_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][266] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][266], GND);


--X1_acq_data_in_pipe_reg[3][267] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267] at FF_X15_Y8_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][267] = AMPP_FUNCTION(A1L40, X1L2049);


--X1_acq_data_in_pipe_reg[0][265] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][265] at FF_X13_Y13_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][265] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[265], GND);


--X1_acq_data_in_pipe_reg[1][266] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][266] at FF_X11_Y8_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][266] = AMPP_FUNCTION(A1L40, X1L976);


--X1_acq_data_in_pipe_reg[2][267] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][267] at FF_X15_Y8_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][267] = AMPP_FUNCTION(A1L40, X1L1503);


--X1_acq_data_in_pipe_reg[3][268] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][268] at FF_X13_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][268] = AMPP_FUNCTION(A1L40, X1L2051);


--X1_acq_data_in_pipe_reg[0][266] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][266] at FF_X11_Y8_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][266] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[266], GND);


--X1_acq_data_in_pipe_reg[1][267] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][267] at FF_X15_Y8_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][267] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][267], GND);


--X1_acq_data_in_pipe_reg[2][268] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][268] at FF_X13_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][268] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][268], GND);


--X1_acq_data_in_pipe_reg[3][269] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269] at FF_X13_Y13_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][269] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][269], GND);


--X1_acq_data_in_pipe_reg[0][267] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][267] at FF_X15_Y8_N43
--register power-up is low

X1_acq_data_in_pipe_reg[0][267] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[267], GND);


--X1_acq_data_in_pipe_reg[1][268] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][268] at FF_X13_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][268] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][268], GND);


--X1_acq_data_in_pipe_reg[2][269] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][269] at FF_X13_Y13_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][269] = AMPP_FUNCTION(A1L40, X1L1506);


--X1_acq_data_in_pipe_reg[3][270] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][270] at FF_X13_Y14_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][270] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][270], GND);


--X1_acq_data_in_pipe_reg[0][268] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][268] at FF_X13_Y13_N29
--register power-up is low

X1_acq_data_in_pipe_reg[0][268] = AMPP_FUNCTION(A1L40, X1L430);


--X1_acq_data_in_pipe_reg[1][269] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][269] at FF_X13_Y13_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][269] = AMPP_FUNCTION(A1L40, X1L980);


--X1_acq_data_in_pipe_reg[2][270] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][270] at FF_X13_Y14_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][270] = AMPP_FUNCTION(A1L40, X1L1508);


--X1_acq_data_in_pipe_reg[3][271] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271] at FF_X12_Y12_N4
--register power-up is low

X1_acq_data_in_pipe_reg[3][271] = AMPP_FUNCTION(A1L40, X1L2055);


--X1_acq_data_in_pipe_reg[0][269] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][269] at FF_X13_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][269] = AMPP_FUNCTION(A1L40, X1L432);


--X1_acq_data_in_pipe_reg[1][270] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][270] at FF_X13_Y14_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][270] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][270], GND);


--X1_acq_data_in_pipe_reg[2][271] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][271] at FF_X12_Y8_N34
--register power-up is low

X1_acq_data_in_pipe_reg[2][271] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][271], GND);


--X1_acq_data_in_pipe_reg[3][272] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][272] at FF_X13_Y14_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][272] = AMPP_FUNCTION(A1L40, X1L2057);


--X1_acq_data_in_pipe_reg[0][270] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][270] at FF_X13_Y14_N5
--register power-up is low

X1_acq_data_in_pipe_reg[0][270] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[270], GND);


--X1_acq_data_in_pipe_reg[1][271] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][271] at FF_X12_Y8_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][271] = AMPP_FUNCTION(A1L40, X1L983);


--X1_acq_data_in_pipe_reg[2][272] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][272] at FF_X13_Y14_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][272] = AMPP_FUNCTION(A1L40, X1L1511);


--X1_acq_data_in_pipe_reg[3][273] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][273] at FF_X23_Y14_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][273] = AMPP_FUNCTION(A1L40, X1L2059);


--X1_acq_data_in_pipe_reg[0][271] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][271] at FF_X12_Y8_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][271] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[271], GND);


--X1_acq_data_in_pipe_reg[1][272] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][272] at FF_X13_Y14_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][272] = AMPP_FUNCTION(A1L40, X1L985);


--X1_acq_data_in_pipe_reg[2][273] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][273] at FF_X23_Y14_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][273] = AMPP_FUNCTION(A1L40, X1L1513);


--X1_acq_data_in_pipe_reg[3][274] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][274] at FF_X23_Y14_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][274] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][274], GND);


--X1_acq_data_in_pipe_reg[0][272] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][272] at FF_X13_Y14_N32
--register power-up is low

X1_acq_data_in_pipe_reg[0][272] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[272], GND);


--X1_acq_data_in_pipe_reg[1][273] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][273] at FF_X23_Y14_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][273] = AMPP_FUNCTION(A1L40, X1L987);


--X1_acq_data_in_pipe_reg[2][274] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][274] at FF_X23_Y14_N47
--register power-up is low

X1_acq_data_in_pipe_reg[2][274] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][274], GND);


--X1_acq_data_in_pipe_reg[3][275] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][275] at FF_X25_Y17_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][275] = AMPP_FUNCTION(A1L40, X1L2062);


--X1_acq_data_in_pipe_reg[0][273] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][273] at FF_X23_Y14_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][273] = AMPP_FUNCTION(A1L40, X1L437);


--X1_acq_data_in_pipe_reg[1][274] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][274] at FF_X23_Y14_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][274] = AMPP_FUNCTION(A1L40, X1L989);


--X1_acq_data_in_pipe_reg[2][275] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][275] at FF_X25_Y17_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][275] = AMPP_FUNCTION(A1L40, X1L1516);


--X1_acq_data_in_pipe_reg[3][276] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][276] at FF_X21_Y16_N44
--register power-up is low

X1_acq_data_in_pipe_reg[3][276] = AMPP_FUNCTION(A1L40, X1L2064);


--X1_acq_data_in_pipe_reg[0][274] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][274] at FF_X23_Y14_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][274] = AMPP_FUNCTION(A1L40, X1L439);


--X1_acq_data_in_pipe_reg[1][275] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][275] at FF_X25_Y17_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][275] = AMPP_FUNCTION(A1L40, X1L991);


--X1_acq_data_in_pipe_reg[2][276] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][276] at FF_X21_Y16_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][276] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][276], GND);


--X1_acq_data_in_pipe_reg[3][277] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][277] at FF_X27_Y16_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][277] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][277], GND);


--X1_acq_data_in_pipe_reg[0][275] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][275] at FF_X25_Y17_N16
--register power-up is low

X1_acq_data_in_pipe_reg[0][275] = AMPP_FUNCTION(A1L40, X1L441);


--X1_acq_data_in_pipe_reg[1][276] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][276] at FF_X21_Y16_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][276] = AMPP_FUNCTION(A1L40, X1L993);


--X1_acq_data_in_pipe_reg[2][277] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][277] at FF_X27_Y16_N2
--register power-up is low

X1_acq_data_in_pipe_reg[2][277] = AMPP_FUNCTION(A1L40, X1L1519);


--X1_acq_data_in_pipe_reg[3][278] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][278] at FF_X21_Y18_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][278] = AMPP_FUNCTION(A1L40, X1L2067);


--X1_acq_data_in_pipe_reg[0][276] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][276] at FF_X21_Y16_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][276] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[276], GND);


--X1_acq_data_in_pipe_reg[1][277] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][277] at FF_X27_Y16_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][277] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][277], GND);


--X1_acq_data_in_pipe_reg[2][278] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][278] at FF_X21_Y18_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][278] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][278], GND);


--X1_acq_data_in_pipe_reg[3][279] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][279] at FF_X21_Y18_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][279] = AMPP_FUNCTION(A1L40, X1L2069);


--X1_acq_data_in_pipe_reg[0][277] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][277] at FF_X27_Y16_N23
--register power-up is low

X1_acq_data_in_pipe_reg[0][277] = AMPP_FUNCTION(A1L40, X1L444);


--X1_acq_data_in_pipe_reg[1][278] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][278] at FF_X21_Y18_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][278] = AMPP_FUNCTION(A1L40, X1L996);


--X1_acq_data_in_pipe_reg[2][279] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][279] at FF_X21_Y18_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][279] = AMPP_FUNCTION(A1L40, X1L1522);


--X1_acq_data_in_pipe_reg[3][280] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][280] at FF_X25_Y15_N8
--register power-up is low

X1_acq_data_in_pipe_reg[3][280] = AMPP_FUNCTION(A1L40, X1L2071);


--X1_acq_data_in_pipe_reg[0][278] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][278] at FF_X21_Y18_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][278] = AMPP_FUNCTION(A1L40, X1L446);


--X1_acq_data_in_pipe_reg[1][279] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][279] at FF_X21_Y18_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][279] = AMPP_FUNCTION(A1L40, X1L998);


--X1_acq_data_in_pipe_reg[2][280] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][280] at FF_X25_Y15_N28
--register power-up is low

X1_acq_data_in_pipe_reg[2][280] = AMPP_FUNCTION(A1L40, X1L1524);


--X1_acq_data_in_pipe_reg[3][281] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][281] at FF_X21_Y18_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][281] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][281], GND);


--X1_acq_data_in_pipe_reg[0][279] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][279] at FF_X21_Y18_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][279] = AMPP_FUNCTION(A1L40, X1L448);


--X1_acq_data_in_pipe_reg[1][280] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][280] at FF_X25_Y15_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][280] = AMPP_FUNCTION(A1L40, X1L1000);


--X1_acq_data_in_pipe_reg[2][281] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][281] at FF_X21_Y18_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][281] = AMPP_FUNCTION(A1L40, X1L1526);


--X1_acq_data_in_pipe_reg[3][282] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][282] at FF_X25_Y17_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][282] = AMPP_FUNCTION(A1L40, X1L2074);


--X1_acq_data_in_pipe_reg[0][280] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][280] at FF_X25_Y15_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][280] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[280], GND);


--X1_acq_data_in_pipe_reg[1][281] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][281] at FF_X21_Y18_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][281] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][281], GND);


--X1_acq_data_in_pipe_reg[2][282] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][282] at FF_X25_Y17_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][282] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][282], GND);


--X1_acq_data_in_pipe_reg[3][283] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][283] at FF_X23_Y14_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][283] = AMPP_FUNCTION(A1L40, X1L2076);


--X1_acq_data_in_pipe_reg[0][281] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][281] at FF_X21_Y18_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][281] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[281], GND);


--X1_acq_data_in_pipe_reg[1][282] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][282] at FF_X25_Y17_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][282] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][282], GND);


--X1_acq_data_in_pipe_reg[2][283] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][283] at FF_X22_Y14_N19
--register power-up is low

X1_acq_data_in_pipe_reg[2][283] = AMPP_FUNCTION(A1L40, X1L1529);


--X1_acq_data_in_pipe_reg[3][284] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284] at FF_X25_Y17_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][284] = AMPP_FUNCTION(A1L40, X1L2078);


--X1_acq_data_in_pipe_reg[0][282] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][282] at FF_X25_Y17_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][282] = AMPP_FUNCTION(A1L40, X1L452);


--X1_acq_data_in_pipe_reg[1][283] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][283] at FF_X22_Y14_N26
--register power-up is low

X1_acq_data_in_pipe_reg[1][283] = AMPP_FUNCTION(A1L40, X1L1004);


--X1_acq_data_in_pipe_reg[2][284] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][284] at FF_X25_Y17_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][284] = AMPP_FUNCTION(A1L40, X1L1531);


--X1_acq_data_in_pipe_reg[3][285] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][285] at FF_X27_Y17_N1
--register power-up is low

X1_acq_data_in_pipe_reg[3][285] = AMPP_FUNCTION(A1L40, X1L2080);


--X1_acq_data_in_pipe_reg[0][283] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][283] at FF_X22_Y14_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][283] = AMPP_FUNCTION(A1L40, X1L454);


--X1_acq_data_in_pipe_reg[1][284] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][284] at FF_X25_Y17_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][284] = AMPP_FUNCTION(A1L40, X1L1006);


--X1_acq_data_in_pipe_reg[2][285] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][285] at FF_X27_Y15_N19
--register power-up is low

X1_acq_data_in_pipe_reg[2][285] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][285], GND);


--X1_acq_data_in_pipe_reg[3][286] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286] at FF_X27_Y15_N49
--register power-up is low

X1_acq_data_in_pipe_reg[3][286] = AMPP_FUNCTION(A1L40, X1L2082);


--X1_acq_data_in_pipe_reg[0][284] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][284] at FF_X25_Y17_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][284] = AMPP_FUNCTION(A1L40, X1L456);


--X1_acq_data_in_pipe_reg[1][285] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][285] at FF_X27_Y15_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][285] = AMPP_FUNCTION(A1L40, X1L1008);


--X1_acq_data_in_pipe_reg[2][286] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][286] at FF_X27_Y15_N58
--register power-up is low

X1_acq_data_in_pipe_reg[2][286] = AMPP_FUNCTION(A1L40, X1L1534);


--X1_acq_data_in_pipe_reg[3][287] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][287] at FF_X24_Y17_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][287] = AMPP_FUNCTION(A1L40, X1L2084);


--X1_acq_data_in_pipe_reg[0][285] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][285] at FF_X27_Y15_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][285] = AMPP_FUNCTION(A1L40, X1L458);


--X1_acq_data_in_pipe_reg[1][286] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][286] at FF_X27_Y15_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][286] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][286], GND);


--X1_acq_data_in_pipe_reg[2][287] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][287] at FF_X24_Y17_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][287] = AMPP_FUNCTION(A1L40, X1L1536);


--X1_acq_data_in_pipe_reg[3][288] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][288] at FF_X27_Y15_N28
--register power-up is low

X1_acq_data_in_pipe_reg[3][288] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][288], GND);


--X1_acq_data_in_pipe_reg[0][286] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][286] at FF_X27_Y15_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][286] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[286], GND);


--X1_acq_data_in_pipe_reg[1][287] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][287] at FF_X24_Y17_N22
--register power-up is low

X1_acq_data_in_pipe_reg[1][287] = AMPP_FUNCTION(A1L40, X1L1011);


--X1_acq_data_in_pipe_reg[2][288] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][288] at FF_X27_Y15_N34
--register power-up is low

X1_acq_data_in_pipe_reg[2][288] = AMPP_FUNCTION(A1L40, X1L1538);


--X1_acq_data_in_pipe_reg[3][289] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289] at FF_X25_Y17_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][289] = AMPP_FUNCTION(A1L40, X1L2087);


--X1_acq_data_in_pipe_reg[0][287] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][287] at FF_X24_Y17_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][287] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[287], GND);


--X1_acq_data_in_pipe_reg[1][288] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][288] at FF_X27_Y15_N25
--register power-up is low

X1_acq_data_in_pipe_reg[1][288] = AMPP_FUNCTION(A1L40, X1L1013);


--X1_acq_data_in_pipe_reg[2][289] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][289] at FF_X24_Y17_N4
--register power-up is low

X1_acq_data_in_pipe_reg[2][289] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][289], GND);


--X1_acq_data_in_pipe_reg[3][290] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][290] at FF_X23_Y12_N13
--register power-up is low

X1_acq_data_in_pipe_reg[3][290] = AMPP_FUNCTION(A1L40, X1L2089);


--X1_acq_data_in_pipe_reg[0][288] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][288] at FF_X27_Y15_N31
--register power-up is low

X1_acq_data_in_pipe_reg[0][288] = AMPP_FUNCTION(A1L40, X1L462);


--X1_acq_data_in_pipe_reg[1][289] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][289] at FF_X24_Y17_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][289] = AMPP_FUNCTION(A1L40, X1L1015);


--X1_acq_data_in_pipe_reg[2][290] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][290] at FF_X23_Y12_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][290] = AMPP_FUNCTION(A1L40, X1L1541);


--X1_acq_data_in_pipe_reg[3][291] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][291] at FF_X13_Y16_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][291] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][291], GND);


--X1_acq_data_in_pipe_reg[0][289] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][289] at FF_X24_Y17_N13
--register power-up is low

X1_acq_data_in_pipe_reg[0][289] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[289], GND);


--X1_acq_data_in_pipe_reg[1][290] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][290] at FF_X23_Y12_N40
--register power-up is low

X1_acq_data_in_pipe_reg[1][290] = AMPP_FUNCTION(A1L40, X1L1017);


--X1_acq_data_in_pipe_reg[2][291] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][291] at FF_X13_Y16_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][291] = AMPP_FUNCTION(A1L40, X1L1543);


--X1_acq_data_in_pipe_reg[3][292] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][292] at FF_X27_Y16_N7
--register power-up is low

X1_acq_data_in_pipe_reg[3][292] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][292], GND);


--X1_acq_data_in_pipe_reg[0][290] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][290] at FF_X23_Y12_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][290] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[290], GND);


--X1_acq_data_in_pipe_reg[1][291] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][291] at FF_X13_Y16_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][291] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][291], GND);


--X1_acq_data_in_pipe_reg[2][292] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][292] at FF_X27_Y16_N10
--register power-up is low

X1_acq_data_in_pipe_reg[2][292] = AMPP_FUNCTION(A1L40, X1L1545);


--X1_acq_data_in_pipe_reg[3][293] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][293] at FF_X27_Y16_N13
--register power-up is low

X1_acq_data_in_pipe_reg[3][293] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][293], GND);


--X1_acq_data_in_pipe_reg[0][291] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][291] at FF_X23_Y12_N16
--register power-up is low

X1_acq_data_in_pipe_reg[0][291] = AMPP_FUNCTION(A1L40, X1L466);


--X1_acq_data_in_pipe_reg[1][292] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][292] at FF_X27_Y16_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][292] = AMPP_FUNCTION(A1L40, X1L1020);


--X1_acq_data_in_pipe_reg[2][293] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][293] at FF_X27_Y16_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][293] = AMPP_FUNCTION(A1L40, X1L1547);


--X1_acq_data_in_pipe_reg[3][294] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][294] at FF_X27_Y16_N58
--register power-up is low

X1_acq_data_in_pipe_reg[3][294] = AMPP_FUNCTION(A1L40, X1L2094);


--X1_acq_data_in_pipe_reg[0][292] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][292] at FF_X27_Y16_N8
--register power-up is low

X1_acq_data_in_pipe_reg[0][292] = AMPP_FUNCTION(A1L40, X1L468);


--X1_acq_data_in_pipe_reg[1][293] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][293] at FF_X27_Y16_N16
--register power-up is low

X1_acq_data_in_pipe_reg[1][293] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][293], GND);


--X1_acq_data_in_pipe_reg[2][294] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][294] at FF_X27_Y16_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][294] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][294], GND);


--X1_acq_data_in_pipe_reg[3][295] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][295] at FF_X27_Y16_N25
--register power-up is low

X1_acq_data_in_pipe_reg[3][295] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][295], GND);


--X1_acq_data_in_pipe_reg[0][293] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][293] at FF_X27_Y16_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][293] = AMPP_FUNCTION(A1L40, X1L470);


--X1_acq_data_in_pipe_reg[1][294] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][294] at FF_X27_Y16_N55
--register power-up is low

X1_acq_data_in_pipe_reg[1][294] = AMPP_FUNCTION(A1L40, X1L1023);


--X1_acq_data_in_pipe_reg[2][295] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][295] at FF_X27_Y16_N29
--register power-up is low

X1_acq_data_in_pipe_reg[2][295] = AMPP_FUNCTION(A1L40, X1L1550);


--X1_acq_data_in_pipe_reg[3][296] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][296] at FF_X13_Y16_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][296] = AMPP_FUNCTION(A1L40, X1L2097);


--X1_acq_data_in_pipe_reg[0][294] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][294] at FF_X27_Y16_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][294] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[294], GND);


--X1_acq_data_in_pipe_reg[1][295] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][295] at FF_X27_Y16_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][295] = AMPP_FUNCTION(A1L40, X1L1025);


--X1_acq_data_in_pipe_reg[2][296] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][296] at FF_X13_Y16_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][296] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][296], GND);


--X1_acq_data_in_pipe_reg[3][297] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][297] at FF_X24_Y14_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][297] = AMPP_FUNCTION(A1L40, X1L2099);


--X1_acq_data_in_pipe_reg[0][295] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][295] at FF_X27_Y16_N28
--register power-up is low

X1_acq_data_in_pipe_reg[0][295] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[295], GND);


--X1_acq_data_in_pipe_reg[1][296] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][296] at FF_X13_Y16_N38
--register power-up is low

X1_acq_data_in_pipe_reg[1][296] = AMPP_FUNCTION(A1L40, X1L1027);


--X1_acq_data_in_pipe_reg[2][297] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][297] at FF_X24_Y14_N53
--register power-up is low

X1_acq_data_in_pipe_reg[2][297] = AMPP_FUNCTION(A1L40, X1L1553);


--X1_acq_data_in_pipe_reg[3][298] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][298] at FF_X24_Y14_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][298] = AMPP_FUNCTION(A1L40, X1L2101);


--X1_acq_data_in_pipe_reg[0][296] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][296] at FF_X13_Y16_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][296] = AMPP_FUNCTION(A1L40, X1L474);


--X1_acq_data_in_pipe_reg[1][297] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][297] at FF_X24_Y14_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][297] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][297], GND);


--X1_acq_data_in_pipe_reg[2][298] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][298] at FF_X24_Y14_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][298] = AMPP_FUNCTION(A1L40, X1L1555);


--X1_acq_data_in_pipe_reg[3][299] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][299] at FF_X24_Y14_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][299] = AMPP_FUNCTION(A1L40, X1L2103);


--X1_acq_data_in_pipe_reg[0][297] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][297] at FF_X24_Y14_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][297] = AMPP_FUNCTION(A1L40, X1L476);


--X1_acq_data_in_pipe_reg[1][298] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][298] at FF_X25_Y14_N49
--register power-up is low

X1_acq_data_in_pipe_reg[1][298] = AMPP_FUNCTION(A1L40, X1L1030);


--X1_acq_data_in_pipe_reg[2][299] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][299] at FF_X24_Y14_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][299] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][299], GND);


--X1_acq_data_in_pipe_reg[3][300] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][300] at FF_X25_Y18_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][300] = AMPP_FUNCTION(A1L40, X1L2105);


--X1_acq_data_in_pipe_reg[0][298] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][298] at FF_X25_Y14_N1
--register power-up is low

X1_acq_data_in_pipe_reg[0][298] = AMPP_FUNCTION(A1L40, X1L478);


--X1_acq_data_in_pipe_reg[1][299] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][299] at FF_X24_Y14_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][299] = AMPP_FUNCTION(A1L40, X1L1032);


--X1_acq_data_in_pipe_reg[2][300] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][300] at FF_X25_Y18_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][300] = AMPP_FUNCTION(A1L40, X1L1558);


--X1_acq_data_in_pipe_reg[3][301] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][301] at FF_X25_Y14_N23
--register power-up is low

X1_acq_data_in_pipe_reg[3][301] = AMPP_FUNCTION(A1L40, X1L2107);


--X1_acq_data_in_pipe_reg[0][299] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][299] at FF_X24_Y14_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][299] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[299], GND);


--X1_acq_data_in_pipe_reg[1][300] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][300] at FF_X25_Y18_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][300] = AMPP_FUNCTION(A1L40, X1L1034);


--X1_acq_data_in_pipe_reg[2][301] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][301] at FF_X25_Y14_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][301] = AMPP_FUNCTION(A1L40, X1L1560);


--X1_acq_data_in_pipe_reg[3][302] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][302] at FF_X25_Y18_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][302] = AMPP_FUNCTION(A1L40, X1L2109);


--X1_acq_data_in_pipe_reg[0][300] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][300] at FF_X25_Y14_N31
--register power-up is low

X1_acq_data_in_pipe_reg[0][300] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[300], GND);


--X1_acq_data_in_pipe_reg[1][301] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][301] at FF_X25_Y14_N19
--register power-up is low

X1_acq_data_in_pipe_reg[1][301] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][301], GND);


--X1_acq_data_in_pipe_reg[2][302] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][302] at FF_X25_Y18_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][302] = AMPP_FUNCTION(A1L40, X1L1562);


--X1_acq_data_in_pipe_reg[3][303] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][303] at FF_X24_Y17_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][303] = AMPP_FUNCTION(A1L40, X1L2111);


--X1_acq_data_in_pipe_reg[0][301] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][301] at FF_X25_Y14_N34
--register power-up is low

X1_acq_data_in_pipe_reg[0][301] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[301], GND);


--X1_acq_data_in_pipe_reg[1][302] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][302] at FF_X25_Y18_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][302] = AMPP_FUNCTION(A1L40, X1L1037);


--X1_acq_data_in_pipe_reg[2][303] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][303] at FF_X24_Y17_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][303] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][303], GND);


--X1_acq_data_in_pipe_reg[3][304] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][304] at FF_X24_Y14_N41
--register power-up is low

X1_acq_data_in_pipe_reg[3][304] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][304], GND);


--X1_acq_data_in_pipe_reg[0][302] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][302] at FF_X25_Y14_N4
--register power-up is low

X1_acq_data_in_pipe_reg[0][302] = AMPP_FUNCTION(A1L40, X1L483);


--X1_acq_data_in_pipe_reg[1][303] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][303] at FF_X24_Y17_N40
--register power-up is low

X1_acq_data_in_pipe_reg[1][303] = AMPP_FUNCTION(A1L40, X1L1039);


--X1_acq_data_in_pipe_reg[2][304] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][304] at FF_X24_Y14_N38
--register power-up is low

X1_acq_data_in_pipe_reg[2][304] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][304], GND);


--X1_acq_data_in_pipe_reg[3][305] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][305] at FF_X25_Y18_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][305] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][305], GND);


--X1_acq_data_in_pipe_reg[0][303] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][303] at FF_X24_Y17_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][303] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[303], GND);


--X1_acq_data_in_pipe_reg[1][304] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][304] at FF_X24_Y14_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][304] = AMPP_FUNCTION(A1L40, X1L1041);


--X1_acq_data_in_pipe_reg[2][305] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][305] at FF_X18_Y14_N19
--register power-up is low

X1_acq_data_in_pipe_reg[2][305] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][305], GND);


--X1_acq_data_in_pipe_reg[3][306] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][306] at FF_X15_Y13_N52
--register power-up is low

X1_acq_data_in_pipe_reg[3][306] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][306], GND);


--X1_acq_data_in_pipe_reg[0][304] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][304] at FF_X25_Y14_N52
--register power-up is low

X1_acq_data_in_pipe_reg[0][304] = AMPP_FUNCTION(A1L40, X1L486);


--X1_acq_data_in_pipe_reg[1][305] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][305] at FF_X18_Y14_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][305] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][305], GND);


--X1_acq_data_in_pipe_reg[2][306] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][306] at FF_X15_Y13_N1
--register power-up is low

X1_acq_data_in_pipe_reg[2][306] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][306], GND);


--X1_acq_data_in_pipe_reg[3][307] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][307] at FF_X21_Y18_N7
--register power-up is low

X1_acq_data_in_pipe_reg[3][307] = AMPP_FUNCTION(A1L40, X1L2116);


--X1_acq_data_in_pipe_reg[0][305] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][305] at FF_X18_Y14_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][305] = AMPP_FUNCTION(A1L40, X1L488);


--X1_acq_data_in_pipe_reg[1][306] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][306] at FF_X15_Y13_N37
--register power-up is low

X1_acq_data_in_pipe_reg[1][306] = AMPP_FUNCTION(A1L40, X1L1044);


--X1_acq_data_in_pipe_reg[2][307] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][307] at FF_X21_Y18_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][307] = AMPP_FUNCTION(A1L40, X1L1568);


--X1_acq_data_in_pipe_reg[3][308] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][308] at FF_X15_Y13_N55
--register power-up is low

X1_acq_data_in_pipe_reg[3][308] = AMPP_FUNCTION(A1L40, X1L2118);


--X1_acq_data_in_pipe_reg[0][306] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][306] at FF_X18_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][306] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[306], GND);


--X1_acq_data_in_pipe_reg[1][307] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][307] at FF_X18_Y13_N49
--register power-up is low

X1_acq_data_in_pipe_reg[1][307] = AMPP_FUNCTION(A1L40, X1L1046);


--X1_acq_data_in_pipe_reg[2][308] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][308] at FF_X15_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[2][308] = AMPP_FUNCTION(A1L40, X1L1570);


--X1_acq_data_in_pipe_reg[3][309] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][309] at FF_X18_Y13_N25
--register power-up is low

X1_acq_data_in_pipe_reg[3][309] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][309], GND);


--X1_acq_data_in_pipe_reg[0][307] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][307] at FF_X18_Y13_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][307] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[307], GND);


--X1_acq_data_in_pipe_reg[1][308] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][308] at FF_X18_Y13_N31
--register power-up is low

X1_acq_data_in_pipe_reg[1][308] = AMPP_FUNCTION(A1L40, X1L1048);


--X1_acq_data_in_pipe_reg[2][309] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][309] at FF_X18_Y13_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][309] = AMPP_FUNCTION(A1L40, X1L1572);


--X1_acq_data_in_pipe_reg[3][310] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][310] at FF_X13_Y16_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][310] = AMPP_FUNCTION(A1L40, X1L2121);


--X1_acq_data_in_pipe_reg[0][308] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][308] at FF_X18_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[0][308] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[308], GND);


--X1_acq_data_in_pipe_reg[1][309] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][309] at FF_X18_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[1][309] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][309], GND);


--X1_acq_data_in_pipe_reg[2][310] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][310] at FF_X13_Y16_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][310] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][310], GND);


--X1_acq_data_in_pipe_reg[3][311] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][311] at FF_X13_Y16_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][311] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][311], GND);


--X1_acq_data_in_pipe_reg[0][309] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][309] at FF_X18_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][309] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[309], GND);


--X1_acq_data_in_pipe_reg[1][310] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][310] at FF_X13_Y16_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][310] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][310], GND);


--X1_acq_data_in_pipe_reg[2][311] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][311] at FF_X13_Y16_N52
--register power-up is low

X1_acq_data_in_pipe_reg[2][311] = AMPP_FUNCTION(A1L40, X1L1575);


--X1_acq_data_in_pipe_reg[3][312] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][312] at FF_X18_Y14_N11
--register power-up is low

X1_acq_data_in_pipe_reg[3][312] = AMPP_FUNCTION(A1L40, X1L2124);


--X1_acq_data_in_pipe_reg[0][310] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][310] at FF_X18_Y13_N46
--register power-up is low

X1_acq_data_in_pipe_reg[0][310] = AMPP_FUNCTION(A1L40, X1L494);


--X1_acq_data_in_pipe_reg[1][311] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][311] at FF_X13_Y16_N25
--register power-up is low

X1_acq_data_in_pipe_reg[1][311] = AMPP_FUNCTION(A1L40, X1L1052);


--X1_acq_data_in_pipe_reg[2][312] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][312] at FF_X18_Y14_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][312] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][312], GND);


--X1_acq_data_in_pipe_reg[3][313] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][313] at FF_X17_Y18_N5
--register power-up is low

X1_acq_data_in_pipe_reg[3][313] = AMPP_FUNCTION(A1L40, X1L2126);


--X1_acq_data_in_pipe_reg[0][311] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][311] at FF_X18_Y13_N34
--register power-up is low

X1_acq_data_in_pipe_reg[0][311] = AMPP_FUNCTION(A1L40, X1L496);


--X1_acq_data_in_pipe_reg[1][312] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][312] at FF_X18_Y14_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][312] = AMPP_FUNCTION(A1L40, X1L1054);


--X1_acq_data_in_pipe_reg[2][313] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][313] at FF_X17_Y18_N8
--register power-up is low

X1_acq_data_in_pipe_reg[2][313] = AMPP_FUNCTION(A1L40, X1L1578);


--X1_acq_data_in_pipe_reg[3][314] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][314] at FF_X17_Y18_N14
--register power-up is low

X1_acq_data_in_pipe_reg[3][314] = AMPP_FUNCTION(A1L40, X1L2128);


--X1_acq_data_in_pipe_reg[0][312] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][312] at FF_X18_Y14_N26
--register power-up is low

X1_acq_data_in_pipe_reg[0][312] = AMPP_FUNCTION(A1L40, X1L498);


--X1_acq_data_in_pipe_reg[1][313] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][313] at FF_X17_Y18_N11
--register power-up is low

X1_acq_data_in_pipe_reg[1][313] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][313], GND);


--X1_acq_data_in_pipe_reg[2][314] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][314] at FF_X17_Y18_N17
--register power-up is low

X1_acq_data_in_pipe_reg[2][314] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][314], GND);


--X1_acq_data_in_pipe_reg[3][315] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][315] at FF_X16_Y16_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][315] = AMPP_FUNCTION(A1L40, X1L2130);


--X1_acq_data_in_pipe_reg[0][313] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][313] at FF_X17_Y18_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][313] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[313], GND);


--X1_acq_data_in_pipe_reg[1][314] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][314] at FF_X17_Y18_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][314] = AMPP_FUNCTION(A1L40, X1L1057);


--X1_acq_data_in_pipe_reg[2][315] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][315] at FF_X16_Y16_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][315] = AMPP_FUNCTION(A1L40, X1L1581);


--X1_acq_data_in_pipe_reg[3][316] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316] at FF_X16_Y16_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][316] = AMPP_FUNCTION(A1L40, X1L2132);


--X1_acq_data_in_pipe_reg[0][314] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][314] at FF_X17_Y18_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][314] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[314], GND);


--X1_acq_data_in_pipe_reg[1][315] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][315] at FF_X16_Y16_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][315] = AMPP_FUNCTION(A1L40, X1L1059);


--X1_acq_data_in_pipe_reg[2][316] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][316] at FF_X16_Y16_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][316] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][316], GND);


--X1_acq_data_in_pipe_reg[3][317] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][317] at FF_X18_Y18_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][317] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][317], GND);


--X1_acq_data_in_pipe_reg[0][315] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][315] at FF_X16_Y16_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][315] = AMPP_FUNCTION(A1L40, X1L502);


--X1_acq_data_in_pipe_reg[1][316] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][316] at FF_X16_Y16_N23
--register power-up is low

X1_acq_data_in_pipe_reg[1][316] = AMPP_FUNCTION(A1L40, X1L1061);


--X1_acq_data_in_pipe_reg[2][317] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][317] at FF_X18_Y18_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][317] = AMPP_FUNCTION(A1L40, X1L1584);


--X1_acq_data_in_pipe_reg[3][318] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][318] at FF_X17_Y18_N38
--register power-up is low

X1_acq_data_in_pipe_reg[3][318] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][318], GND);


--X1_acq_data_in_pipe_reg[0][316] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][316] at FF_X16_Y16_N20
--register power-up is low

X1_acq_data_in_pipe_reg[0][316] = AMPP_FUNCTION(A1L40, X1L504);


--X1_acq_data_in_pipe_reg[1][317] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][317] at FF_X18_Y18_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][317] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][317], GND);


--X1_acq_data_in_pipe_reg[2][318] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][318] at FF_X17_Y18_N40
--register power-up is low

X1_acq_data_in_pipe_reg[2][318] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][318], GND);


--X1_acq_data_in_pipe_reg[3][319] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][319] at FF_X18_Y18_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][319] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][319], GND);


--X1_acq_data_in_pipe_reg[0][317] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][317] at FF_X18_Y18_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][317] = AMPP_FUNCTION(A1L40, X1L506);


--X1_acq_data_in_pipe_reg[1][318] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][318] at FF_X17_Y18_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][318] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][318], GND);


--X1_acq_data_in_pipe_reg[2][319] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][319] at FF_X18_Y18_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][319] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][319], GND);


--X1_acq_data_in_pipe_reg[3][320] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][320] at FF_X18_Y18_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][320] = AMPP_FUNCTION(A1L40, X1L2137);


--X1_acq_data_in_pipe_reg[0][318] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][318] at FF_X17_Y18_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][318] = AMPP_FUNCTION(A1L40, X1L508);


--X1_acq_data_in_pipe_reg[1][319] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][319] at FF_X18_Y18_N2
--register power-up is low

X1_acq_data_in_pipe_reg[1][319] = AMPP_FUNCTION(A1L40, X1L1065);


--X1_acq_data_in_pipe_reg[2][320] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][320] at FF_X18_Y18_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][320] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][320], GND);


--X1_acq_data_in_pipe_reg[3][321] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][321] at FF_X17_Y18_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][321] = AMPP_FUNCTION(A1L40, X1L2139);


--X1_acq_data_in_pipe_reg[0][319] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][319] at FF_X18_Y18_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][319] = AMPP_FUNCTION(A1L40, X1L510);


--X1_acq_data_in_pipe_reg[1][320] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][320] at FF_X18_Y18_N29
--register power-up is low

X1_acq_data_in_pipe_reg[1][320] = AMPP_FUNCTION(A1L40, X1L1067);


--X1_acq_data_in_pipe_reg[2][321] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][321] at FF_X17_Y18_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][321] = AMPP_FUNCTION(A1L40, X1L1589);


--X1_acq_data_in_pipe_reg[3][322] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][322] at FF_X23_Y12_N32
--register power-up is low

X1_acq_data_in_pipe_reg[3][322] = AMPP_FUNCTION(A1L40, X1L2141);


--X1_acq_data_in_pipe_reg[0][320] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][320] at FF_X18_Y18_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][320] = AMPP_FUNCTION(A1L40, X1L512);


--X1_acq_data_in_pipe_reg[1][321] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][321] at FF_X17_Y18_N35
--register power-up is low

X1_acq_data_in_pipe_reg[1][321] = AMPP_FUNCTION(A1L40, X1L1069);


--X1_acq_data_in_pipe_reg[2][322] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][322] at FF_X23_Y12_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][322] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][322], GND);


--X1_acq_data_in_pipe_reg[3][323] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][323] at FF_X23_Y12_N34
--register power-up is low

X1_acq_data_in_pipe_reg[3][323] = AMPP_FUNCTION(A1L40, X1L2143);


--X1_acq_data_in_pipe_reg[0][321] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][321] at FF_X27_Y15_N4
--register power-up is low

X1_acq_data_in_pipe_reg[0][321] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[321], GND);


--X1_acq_data_in_pipe_reg[1][322] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][322] at FF_X23_Y12_N7
--register power-up is low

X1_acq_data_in_pipe_reg[1][322] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][322], GND);


--X1_acq_data_in_pipe_reg[2][323] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][323] at FF_X23_Y12_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][323] = AMPP_FUNCTION(A1L40, X1L1592);


--X1_acq_data_in_pipe_reg[3][324] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][324] at FF_X21_Y13_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][324] = AMPP_FUNCTION(A1L40, X1L2145);


--X1_acq_data_in_pipe_reg[0][322] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][322] at FF_X23_Y12_N17
--register power-up is low

X1_acq_data_in_pipe_reg[0][322] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[322], GND);


--X1_acq_data_in_pipe_reg[1][323] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][323] at FF_X23_Y12_N31
--register power-up is low

X1_acq_data_in_pipe_reg[1][323] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][323], GND);


--X1_acq_data_in_pipe_reg[2][324] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][324] at FF_X21_Y13_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][324] = AMPP_FUNCTION(A1L40, X1L1594);


--X1_acq_data_in_pipe_reg[3][325] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][325] at FF_X25_Y15_N59
--register power-up is low

X1_acq_data_in_pipe_reg[3][325] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][325], GND);


--X1_acq_data_in_pipe_reg[0][323] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][323] at FF_X23_Y12_N56
--register power-up is low

X1_acq_data_in_pipe_reg[0][323] = AMPP_FUNCTION(A1L40, X1L516);


--X1_acq_data_in_pipe_reg[1][324] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][324] at FF_X21_Y13_N53
--register power-up is low

X1_acq_data_in_pipe_reg[1][324] = AMPP_FUNCTION(A1L40, X1L1073);


--X1_acq_data_in_pipe_reg[2][325] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][325] at FF_X25_Y15_N56
--register power-up is low

X1_acq_data_in_pipe_reg[2][325] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][325], GND);


--X1_acq_data_in_pipe_reg[3][326] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][326] at FF_X21_Y16_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][326] = AMPP_FUNCTION(A1L40, X1L2148);


--X1_acq_data_in_pipe_reg[0][324] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][324] at FF_X21_Y13_N50
--register power-up is low

X1_acq_data_in_pipe_reg[0][324] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[324], GND);


--X1_acq_data_in_pipe_reg[1][325] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][325] at FF_X25_Y15_N5
--register power-up is low

X1_acq_data_in_pipe_reg[1][325] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][325], GND);


--X1_acq_data_in_pipe_reg[2][326] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][326] at FF_X21_Y16_N11
--register power-up is low

X1_acq_data_in_pipe_reg[2][326] = AMPP_FUNCTION(A1L40, X1L1597);


--X1_acq_data_in_pipe_reg[3][327] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][327] at FF_X13_Y16_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][327] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][327], GND);


--X1_acq_data_in_pipe_reg[0][325] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][325] at FF_X25_Y15_N2
--register power-up is low

X1_acq_data_in_pipe_reg[0][325] = AMPP_FUNCTION(A1L40, X1L519);


--X1_acq_data_in_pipe_reg[1][326] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][326] at FF_X21_Y16_N8
--register power-up is low

X1_acq_data_in_pipe_reg[1][326] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][326], GND);


--X1_acq_data_in_pipe_reg[2][327] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][327] at FF_X13_Y16_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][327] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][327], GND);


--X1_acq_data_in_pipe_reg[3][328] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][328] at FF_X21_Y16_N53
--register power-up is low

X1_acq_data_in_pipe_reg[3][328] = AMPP_FUNCTION(A1L40, X1L2151);


--X1_acq_data_in_pipe_reg[0][326] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][326] at FF_X21_Y16_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][326] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[326], GND);


--X1_acq_data_in_pipe_reg[1][327] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][327] at FF_X19_Y16_N1
--register power-up is low

X1_acq_data_in_pipe_reg[1][327] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][327], GND);


--X1_acq_data_in_pipe_reg[2][328] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][328] at FF_X21_Y16_N50
--register power-up is low

X1_acq_data_in_pipe_reg[2][328] = AMPP_FUNCTION(A1L40, X1L1600);


--X1_acq_data_in_pipe_reg[3][329] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][329] at FF_X21_Y16_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][329] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][329], GND);


--X1_acq_data_in_pipe_reg[0][327] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][327] at FF_X27_Y16_N46
--register power-up is low

X1_acq_data_in_pipe_reg[0][327] = AMPP_FUNCTION(A1L40, X1L522);


--X1_acq_data_in_pipe_reg[1][328] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][328] at FF_X21_Y16_N16
--register power-up is low

X1_acq_data_in_pipe_reg[1][328] = AMPP_FUNCTION(A1L40, X1L1078);


--X1_acq_data_in_pipe_reg[2][329] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][329] at FF_X21_Y16_N23
--register power-up is low

X1_acq_data_in_pipe_reg[2][329] = AMPP_FUNCTION(A1L40, X1L1602);


--X1_acq_data_in_pipe_reg[3][330] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330] at FF_X25_Y15_N35
--register power-up is low

X1_acq_data_in_pipe_reg[3][330] = AMPP_FUNCTION(A1L40, X1L2154);


--X1_acq_data_in_pipe_reg[0][328] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][328] at FF_X21_Y16_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][328] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[328], GND);


--X1_acq_data_in_pipe_reg[1][329] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][329] at FF_X21_Y16_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][329] = AMPP_FUNCTION(A1L40, X1L1080);


--X1_acq_data_in_pipe_reg[2][330] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][330] at FF_X25_Y15_N32
--register power-up is low

X1_acq_data_in_pipe_reg[2][330] = AMPP_FUNCTION(A1L40, X1L1604);


--X1_acq_data_in_pipe_reg[3][331] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][331] at FF_X25_Y17_N29
--register power-up is low

X1_acq_data_in_pipe_reg[3][331] = AMPP_FUNCTION(A1L40, X1L2156);


--X1_acq_data_in_pipe_reg[0][329] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][329] at FF_X21_Y16_N35
--register power-up is low

X1_acq_data_in_pipe_reg[0][329] = AMPP_FUNCTION(A1L40, X1L525);


--X1_acq_data_in_pipe_reg[1][330] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][330] at FF_X25_Y15_N17
--register power-up is low

X1_acq_data_in_pipe_reg[1][330] = AMPP_FUNCTION(A1L40, X1L1082);


--X1_acq_data_in_pipe_reg[2][331] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][331] at FF_X25_Y17_N26
--register power-up is low

X1_acq_data_in_pipe_reg[2][331] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][331], GND);


--X1_acq_data_in_pipe_reg[3][332] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][332] at FF_X21_Y13_N47
--register power-up is low

X1_acq_data_in_pipe_reg[3][332] = AMPP_FUNCTION(A1L40, X1L2158);


--X1_acq_data_in_pipe_reg[0][330] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][330] at FF_X25_Y15_N14
--register power-up is low

X1_acq_data_in_pipe_reg[0][330] = AMPP_FUNCTION(A1L40, X1L527);


--X1_acq_data_in_pipe_reg[1][331] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][331] at FF_X25_Y17_N47
--register power-up is low

X1_acq_data_in_pipe_reg[1][331] = AMPP_FUNCTION(A1L40, X1L1084);


--X1_acq_data_in_pipe_reg[2][332] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][332] at FF_X21_Y13_N44
--register power-up is low

X1_acq_data_in_pipe_reg[2][332] = AMPP_FUNCTION(A1L40, X1L1607);


--X1_acq_data_in_pipe_reg[3][333] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][333] at FF_X25_Y15_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][333] = AMPP_FUNCTION(A1L40, X1L2160);


--X1_acq_data_in_pipe_reg[0][331] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][331] at FF_X25_Y17_N44
--register power-up is low

X1_acq_data_in_pipe_reg[0][331] = AMPP_FUNCTION(A1L40, X1L529);


--X1_acq_data_in_pipe_reg[1][332] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][332] at FF_X21_Y13_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][332] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][332], GND);


--X1_acq_data_in_pipe_reg[2][333] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][333] at FF_X25_Y15_N22
--register power-up is low

X1_acq_data_in_pipe_reg[2][333] = AMPP_FUNCTION(A1L40, X1L1609);


--X1_acq_data_in_pipe_reg[3][334] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][334] at FF_X23_Y14_N50
--register power-up is low

X1_acq_data_in_pipe_reg[3][334] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][334], GND);


--X1_acq_data_in_pipe_reg[0][332] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][332] at FF_X21_Y13_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][332] = AMPP_FUNCTION(A1L40, X1L531);


--X1_acq_data_in_pipe_reg[1][333] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][333] at FF_X25_Y15_N20
--register power-up is low

X1_acq_data_in_pipe_reg[1][333] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][333], GND);


--X1_acq_data_in_pipe_reg[2][334] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][334] at FF_X23_Y14_N59
--register power-up is low

X1_acq_data_in_pipe_reg[2][334] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[1][334], GND);


--X1_acq_data_in_pipe_reg[3][335] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][335] at FF_X27_Y15_N2
--register power-up is low

X1_acq_data_in_pipe_reg[3][335] = AMPP_FUNCTION(A1L40, X1L2163);


--X1_acq_data_in_pipe_reg[0][333] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][333] at FF_X25_Y15_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][333] = AMPP_FUNCTION(A1L40, X1L533);


--X1_acq_data_in_pipe_reg[1][334] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][334] at FF_X23_Y14_N56
--register power-up is low

X1_acq_data_in_pipe_reg[1][334] = AMPP_FUNCTION(A1L40, X1L1088);


--X1_acq_data_in_pipe_reg[2][335] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][335] at FF_X27_Y15_N20
--register power-up is low

X1_acq_data_in_pipe_reg[2][335] = AMPP_FUNCTION(A1L40, X1L1612);


--X1_acq_data_in_pipe_reg[3][336] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][336] at FF_X27_Y15_N26
--register power-up is low

X1_acq_data_in_pipe_reg[3][336] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][336], GND);


--X1_acq_data_in_pipe_reg[0][334] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][334] at FF_X23_Y14_N53
--register power-up is low

X1_acq_data_in_pipe_reg[0][334] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[334], GND);


--X1_acq_data_in_pipe_reg[1][335] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][335] at FF_X27_Y15_N14
--register power-up is low

X1_acq_data_in_pipe_reg[1][335] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][335], GND);


--X1_acq_data_in_pipe_reg[2][336] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][336] at FF_X27_Y15_N5
--register power-up is low

X1_acq_data_in_pipe_reg[2][336] = AMPP_FUNCTION(A1L40, X1L1614);


--X1_acq_data_in_pipe_reg[3][337] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][337] at FF_X24_Y17_N56
--register power-up is low

X1_acq_data_in_pipe_reg[3][337] = AMPP_FUNCTION(A1L40, X1L2166);


--X1_acq_data_in_pipe_reg[0][335] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][335] at FF_X27_Y15_N55
--register power-up is low

X1_acq_data_in_pipe_reg[0][335] = AMPP_FUNCTION(A1L40, X1L536);


--X1_acq_data_in_pipe_reg[1][336] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][336] at FF_X27_Y15_N52
--register power-up is low

X1_acq_data_in_pipe_reg[1][336] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][336], GND);


--X1_acq_data_in_pipe_reg[2][337] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][337] at FF_X24_Y17_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][337] = AMPP_FUNCTION(A1L40, X1L1616);


--X1_acq_data_in_pipe_reg[3][338] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][338] at FF_X27_Y15_N22
--register power-up is low

X1_acq_data_in_pipe_reg[3][338] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[2][338], GND);


--DB5_dffs[340] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[340] at FF_X15_Y15_N43
--register power-up is low

DB5_dffs[340] = AMPP_FUNCTION(A1L6, DB5L1, !X1_reset_all);


--X1_acq_data_in_pipe_reg[0][336] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][336] at FF_X27_Y15_N59
--register power-up is low

X1_acq_data_in_pipe_reg[0][336] = AMPP_FUNCTION(A1L40, D1_acq_data_in_reg[336], GND);


--X1_acq_data_in_pipe_reg[1][337] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][337] at FF_X24_Y17_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][337] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][337], GND);


--X1_acq_data_in_pipe_reg[2][338] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][338] at FF_X27_Y15_N43
--register power-up is low

X1_acq_data_in_pipe_reg[2][338] = AMPP_FUNCTION(A1L40, X1L1618);


--X1_acq_data_in_pipe_reg[3][339] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][339] at FF_X21_Y3_N17
--register power-up is low

X1_acq_data_in_pipe_reg[3][339] = AMPP_FUNCTION(A1L40, X1L2169);


--DB5L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0 at MLABCELL_X15_Y15_N42
DB5L1 = AMPP_FUNCTION(!Y1L3, !Y1_offload_shift_ena, !Y1L5, !TB1_ram_block1a340);


--X1_acq_data_in_pipe_reg[0][337] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][337] at FF_X24_Y17_N10
--register power-up is low

X1_acq_data_in_pipe_reg[0][337] = AMPP_FUNCTION(A1L40, X1L539);


--X1_acq_data_in_pipe_reg[1][338] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][338] at FF_X27_Y15_N50
--register power-up is low

X1_acq_data_in_pipe_reg[1][338] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][338], GND);


--X1_acq_data_in_pipe_reg[2][339] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][339] at FF_X21_Y3_N14
--register power-up is low

X1_acq_data_in_pipe_reg[2][339] = AMPP_FUNCTION(A1L40, X1L1620);


--X1_acq_data_in_pipe_reg[3][340] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][340] at FF_X21_Y3_N20
--register power-up is low

X1_acq_data_in_pipe_reg[3][340] = AMPP_FUNCTION(A1L40, X1L2171);


--X1_acq_data_in_pipe_reg[0][338] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][338] at FF_X27_Y15_N47
--register power-up is low

X1_acq_data_in_pipe_reg[0][338] = AMPP_FUNCTION(A1L40, X1L541);


--X1_acq_data_in_pipe_reg[1][339] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][339] at FF_X21_Y3_N41
--register power-up is low

X1_acq_data_in_pipe_reg[1][339] = AMPP_FUNCTION(A1L40, X1_acq_data_in_pipe_reg[0][339], GND);


--X1_acq_data_in_pipe_reg[2][340] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][340] at FF_X21_Y3_N35
--register power-up is low

X1_acq_data_in_pipe_reg[2][340] = AMPP_FUNCTION(A1L40, X1L1622);


--X1_acq_data_in_pipe_reg[0][339] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][339] at FF_X21_Y3_N38
--register power-up is low

X1_acq_data_in_pipe_reg[0][339] = AMPP_FUNCTION(A1L40, X1L543);


--X1_acq_data_in_pipe_reg[1][340] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][340] at FF_X21_Y3_N32
--register power-up is low

X1_acq_data_in_pipe_reg[1][340] = AMPP_FUNCTION(A1L40, X1L1095);


--X1_acq_data_in_pipe_reg[0][340] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][340] at FF_X21_Y3_N11
--register power-up is low

X1_acq_data_in_pipe_reg[0][340] = AMPP_FUNCTION(A1L40, X1L545);


--X1L2317 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0 at LABCELL_X7_Y8_N51
X1L2317 = AMPP_FUNCTION(!EB1_\buffer_manager:done);


--EB1L240 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~0 at LABCELL_X9_Y9_N45
EB1L240 = AMPP_FUNCTION(!EB1L35);


--EB1L242 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~1 at LABCELL_X9_Y9_N42
EB1L242 = AMPP_FUNCTION(!EB1L39);


--EB1L234 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~2 at MLABCELL_X8_Y9_N48
EB1L234 = AMPP_FUNCTION(!EB1L43);


--EB1L236 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~3 at MLABCELL_X8_Y9_N21
EB1L236 = AMPP_FUNCTION(!EB1L47);


--EB1L238 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~4 at MLABCELL_X8_Y9_N51
EB1L238 = AMPP_FUNCTION(!EB1L51);


--EB1L224 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~5 at MLABCELL_X8_Y9_N36
EB1L224 = AMPP_FUNCTION(!EB1L55);


--EB1L226 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~6 at MLABCELL_X8_Y9_N39
EB1L226 = AMPP_FUNCTION(!EB1L59);


--EB1L228 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~7 at MLABCELL_X8_Y9_N54
EB1L228 = AMPP_FUNCTION(!EB1L63);


--EB1L230 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~8 at LABCELL_X9_Y9_N57
EB1L230 = AMPP_FUNCTION(!EB1L67);


--EB1L232 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~9 at LABCELL_X9_Y9_N54
EB1L232 = AMPP_FUNCTION(!EB1L71);


--D1L1670 is sld_signaltap:auto_signaltap_0|~GND at MLABCELL_X8_Y6_N27
D1L1670 = GND;


--D1L1671 is sld_signaltap:auto_signaltap_0|~VCC at LABCELL_X9_Y5_N57
D1L1671 = VCC;


--QIC_SIGNALTAP_GND is QIC_SIGNALTAP_GND at LABCELL_X12_Y13_N48
QIC_SIGNALTAP_GND = GND;



--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L83 is DRAM_CLK~output at IOOBUF_X38_Y0_N36
A1L83 = OUTPUT_BUFFER.O(.I(GLOBAL(VG1L43)), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CLK is DRAM_CLK at PIN_AH12
DRAM_CLK = OUTPUT();


--A1L81 is DRAM_CKE~output at IOOBUF_X36_Y0_N53
A1L81 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CKE is DRAM_CKE at PIN_AK13
DRAM_CKE = OUTPUT();


--A1L48 is DRAM_ADDR[0]~output at IOOBUF_X40_Y0_N53
A1L48 = OUTPUT_BUFFER.O(.I(EC1_m_addr[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[0] is DRAM_ADDR[0] at PIN_AK14
DRAM_ADDR[0] = OUTPUT();


--A1L50 is DRAM_ADDR[1]~output at IOOBUF_X30_Y0_N19
A1L50 = OUTPUT_BUFFER.O(.I(EC1_m_addr[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[1] is DRAM_ADDR[1] at PIN_AH14
DRAM_ADDR[1] = OUTPUT();


--A1L52 is DRAM_ADDR[2]~output at IOOBUF_X38_Y0_N2
A1L52 = OUTPUT_BUFFER.O(.I(EC1_m_addr[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[2] is DRAM_ADDR[2] at PIN_AG15
DRAM_ADDR[2] = OUTPUT();


--A1L54 is DRAM_ADDR[3]~output at IOOBUF_X24_Y0_N19
A1L54 = OUTPUT_BUFFER.O(.I(EC1_m_addr[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[3] is DRAM_ADDR[3] at PIN_AE14
DRAM_ADDR[3] = OUTPUT();


--A1L56 is DRAM_ADDR[4]~output at IOOBUF_X28_Y0_N2
A1L56 = OUTPUT_BUFFER.O(.I(EC1_m_addr[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[4] is DRAM_ADDR[4] at PIN_AB15
DRAM_ADDR[4] = OUTPUT();


--A1L58 is DRAM_ADDR[5]~output at IOOBUF_X28_Y0_N19
A1L58 = OUTPUT_BUFFER.O(.I(EC1_m_addr[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[5] is DRAM_ADDR[5] at PIN_AC14
DRAM_ADDR[5] = OUTPUT();


--A1L60 is DRAM_ADDR[6]~output at IOOBUF_X24_Y0_N2
A1L60 = OUTPUT_BUFFER.O(.I(EC1_m_addr[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[6] is DRAM_ADDR[6] at PIN_AD14
DRAM_ADDR[6] = OUTPUT();


--A1L62 is DRAM_ADDR[7]~output at IOOBUF_X32_Y0_N19
A1L62 = OUTPUT_BUFFER.O(.I(EC1_m_addr[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[7] is DRAM_ADDR[7] at PIN_AF15
DRAM_ADDR[7] = OUTPUT();


--A1L64 is DRAM_ADDR[8]~output at IOOBUF_X38_Y0_N19
A1L64 = OUTPUT_BUFFER.O(.I(EC1_m_addr[8]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[8] is DRAM_ADDR[8] at PIN_AH15
DRAM_ADDR[8] = OUTPUT();


--A1L66 is DRAM_ADDR[9]~output at IOOBUF_X26_Y0_N59
A1L66 = OUTPUT_BUFFER.O(.I(EC1_m_addr[9]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[9] is DRAM_ADDR[9] at PIN_AG13
DRAM_ADDR[9] = OUTPUT();


--A1L68 is DRAM_ADDR[10]~output at IOOBUF_X26_Y0_N42
A1L68 = OUTPUT_BUFFER.O(.I(EC1_m_addr[10]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[10] is DRAM_ADDR[10] at PIN_AG12
DRAM_ADDR[10] = OUTPUT();


--A1L70 is DRAM_ADDR[11]~output at IOOBUF_X30_Y0_N2
A1L70 = OUTPUT_BUFFER.O(.I(EC1_m_addr[11]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[11] is DRAM_ADDR[11] at PIN_AH13
DRAM_ADDR[11] = OUTPUT();


--A1L72 is DRAM_ADDR[12]~output at IOOBUF_X40_Y0_N36
A1L72 = OUTPUT_BUFFER.O(.I(EC1_m_addr[12]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[12] is DRAM_ADDR[12] at PIN_AJ14
DRAM_ADDR[12] = OUTPUT();


--A1L75 is DRAM_BA[0]~output at IOOBUF_X22_Y0_N19
A1L75 = OUTPUT_BUFFER.O(.I(EC1_m_bank[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_BA[0] is DRAM_BA[0] at PIN_AF13
DRAM_BA[0] = OUTPUT();


--A1L77 is DRAM_BA[1]~output at IOOBUF_X38_Y0_N53
A1L77 = OUTPUT_BUFFER.O(.I(EC1_m_bank[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_BA[1] is DRAM_BA[1] at PIN_AJ12
DRAM_BA[1] = OUTPUT();


--A1L85 is DRAM_CS_N~output at IOOBUF_X18_Y0_N59
A1L85 = OUTPUT_BUFFER.O(.I(EC1_m_cmd[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CS_N is DRAM_CS_N at PIN_AG11
DRAM_CS_N = OUTPUT();


--A1L79 is DRAM_CAS_N~output at IOOBUF_X18_Y0_N42
A1L79 = OUTPUT_BUFFER.O(.I(EC1_m_cmd[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CAS_N is DRAM_CAS_N at PIN_AF11
DRAM_CAS_N = OUTPUT();


--A1L138 is DRAM_RAS_N~output at IOOBUF_X22_Y0_N2
A1L138 = OUTPUT_BUFFER.O(.I(EC1_m_cmd[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_RAS_N is DRAM_RAS_N at PIN_AE13
DRAM_RAS_N = OUTPUT();


--A1L142 is DRAM_WE_N~output at IOOBUF_X20_Y0_N2
A1L142 = OUTPUT_BUFFER.O(.I(EC1_m_cmd[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_WE_N is DRAM_WE_N at PIN_AA13
DRAM_WE_N = OUTPUT();


--A1L140 is DRAM_UDQM~output at IOOBUF_X36_Y0_N36
A1L140 = OUTPUT_BUFFER.O(.I(EC1_m_dqm[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_UDQM is DRAM_UDQM at PIN_AK12
DRAM_UDQM = OUTPUT();


--A1L136 is DRAM_LDQM~output at IOOBUF_X20_Y0_N19
A1L136 = OUTPUT_BUFFER.O(.I(EC1_m_dqm[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_LDQM is DRAM_LDQM at PIN_AB13
DRAM_LDQM = OUTPUT();


--A1L29 is AUD_DACDAT~output at IOOBUF_X16_Y81_N2
A1L29 = OUTPUT_BUFFER.O(.I(RC1_serial_audio_out_data), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_DACDAT is AUD_DACDAT at PIN_J7
AUD_DACDAT = OUTPUT();


--A1L34 is AUD_XCK~output at IOOBUF_X2_Y81_N76
A1L34 = OUTPUT_BUFFER.O(.I(count[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_XCK is AUD_XCK at PIN_G7
AUD_XCK = OUTPUT();


--A1L144 is FPGA_I2C_SCLK~output at IOOBUF_X12_Y81_N19
A1L144 = OUTPUT_BUFFER.O(.I(ED1L33), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--FPGA_I2C_SCLK is FPGA_I2C_SCLK at PIN_J12
FPGA_I2C_SCLK = OUTPUT();


--A1L330 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L330 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L332 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L332 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L334 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L334 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L336 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L336 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L338 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L338 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L340 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L340 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L342 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L342 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L344 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L344 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--GPIO_0[4] is GPIO_0[4] at PIN_AK16
GPIO_0[4] = BIDIR();



--GPIO_0[5] is GPIO_0[5] at PIN_AK18
GPIO_0[5] = BIDIR();



--GPIO_0[6] is GPIO_0[6] at PIN_AK19
GPIO_0[6] = BIDIR();



--GPIO_0[7] is GPIO_0[7] at PIN_AJ19
GPIO_0[7] = BIDIR();



--GPIO_0[8] is GPIO_0[8] at PIN_AJ17
GPIO_0[8] = BIDIR();



--GPIO_0[9] is GPIO_0[9] at PIN_AJ16
GPIO_0[9] = BIDIR();



--GPIO_0[10] is GPIO_0[10] at PIN_AH18
GPIO_0[10] = BIDIR();



--GPIO_0[11] is GPIO_0[11] at PIN_AH17
GPIO_0[11] = BIDIR();



--GPIO_0[12] is GPIO_0[12] at PIN_AG16
GPIO_0[12] = BIDIR();



--GPIO_0[13] is GPIO_0[13] at PIN_AE16
GPIO_0[13] = BIDIR();



--GPIO_0[14] is GPIO_0[14] at PIN_AF16
GPIO_0[14] = BIDIR();



--GPIO_0[15] is GPIO_0[15] at PIN_AG17
GPIO_0[15] = BIDIR();



--GPIO_0[16] is GPIO_0[16] at PIN_AA18
GPIO_0[16] = BIDIR();



--GPIO_0[17] is GPIO_0[17] at PIN_AA19
GPIO_0[17] = BIDIR();



--GPIO_0[18] is GPIO_0[18] at PIN_AE17
GPIO_0[18] = BIDIR();



--GPIO_0[19] is GPIO_0[19] at PIN_AC20
GPIO_0[19] = BIDIR();



--GPIO_0[20] is GPIO_0[20] at PIN_AH19
GPIO_0[20] = BIDIR();



--GPIO_0[21] is GPIO_0[21] at PIN_AJ20
GPIO_0[21] = BIDIR();



--GPIO_0[22] is GPIO_0[22] at PIN_AH20
GPIO_0[22] = BIDIR();



--GPIO_0[23] is GPIO_0[23] at PIN_AK21
GPIO_0[23] = BIDIR();



--GPIO_0[24] is GPIO_0[24] at PIN_AD19
GPIO_0[24] = BIDIR();



--GPIO_0[25] is GPIO_0[25] at PIN_AD20
GPIO_0[25] = BIDIR();



--GPIO_0[26] is GPIO_0[26] at PIN_AE18
GPIO_0[26] = BIDIR();



--GPIO_0[27] is GPIO_0[27] at PIN_AE19
GPIO_0[27] = BIDIR();



--GPIO_0[28] is GPIO_0[28] at PIN_AF20
GPIO_0[28] = BIDIR();



--GPIO_0[29] is GPIO_0[29] at PIN_AF21
GPIO_0[29] = BIDIR();



--GPIO_0[30] is GPIO_0[30] at PIN_AF19
GPIO_0[30] = BIDIR();



--GPIO_0[31] is GPIO_0[31] at PIN_AG21
GPIO_0[31] = BIDIR();



--GPIO_0[32] is GPIO_0[32] at PIN_AF18
GPIO_0[32] = BIDIR();



--GPIO_0[33] is GPIO_0[33] at PIN_AG20
GPIO_0[33] = BIDIR();



--GPIO_0[34] is GPIO_0[34] at PIN_AG18
GPIO_0[34] = BIDIR();



--GPIO_0[35] is GPIO_0[35] at PIN_AJ21
GPIO_0[35] = BIDIR();



--DRAM_DQ[0] is DRAM_DQ[0] at PIN_AK6
DRAM_DQ[0] = BIDIR();


--A1L88 is DRAM_DQ[0]~input at IOIBUF_X24_Y0_N52
A1L88 = INPUT_BUFFER(.I(DRAM_DQ[0]), );


--DRAM_DQ[1] is DRAM_DQ[1] at PIN_AJ7
DRAM_DQ[1] = BIDIR();


--A1L91 is DRAM_DQ[1]~input at IOIBUF_X26_Y0_N92
A1L91 = INPUT_BUFFER(.I(DRAM_DQ[1]), );


--DRAM_DQ[2] is DRAM_DQ[2] at PIN_AK7
DRAM_DQ[2] = BIDIR();


--A1L94 is DRAM_DQ[2]~input at IOIBUF_X28_Y0_N35
A1L94 = INPUT_BUFFER(.I(DRAM_DQ[2]), );


--DRAM_DQ[3] is DRAM_DQ[3] at PIN_AK8
DRAM_DQ[3] = BIDIR();


--A1L97 is DRAM_DQ[3]~input at IOIBUF_X28_Y0_N52
A1L97 = INPUT_BUFFER(.I(DRAM_DQ[3]), );


--DRAM_DQ[4] is DRAM_DQ[4] at PIN_AK9
DRAM_DQ[4] = BIDIR();


--A1L100 is DRAM_DQ[4]~input at IOIBUF_X30_Y0_N52
A1L100 = INPUT_BUFFER(.I(DRAM_DQ[4]), );


--DRAM_DQ[5] is DRAM_DQ[5] at PIN_AG10
DRAM_DQ[5] = BIDIR();


--A1L103 is DRAM_DQ[5]~input at IOIBUF_X18_Y0_N75
A1L103 = INPUT_BUFFER(.I(DRAM_DQ[5]), );


--DRAM_DQ[6] is DRAM_DQ[6] at PIN_AK11
DRAM_DQ[6] = BIDIR();


--A1L106 is DRAM_DQ[6]~input at IOIBUF_X34_Y0_N58
A1L106 = INPUT_BUFFER(.I(DRAM_DQ[6]), );


--DRAM_DQ[7] is DRAM_DQ[7] at PIN_AJ11
DRAM_DQ[7] = BIDIR();


--A1L109 is DRAM_DQ[7]~input at IOIBUF_X34_Y0_N41
A1L109 = INPUT_BUFFER(.I(DRAM_DQ[7]), );


--DRAM_DQ[8] is DRAM_DQ[8] at PIN_AH10
DRAM_DQ[8] = BIDIR();


--A1L112 is DRAM_DQ[8]~input at IOIBUF_X34_Y0_N75
A1L112 = INPUT_BUFFER(.I(DRAM_DQ[8]), );


--DRAM_DQ[9] is DRAM_DQ[9] at PIN_AJ10
DRAM_DQ[9] = BIDIR();


--A1L115 is DRAM_DQ[9]~input at IOIBUF_X34_Y0_N92
A1L115 = INPUT_BUFFER(.I(DRAM_DQ[9]), );


--DRAM_DQ[10] is DRAM_DQ[10] at PIN_AJ9
DRAM_DQ[10] = BIDIR();


--A1L118 is DRAM_DQ[10]~input at IOIBUF_X30_Y0_N35
A1L118 = INPUT_BUFFER(.I(DRAM_DQ[10]), );


--DRAM_DQ[11] is DRAM_DQ[11] at PIN_AH9
DRAM_DQ[11] = BIDIR();


--A1L121 is DRAM_DQ[11]~input at IOIBUF_X18_Y0_N92
A1L121 = INPUT_BUFFER(.I(DRAM_DQ[11]), );


--DRAM_DQ[12] is DRAM_DQ[12] at PIN_AH8
DRAM_DQ[12] = BIDIR();


--A1L124 is DRAM_DQ[12]~input at IOIBUF_X32_Y0_N52
A1L124 = INPUT_BUFFER(.I(DRAM_DQ[12]), );


--DRAM_DQ[13] is DRAM_DQ[13] at PIN_AH7
DRAM_DQ[13] = BIDIR();


--A1L127 is DRAM_DQ[13]~input at IOIBUF_X32_Y0_N35
A1L127 = INPUT_BUFFER(.I(DRAM_DQ[13]), );


--DRAM_DQ[14] is DRAM_DQ[14] at PIN_AJ6
DRAM_DQ[14] = BIDIR();


--A1L130 is DRAM_DQ[14]~input at IOIBUF_X26_Y0_N75
A1L130 = INPUT_BUFFER(.I(DRAM_DQ[14]), );


--DRAM_DQ[15] is DRAM_DQ[15] at PIN_AJ5
DRAM_DQ[15] = BIDIR();


--A1L133 is DRAM_DQ[15]~input at IOIBUF_X24_Y0_N35
A1L133 = INPUT_BUFFER(.I(DRAM_DQ[15]), );


--AUD_ADCLRCK is AUD_ADCLRCK at PIN_K8
AUD_ADCLRCK = BIDIR();


--A1L23 is AUD_ADCLRCK~input at IOIBUF_X8_Y81_N18
A1L23 = INPUT_BUFFER(.I(AUD_ADCLRCK), );


--AUD_BCLK is AUD_BCLK at PIN_H7
AUD_BCLK = BIDIR();


--A1L26 is AUD_BCLK~input at IOIBUF_X16_Y81_N18
A1L26 = INPUT_BUFFER(.I(AUD_BCLK), );


--AUD_DACLRCK is AUD_DACLRCK at PIN_H8
AUD_DACLRCK = BIDIR();


--A1L31 is AUD_DACLRCK~input at IOIBUF_X24_Y81_N1
A1L31 = INPUT_BUFFER(.I(AUD_DACLRCK), );


--FPGA_I2C_SDAT is FPGA_I2C_SDAT at PIN_K12
FPGA_I2C_SDAT = BIDIR();


--A1L146 is FPGA_I2C_SDAT~input at IOIBUF_X12_Y81_N1
A1L146 = INPUT_BUFFER(.I(FPGA_I2C_SDAT), );


--GPIO_0[0] is GPIO_0[0] at PIN_AC18
GPIO_0[0] = BIDIR();



--GPIO_0[1] is GPIO_0[1] at PIN_Y17
GPIO_0[1] = BIDIR();



--GPIO_0[2] is GPIO_0[2] at PIN_AD17
GPIO_0[2] = BIDIR();



--GPIO_0[3] is GPIO_0[3] at PIN_Y18
GPIO_0[3] = BIDIR();



--A1L39 is CLOCK2_50~input at IOIBUF_X56_Y0_N1
A1L39 = INPUT_BUFFER(.I(CLOCK2_50), );


--CLOCK2_50 is CLOCK2_50 at PIN_AA16
CLOCK2_50 = INPUT();


--A1L321 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L321 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L21 is AUD_ADCDAT~input at IOIBUF_X8_Y81_N1
A1L21 = INPUT_BUFFER(.I(AUD_ADCDAT), );


--AUD_ADCDAT is AUD_ADCDAT at PIN_K7
AUD_ADCDAT = INPUT();


--A1L612 is SW[6]~input at IOIBUF_X4_Y0_N35
A1L612 = INPUT_BUFFER(.I(SW[6]), );


--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();


--A1L614 is SW[7]~input at IOIBUF_X4_Y0_N1
A1L614 = INPUT_BUFFER(.I(SW[7]), );


--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();


--A1L604 is SW[2]~input at IOIBUF_X8_Y0_N35
A1L604 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();


--A1L610 is SW[5]~input at IOIBUF_X16_Y0_N18
A1L610 = INPUT_BUFFER(.I(SW[5]), );


--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();


--A1L600 is SW[0]~input at IOIBUF_X12_Y0_N18
A1L600 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();


--A1L602 is SW[1]~input at IOIBUF_X16_Y0_N1
A1L602 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();


--A1L606 is SW[3]~input at IOIBUF_X4_Y0_N52
A1L606 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();


--A1L608 is SW[4]~input at IOIBUF_X2_Y0_N41
A1L608 = INPUT_BUFFER(.I(SW[4]), );


--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();










--VG1L6 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN at FRACTIONALPLL_X89_Y1_N0
VG1L6 = EQUATION NOT SUPPORTED;

--VG1_fboutclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|fboutclk_wire[0] at FRACTIONALPLL_X89_Y1_N0
VG1_fboutclk_wire[0] = EQUATION NOT SUPPORTED;

--VG1_locked_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0] at FRACTIONALPLL_X89_Y1_N0
VG1_locked_wire[0] = EQUATION NOT SUPPORTED;

--VG1L15 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK at FRACTIONALPLL_X89_Y1_N0
VG1L15 = EQUATION NOT SUPPORTED;

--VG1L7 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 at FRACTIONALPLL_X89_Y1_N0
VG1L7 = EQUATION NOT SUPPORTED;

--VG1L8 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 at FRACTIONALPLL_X89_Y1_N0
VG1L8 = EQUATION NOT SUPPORTED;

--VG1L9 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 at FRACTIONALPLL_X89_Y1_N0
VG1L9 = EQUATION NOT SUPPORTED;

--VG1L10 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 at FRACTIONALPLL_X89_Y1_N0
VG1L10 = EQUATION NOT SUPPORTED;

--VG1L11 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 at FRACTIONALPLL_X89_Y1_N0
VG1L11 = EQUATION NOT SUPPORTED;

--VG1L12 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 at FRACTIONALPLL_X89_Y1_N0
VG1L12 = EQUATION NOT SUPPORTED;

--VG1L13 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 at FRACTIONALPLL_X89_Y1_N0
VG1L13 = EQUATION NOT SUPPORTED;

--VG1L14 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 at FRACTIONALPLL_X89_Y1_N0
VG1L14 = EQUATION NOT SUPPORTED;

--VG1L16 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 at FRACTIONALPLL_X89_Y1_N0
VG1L16 = EQUATION NOT SUPPORTED;

--VG1L17 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 at FRACTIONALPLL_X89_Y1_N0
VG1L17 = EQUATION NOT SUPPORTED;

--VG1L18 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 at FRACTIONALPLL_X89_Y1_N0
VG1L18 = EQUATION NOT SUPPORTED;

--VG1L19 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 at FRACTIONALPLL_X89_Y1_N0
VG1L19 = EQUATION NOT SUPPORTED;

--VG1L20 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 at FRACTIONALPLL_X89_Y1_N0
VG1L20 = EQUATION NOT SUPPORTED;

--VG1L21 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 at FRACTIONALPLL_X89_Y1_N0
VG1L21 = EQUATION NOT SUPPORTED;

--VG1L22 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 at FRACTIONALPLL_X89_Y1_N0
VG1L22 = EQUATION NOT SUPPORTED;

--VG1L23 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 at FRACTIONALPLL_X89_Y1_N0
VG1L23 = EQUATION NOT SUPPORTED;


--VG1L32 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT at PLLREFCLKSELECT_X89_Y7_N0
VG1L32 = EQUATION NOT SUPPORTED;

--VG1L33 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF at PLLREFCLKSELECT_X89_Y7_N0
VG1L33 = EQUATION NOT SUPPORTED;


--VG1L26 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT at PLLRECONFIG_X89_Y5_N0
VG1L26 = EQUATION NOT SUPPORTED;

--VG1L29 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM at PLLRECONFIG_X89_Y5_N0
VG1L29 = EQUATION NOT SUPPORTED;

--VG1L30 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP at PLLRECONFIG_X89_Y5_N0
VG1L30 = EQUATION NOT SUPPORTED;

--VG1L27 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 at PLLRECONFIG_X89_Y5_N0
VG1L27 = EQUATION NOT SUPPORTED;

--VG1L28 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN1 at PLLRECONFIG_X89_Y5_N0
VG1L28 = EQUATION NOT SUPPORTED;


--VG1_outclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] at PLLOUTPUTCOUNTER_X89_Y1_N1
VG1_outclk_wire[0] = EQUATION NOT SUPPORTED;


--VG1_outclk_wire[1] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] at PLLOUTPUTCOUNTER_X89_Y0_N1
VG1_outclk_wire[1] = EQUATION NOT SUPPORTED;


--VG1L41 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 at CLKCTRL_G10
VG1L41 = cyclonev_clkena(.INCLK = VG1_outclk_wire[0]) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--VG1L43 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 at CLKCTRL_G11
VG1L43 = cyclonev_clkena(.INCLK = VG1_outclk_wire[1]) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L6 is altera_internal_jtag~TCKUTAPCLKENA0 at CLKCTRL_G0
A1L6 = cyclonev_clkena(.INCLK = A1L5) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L40 is CLOCK2_50~inputCLKENA0 at CLKCTRL_G5
A1L40 = cyclonev_clkena(.INCLK = A1L39) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--EC1_m_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1] at DDIOOUTCELL_X18_Y0_N50
--register power-up is high

EC1_m_cmd[1] = DFFEAS(!EC1L81, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  ,  );


--EC1_m_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2] at DDIOOUTCELL_X22_Y0_N10
--register power-up is high

EC1_m_cmd[2] = DFFEAS(!EC1L80, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  ,  );


--EC1_m_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0] at DDIOOUTCELL_X20_Y0_N10
--register power-up is high

EC1_m_cmd[0] = DFFEAS(!EC1L82, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  ,  );


--EC1_m_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0] at DDIOOUTCELL_X24_Y0_N61
--register power-up is low

EC1_m_data[0] = DFFEAS(EC1L161, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1] at DDIOOUTCELL_X26_Y0_N101
--register power-up is low

EC1_m_data[1] = DFFEAS(EC1L160, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2] at DDIOOUTCELL_X28_Y0_N44
--register power-up is low

EC1_m_data[2] = DFFEAS(EC1L159, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3] at DDIOOUTCELL_X28_Y0_N61
--register power-up is low

EC1_m_data[3] = DFFEAS(EC1L158, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4] at DDIOOUTCELL_X30_Y0_N61
--register power-up is low

EC1_m_data[4] = DFFEAS(EC1L157, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5] at DDIOOUTCELL_X18_Y0_N84
--register power-up is low

EC1_m_data[5] = DFFEAS(EC1L156, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6] at DDIOOUTCELL_X34_Y0_N67
--register power-up is low

EC1_m_data[6] = DFFEAS(EC1L155, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7] at DDIOOUTCELL_X34_Y0_N50
--register power-up is low

EC1_m_data[7] = DFFEAS(EC1L154, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8] at DDIOOUTCELL_X34_Y0_N84
--register power-up is low

EC1_m_data[8] = DFFEAS(EC1L153, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9] at DDIOOUTCELL_X34_Y0_N101
--register power-up is low

EC1_m_data[9] = DFFEAS(EC1L152, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10] at DDIOOUTCELL_X30_Y0_N44
--register power-up is low

EC1_m_data[10] = DFFEAS(EC1L151, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11] at DDIOOUTCELL_X18_Y0_N101
--register power-up is low

EC1_m_data[11] = DFFEAS(EC1L150, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12] at DDIOOUTCELL_X32_Y0_N61
--register power-up is low

EC1_m_data[12] = DFFEAS(EC1L149, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13] at DDIOOUTCELL_X32_Y0_N44
--register power-up is low

EC1_m_data[13] = DFFEAS(EC1L148, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14] at DDIOOUTCELL_X26_Y0_N84
--register power-up is low

EC1_m_data[14] = DFFEAS(EC1L147, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_m_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15] at DDIOOUTCELL_X24_Y0_N44
--register power-up is low

EC1_m_data[15] = DFFEAS(EC1L146, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_oe is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe at DDIOOECELL_X24_Y0_N56
--register power-up is high

EC1_oe = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L353Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1 at DDIOOECELL_X26_Y0_N96
--register power-up is high

EC1L353Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L354Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2 at DDIOOECELL_X28_Y0_N39
--register power-up is high

EC1L354Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L355Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3 at DDIOOECELL_X28_Y0_N56
--register power-up is high

EC1L355Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L356Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4 at DDIOOECELL_X30_Y0_N56
--register power-up is high

EC1L356Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L357Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5 at DDIOOECELL_X18_Y0_N79
--register power-up is high

EC1L357Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L358Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6 at DDIOOECELL_X34_Y0_N62
--register power-up is high

EC1L358Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L359Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7 at DDIOOECELL_X34_Y0_N45
--register power-up is high

EC1L359Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L360Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8 at DDIOOECELL_X34_Y0_N79
--register power-up is high

EC1L360Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L361Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9 at DDIOOECELL_X34_Y0_N96
--register power-up is high

EC1L361Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L362Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 at DDIOOECELL_X30_Y0_N39
--register power-up is high

EC1L362Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L363Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 at DDIOOECELL_X18_Y0_N96
--register power-up is high

EC1L363Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L364Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 at DDIOOECELL_X32_Y0_N56
--register power-up is high

EC1L364Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L365Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 at DDIOOECELL_X32_Y0_N39
--register power-up is high

EC1L365Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--EC1L366Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 at DDIOOECELL_X26_Y0_N79
--register power-up is high

EC1L366Q = DFFEAS(!EC1L225, GLOBAL(VG1L41),  ,  ,  , VCC, KC1_r_sync_rst,  , !EC1_m_state.000010000);


--D1L840 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[305]~feeder at LABCELL_X18_Y14_N12
D1L840 = ( AC1L99 );


--D1L844 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[308]~feeder at LABCELL_X18_Y13_N27
D1L844 = ( AC1L111 );


--D1L846 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[309]~feeder at LABCELL_X18_Y13_N54
D1L846 = AC1L115;


--D1L848 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[310]~feeder at LABCELL_X18_Y13_N24
D1L848 = ( AC1L119 );


--D1L851 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[312]~feeder at LABCELL_X18_Y14_N15
D1L851 = ( AC1L127 );


--D1L854 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[314]~feeder at LABCELL_X19_Y18_N15
D1L854 = ( AC1L135 );


--D1L856 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[315]~feeder at LABCELL_X16_Y16_N6
D1L856 = ( AC1L139 );


--D1L858 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[316]~feeder at LABCELL_X16_Y16_N39
D1L858 = ( AC1L143 );


--D1L862 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[319]~feeder at LABCELL_X18_Y18_N30
D1L862 = ( AC1L155 );


--JE4L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]~feeder at LABCELL_X35_Y6_N27
JE4L29 = ( JF1_W_alu_result[22] );


--JE4L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]~feeder at LABCELL_X35_Y6_N24
JE4L31 = ( JF1_W_alu_result[23] );


--JE4L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]~feeder at LABCELL_X31_Y4_N51
JE4L19 = ( JF1_W_alu_result[13] );


--JE4L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]~feeder at LABCELL_X37_Y3_N57
JE4L13 = ( JF1_W_alu_result[9] );


--JE4L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]~feeder at LABCELL_X37_Y3_N24
JE4L15 = ( JF1_W_alu_result[10] );


--JE4L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]~feeder at LABCELL_X33_Y5_N6
JE4L5 = ( JF1_W_alu_result[3] );


--JE4L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]~feeder at LABCELL_X33_Y5_N48
JE4L7 = ( JF1L865Q );


--RC1L134 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data~feeder at LABCELL_X40_Y14_N36
RC1L134 = ( RC1_data_out_shift_reg[15] );


--JE3L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[0]~feeder at MLABCELL_X28_Y10_N30
JE3L14 = ( JF1_d_writedata[16] );


--JF1L1099 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X42_Y6_N6
JF1L1099 = PF2_q_b[0];


--JF1L1115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X42_Y9_N27
JF1L1115 = ( PF2_q_b[0] );


--JF1L1120 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X40_Y10_N54
JF1L1120 = PF2_q_b[2];


--JF1L1103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X42_Y6_N36
JF1L1103 = PF2_q_b[2];


--JF1L1105 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X42_Y6_N42
JF1L1105 = PF2_q_b[3];


--JF1L1122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X40_Y10_N27
JF1L1122 = PF2_q_b[3];


--JF1L1107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X42_Y6_N12
JF1L1107 = PF2_q_b[4];


--JF1L1125 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X40_Y10_N0
JF1L1125 = PF2_q_b[4];


--JF1L1109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X42_Y6_N30
JF1L1109 = PF2_q_b[5];


--JF1L1127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X42_Y9_N18
JF1L1127 = ( PF2_q_b[5] );


--JF1L1111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X42_Y6_N33
JF1L1111 = PF2_q_b[6];


--JF1L1130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X40_Y10_N57
JF1L1130 = PF2_q_b[6];


--JF1L1113 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X42_Y6_N27
JF1L1113 = ( PF2_q_b[7] );


--JF1L1132 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X40_Y10_N24
JF1L1132 = PF2_q_b[7];


--JF1L1118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X40_Y10_N3
JF1L1118 = ( PF2_q_b[1] );


--JF1L1101 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X42_Y6_N9
JF1L1101 = PF2_q_b[1];


--JE3L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[2]~feeder at MLABCELL_X28_Y10_N15
JE3L17 = ( JF1_d_writedata[18] );


--JE4L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2]~feeder at MLABCELL_X28_Y5_N27
JE4L46 = ( JF1_d_writedata[18] );


--JE3L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[4]~feeder at MLABCELL_X28_Y10_N54
JE3L20 = ( JF1_d_writedata[20] );


--JE4L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]~feeder at MLABCELL_X28_Y5_N0
JE4L50 = ( JF1_d_writedata[21] );


--JE3L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[5]~feeder at MLABCELL_X28_Y10_N9
JE3L22 = ( JF1_d_writedata[21] );


--JE3L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[7]~feeder at MLABCELL_X28_Y10_N45
JE3L25 = ( JF1_d_writedata[23] );


--JE4L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7]~feeder at LABCELL_X33_Y5_N33
JE4L53 = ( JF1_d_writedata[23] );


--DG1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder at LABCELL_X16_Y5_N15
DG1L8 = ( EG1_sr[1] );


--JF1L570 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X43_Y6_N54
JF1L570 = ( JF1_D_iw[12] );


--JF1L574 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X43_Y6_N45
JF1L574 = JF1_D_iw[14];


--JF1L580 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X43_Y6_N48
JF1L580 = JF1_D_iw[17];


--AE6L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X29_Y10_N45
AE6L9 = ( MF1_readdata[4] );


--PD1L100 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at LABCELL_X23_Y7_N39
PD1L100 = AMPP_FUNCTION(!PD1_td_shift[10]);


--DG1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X18_Y5_N36
DG1L11 = ( EG1_sr[3] );


--DG1L33 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X18_Y5_N9
DG1L33 = ( EG1_sr[17] );


--DG1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at MLABCELL_X21_Y4_N3
DG1L39 = ( EG1_sr[20] );


--AE6L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~feeder at LABCELL_X33_Y7_N21
AE6L40 = ( MF1_readdata[26] );


--AE6L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder at LABCELL_X33_Y7_N36
AE6L31 = ( MF1_readdata[21] );


--AE6L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder at LABCELL_X36_Y9_N15
AE6L43 = ( MF1_readdata[28] );


--AE6L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~feeder at LABCELL_X33_Y7_N33
AE6L33 = ( MF1_readdata[22] );


--AE6L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder at LABCELL_X36_Y9_N21
AE6L35 = ( MF1_readdata[23] );


--AE6L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder at LABCELL_X36_Y9_N36
AE6L38 = ( MF1_readdata[25] );


--AE6L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X29_Y10_N42
AE6L13 = ( MF1_readdata[6] );


--AE6L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X30_Y5_N9
AE6L15 = ( MF1_readdata[7] );


--ZB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0]~feeder at LABCELL_X35_Y14_N39
ZB1L12 = ( ZB1_address_reg[0] );


--ZB1L16 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]~feeder at LABCELL_X35_Y14_N24
ZB1L16 = ( ZB1_address_reg[2] );


--ZB1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3]~feeder at LABCELL_X35_Y14_N57
ZB1L18 = ( ZB1_address_reg[3] );


--ZB1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]~feeder at LABCELL_X35_Y14_N21
ZB1L23 = ( ZB1_address_reg[7] );


--ZB1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1]~feeder at LABCELL_X35_Y14_N30
ZB1L14 = ( ZB1_address_reg[1] );


--DG1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at LABCELL_X18_Y5_N45
DG1L35 = ( EG1_sr[18] );


--DG1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder at MLABCELL_X21_Y4_N27
DG1L42 = ( EG1_sr[22] );


--DG1L37 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at MLABCELL_X21_Y4_N51
DG1L37 = ( EG1_sr[19] );


--QC1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]~feeder at LABCELL_X29_Y12_N57
QC1L58 = ( WC2L11Q );


--QC1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]~feeder at MLABCELL_X25_Y11_N45
QC1L16 = ( QC1_data_in_shift_reg[2] );


--QC1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11]~feeder at MLABCELL_X25_Y11_N51
QC1L29 = ( QC1_data_in_shift_reg[10] );


--QC1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4]~feeder at MLABCELL_X25_Y11_N42
QC1L18 = QC1_data_in_shift_reg[3];


--QC1L52 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]~feeder at LABCELL_X29_Y12_N15
QC1L52 = AD2_counter_reg_bit[3];


--QC1L41 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]~feeder at LABCELL_X29_Y12_N9
QC1L41 = ( AD1_counter_reg_bit[3] );


--QC1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5]~feeder at MLABCELL_X25_Y11_N30
QC1L20 = QC1_data_in_shift_reg[4];


--QC1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6]~feeder at MLABCELL_X25_Y11_N33
QC1L22 = QC1_data_in_shift_reg[5];


--QC1L56 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]~feeder at LABCELL_X30_Y12_N15
QC1L56 = ( AD2_counter_reg_bit[6] );


--QC1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]~feeder at MLABCELL_X25_Y11_N39
QC1L35 = ( QC1_data_in_shift_reg[14] );


--QC1L49 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]~feeder at LABCELL_X29_Y12_N6
QC1L49 = ( AD2_counter_reg_bit[1] );


--QC1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]~feeder at MLABCELL_X25_Y11_N57
QC1L26 = ( QC1_data_in_shift_reg[8] );


--PD1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder at MLABCELL_X21_Y7_N42
PD1L15 = AMPP_FUNCTION(!PD1_count[6]);


--DG1L48 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder at MLABCELL_X21_Y6_N6
DG1L48 = ( EG1_sr[25] );


--DG1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder at LABCELL_X22_Y5_N21
DG1L52 = ( EG1_sr[28] );


--DG1L44 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X22_Y5_N3
DG1L44 = ( EG1_sr[23] );


--PD1L97 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at LABCELL_X23_Y7_N3
PD1L97 = AMPP_FUNCTION(!PD1_td_shift[8]);


--PD1L13 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at MLABCELL_X21_Y7_N45
PD1L13 = AMPP_FUNCTION(!PD1_count[5]);


--DG1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X17_Y5_N30
DG1L15 = ( EG1_sr[6] );


--DG1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at LABCELL_X22_Y5_N27
DG1L55 = ( EG1_sr[30] );


--DG1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X22_Y5_N0
DG1L46 = ( EG1_sr[24] );


--PD1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder at MLABCELL_X21_Y7_N36
PD1L11 = AMPP_FUNCTION(!PD1_count[4]);


--DG1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at LABCELL_X16_Y5_N6
DG1L19 = ( EG1_sr[8] );


--DG1L25 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder at LABCELL_X17_Y5_N51
DG1L25 = ( EG1_sr[12] );


--DG1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X17_Y5_N18
DG1L23 = ( EG1_sr[11] );


--DG1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X17_Y5_N21
DG1L27 = ( EG1_sr[13] );


--D1L865 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[321]~feeder at LABCELL_X27_Y15_N21
D1L865 = ( LD1_edge );


--D1L837 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[303]~feeder at LABCELL_X24_Y17_N51
D1L837 = AC1_data_reg_1[8];


--D1L817 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]~feeder at LABCELL_X24_Y17_N12
D1L817 = ( AC1_data_reg_1[0] );


--D1L825 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[295]~feeder at LABCELL_X27_Y16_N24
D1L825 = AC1_data_reg_1[15];


--D1L820 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[291]~feeder at LABCELL_X23_Y12_N6
D1L820 = ( AC1_data_reg_1[11] );


--D1L835 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[302]~feeder at MLABCELL_X25_Y14_N30
D1L835 = AC1_data_reg_1[7];


--D1L833 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[301]~feeder at MLABCELL_X25_Y14_N33
D1L833 = ( AC1_data_reg_1[6] );


--D1L830 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[299]~feeder at LABCELL_X24_Y14_N0
D1L830 = ( AC1_data_reg_1[4] );


--D1L348 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder at MLABCELL_X15_Y7_N51
D1L348 = ( AC1L546 );


--D1L371 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]~feeder at MLABCELL_X15_Y7_N18
D1L371 = ( AC1L546 );


--D1L350 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder at LABCELL_X19_Y9_N30
D1L350 = ( AC1L550 );


--D1L352 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder at LABCELL_X19_Y9_N51
D1L352 = ( AC1L550 );


--D1L356 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder at LABCELL_X19_Y9_N54
D1L356 = ( AC1L550 );


--D1L375 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]~feeder at LABCELL_X17_Y8_N36
D1L375 = ( AC1L550 );


--D1L358 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder at LABCELL_X17_Y8_N27
D1L358 = ( AC1L550 );


--D1L354 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder at LABCELL_X17_Y8_N24
D1L354 = ( AC1L550 );


--D1L377 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]~feeder at LABCELL_X17_Y8_N30
D1L377 = ( AC1L550 );


--D1L373 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]~feeder at LABCELL_X17_Y8_N45
D1L373 = ( AC1L550 );


--D1L362 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]~feeder at LABCELL_X23_Y12_N21
D1L362 = ( AC1L548 );


--D1L366 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]~feeder at LABCELL_X16_Y8_N45
D1L366 = ( AC1L548 );


--D1L364 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]~feeder at LABCELL_X16_Y8_N12
D1L364 = ( AC1L548 );


--D1L369 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]~feeder at LABCELL_X16_Y8_N39
D1L369 = ( AC1L548 );


--D1L601 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]~feeder at LABCELL_X13_Y13_N51
D1L601 = ( AC1L551 );


--D1L781 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[268]~feeder at LABCELL_X13_Y13_N24
D1L781 = ( AC1L551 );


--D1L776 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[265]~feeder at LABCELL_X13_Y13_N57
D1L776 = ( AC1L551 );


--D1L675 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]~feeder at LABCELL_X16_Y16_N12
D1L675 = ( AC1L551 );


--D1L686 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]~feeder at LABCELL_X13_Y16_N27
D1L686 = ( AC1L551 );


--D1L569 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]~feeder at LABCELL_X16_Y12_N15
D1L569 = ( AC1L551 );


--D1L679 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]~feeder at LABCELL_X16_Y12_N54
D1L679 = ( AC1L551 );


--D1L563 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]~feeder at LABCELL_X16_Y12_N51
D1L563 = ( AC1L551 );


--D1L567 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]~feeder at LABCELL_X16_Y12_N18
D1L567 = ( AC1L551 );


--D1L779 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[267]~feeder at MLABCELL_X15_Y8_N45
D1L779 = ( AC1L551 );


--D1L635 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]~feeder at MLABCELL_X15_Y8_N24
D1L635 = ( AC1L551 );


--D1L444 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]~feeder at MLABCELL_X15_Y8_N33
D1L444 = ( AC1L551 );


--D1L766 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[260]~feeder at LABCELL_X13_Y10_N24
D1L766 = ( AC1L551 );


--D1L522 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]~feeder at LABCELL_X13_Y10_N12
D1L522 = ( AC1L551 );


--D1L774 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[264]~feeder at LABCELL_X13_Y10_N45
D1L774 = ( AC1L551 );


--D1L542 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]~feeder at LABCELL_X13_Y10_N21
D1L542 = ( AC1L551 );


--D1L791 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[274]~feeder at LABCELL_X23_Y14_N9
D1L791 = ( AC1_data_reg_0[10] );


--D1L793 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[275]~feeder at MLABCELL_X25_Y17_N48
D1L793 = ( AC1_data_reg_0[11] );


--D1L795 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[276]~feeder at MLABCELL_X21_Y16_N36
D1L795 = ( AC1_data_reg_0[12] );


--D1L797 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[277]~feeder at LABCELL_X27_Y16_N48
D1L797 = ( AC1_data_reg_0[13] );


--D1L800 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[279]~feeder at MLABCELL_X21_Y18_N30
D1L800 = ( AC1_data_reg_0[15] );


--D1L802 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[280]~feeder at MLABCELL_X25_Y15_N36
D1L802 = ( AC1_data_reg_0[1] );


--D1L804 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[281]~feeder at MLABCELL_X21_Y18_N3
D1L804 = ( AC1_data_reg_0[2] );


--D1L807 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[283]~feeder at LABCELL_X22_Y14_N15
D1L807 = ( AC1_data_reg_0[4] );


--D1L809 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[284]~feeder at MLABCELL_X25_Y17_N30
D1L809 = ( AC1_data_reg_0[5] );


--D1L811 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[285]~feeder at LABCELL_X27_Y15_N39
D1L811 = ( AC1_data_reg_0[6] );


--D1L815 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]~feeder at LABCELL_X27_Y15_N27
D1L815 = ( AC1_data_reg_0[9] );


--ZB1L50 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~feeder at LABCELL_X29_Y14_N27
ZB1L50 = ( JF1_d_writedata[0] );


--AC1L573 is nios_system:NiosII|filter:filter_0|data_reg_1[0]~feeder at LABCELL_X22_Y13_N39
AC1L573 = ( JE3L43 );


--D1L869 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[324]~feeder at MLABCELL_X21_Y13_N57
D1L869 = ( JE3L53 );


--AC1L587 is nios_system:NiosII|filter:filter_0|data_reg_1[10]~feeder at LABCELL_X27_Y14_N9
AC1L587 = ( JE3L53 );


--AC1L589 is nios_system:NiosII|filter:filter_0|data_reg_1[11]~feeder at LABCELL_X27_Y14_N0
AC1L589 = ( JE3L54 );


--D1L871 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[325]~feeder at MLABCELL_X25_Y15_N9
D1L871 = ( JE3L54 );


--AC1L591 is nios_system:NiosII|filter:filter_0|data_reg_1[12]~feeder at LABCELL_X27_Y14_N6
AC1L591 = ( JE3L55 );


--D1L873 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[326]~feeder at MLABCELL_X21_Y16_N45
D1L873 = ( JE3L55 );


--AC1L594 is nios_system:NiosII|filter:filter_0|data_reg_1[14]~feeder at LABCELL_X27_Y14_N18
AC1L594 = ( JE3L57 );


--D1L877 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[329]~feeder at MLABCELL_X21_Y16_N30
D1L877 = ( JE3L58 );


--ZB1L52 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1]~feeder at LABCELL_X29_Y14_N30
ZB1L52 = ( JF1_d_writedata[1] );


--D1L879 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[330]~feeder at MLABCELL_X25_Y15_N51
D1L879 = ( JE3L44 );


--ZB1L55 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[3]~feeder at LABCELL_X29_Y14_N48
ZB1L55 = ( JF1_d_writedata[3] );


--ZB1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4]~feeder at LABCELL_X31_Y14_N6
ZB1L30 = ( JF1_d_writedata[4] );


--AC1L578 is nios_system:NiosII|filter:filter_0|data_reg_1[4]~feeder at MLABCELL_X25_Y14_N24
AC1L578 = ( JE3L47 );


--ZB1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5]~feeder at LABCELL_X29_Y14_N24
ZB1L59 = ( JF1_d_writedata[5] );


--AC1L580 is nios_system:NiosII|filter:filter_0|data_reg_1[5]~feeder at MLABCELL_X25_Y14_N39
AC1L580 = ( JE3L48 );


--D1L884 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[334]~feeder at LABCELL_X23_Y14_N39
D1L884 = ( JE3L48 );


--D1L886 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[335]~feeder at LABCELL_X27_Y15_N15
D1L886 = ( JE3L49 );


--AC1L584 is nios_system:NiosII|filter:filter_0|data_reg_1[8]~feeder at LABCELL_X22_Y13_N42
AC1L584 = ( JE3L51 );


--AC1L563 is nios_system:NiosII|filter:filter_0|data_reg_0[8]~feeder at LABCELL_X22_Y13_N30
AC1L563 = ( JE3L51 );


--D1L889 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[337]~feeder at LABCELL_X24_Y17_N6
D1L889 = ( JE3L51 );


--JE3L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|byteen_reg[1]~feeder at MLABCELL_X28_Y6_N51
JE3L7 = ( JF1_d_byteenable[3] );


--JE3L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[10]~feeder at MLABCELL_X28_Y10_N27
JE3L31 = ( JF1_d_writedata[26] );


--JE4L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11]~feeder at LABCELL_X31_Y4_N6
JE4L59 = ( JF1_d_writedata[27] );


--JE3L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[11]~feeder at MLABCELL_X28_Y10_N6
JE3L33 = ( JF1_d_writedata[27] );


--JE4L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12]~feeder at LABCELL_X31_Y4_N48
JE4L61 = ( JF1_d_writedata[28] );


--JE3L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[12]~feeder at MLABCELL_X28_Y10_N24
JE3L35 = ( JF1_d_writedata[28] );


--JE4L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13]~feeder at MLABCELL_X28_Y5_N57
JE4L63 = ( JF1_d_writedata[29] );


--JE3L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[13]~feeder at MLABCELL_X28_Y10_N12
JE3L37 = ( JF1_d_writedata[29] );


--JE3L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[14]~feeder at MLABCELL_X28_Y10_N33
JE3L39 = ( JF1_d_writedata[30] );


--JE4L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15]~feeder at MLABCELL_X28_Y5_N18
JE4L66 = ( JF1_d_writedata[31] );


--JE4L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9]~feeder at LABCELL_X33_Y7_N12
JE4L56 = ( JF1_d_writedata[25] );


--JE3L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|data_reg[9]~feeder at MLABCELL_X28_Y10_N57
JE3L28 = ( JF1_d_writedata[25] );


--ZD9L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder at LABCELL_X31_Y5_N0
ZD9L10 = JE4L85;


--ZD9L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder at LABCELL_X29_Y3_N9
ZD9L55 = JE4L85;


--ZD9L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder at LABCELL_X30_Y3_N12
ZD9L46 = ( JE4L85 );


--ZD9L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder at LABCELL_X31_Y3_N54
ZD9L37 = ( JE4L85 );


--ZD9L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder at LABCELL_X33_Y3_N12
ZD9L28 = ( JE4L85 );


--ZD9L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder at MLABCELL_X34_Y3_N12
ZD9L19 = JE4L85;


--HF1L93 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder at LABCELL_X35_Y3_N9
HF1L93 = ( JE4L91 );


--HF1L95 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25]~feeder at LABCELL_X30_Y2_N3
HF1L95 = ( JE4L92 );


--HF1L98 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[27]~feeder at LABCELL_X36_Y2_N24
HF1L98 = ( JE4L94 );


--HF1L84 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder at LABCELL_X30_Y2_N39
HF1L84 = ( EC1L229 );


--ZD10L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid~feeder at LABCELL_X30_Y5_N21
ZD10L35 = ( ZD10_internal_out_valid );


--ZD9L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]~feeder at LABCELL_X29_Y3_N48
ZD9L59 = ( YD9L10 );


--ZD9L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~feeder at LABCELL_X31_Y5_N39
ZD9L14 = ( YD9L10 );


--ZD9L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~feeder at LABCELL_X30_Y3_N48
ZD9L50 = ( YD9L10 );


--ZD9L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~feeder at LABCELL_X31_Y3_N0
ZD9L41 = YD9L10;


--ZD9L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~feeder at LABCELL_X33_Y3_N48
ZD9L32 = ( YD9L10 );


--ZD9L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~feeder at MLABCELL_X34_Y3_N0
ZD9L23 = ( YD9L10 );


--ZD9L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~feeder at LABCELL_X31_Y5_N30
ZD9L16 = ( JE4L110 );


--ZD9L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~feeder at LABCELL_X31_Y3_N3
ZD9L43 = JE4L110;


--ZD9L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~feeder at LABCELL_X30_Y3_N57
ZD9L52 = ( JE4L110 );


--ZD9L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~feeder at LABCELL_X29_Y3_N6
ZD9L61 = ( JE4L110 );


--ZD9L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~feeder at LABCELL_X33_Y3_N57
ZD9L34 = JE4L110;


--ZD9L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~feeder at MLABCELL_X34_Y3_N33
ZD9L25 = ( JE4L110 );


--JF1L439 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X43_Y7_N39
JF1L439 = ( JF1_E_src2[0] );


--JF1L906 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]~feeder at LABCELL_X42_Y8_N0
JF1L906 = ( JF1_E_src1[1] );


--JF1L568 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X43_Y6_N3
JF1L568 = JF1_D_iw[11];


--JF1L572 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X43_Y6_N42
JF1L572 = JF1_D_iw[13];


--JF1L576 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X43_Y6_N24
JF1L576 = JF1_D_iw[15];


--JF1L578 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X43_Y6_N27
JF1L578 = JF1_D_iw[16];


--JF1L589 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X43_Y6_N33
JF1L589 = JF1_D_iw[21];


--JF1L584 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X43_Y6_N0
JF1L584 = JF1_D_iw[19];


--JF1L582 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X43_Y6_N51
JF1L582 = JF1_D_iw[18];


--JF1L587 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X43_Y6_N30
JF1L587 = JF1_D_iw[20];


--GG3L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]~feeder at LABCELL_X12_Y5_N30
GG3L4 = GG3_din_s1;


--SF1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at MLABCELL_X21_Y5_N21
SF1L30 = ( DG1_jdo[17] );


--BG1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at LABCELL_X24_Y7_N12
BG1L71 = DG1_jdo[17];


--BG1L105 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X25_Y5_N54
BG1L105 = DG1_jdo[34];


--AE3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X30_Y10_N24
AE3L5 = CC1L79Q;


--AE3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X30_Y10_N39
AE3L3 = ( CC1_ien_AF );


--SF1L37 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at MLABCELL_X21_Y5_N0
SF1L37 = ( DG1_jdo[21] );


--BG1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X25_Y5_N27
BG1L77 = DG1_jdo[20];


--SF1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at MLABCELL_X21_Y5_N57
SF1L35 = ( DG1_jdo[20] );


--AE6L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X27_Y9_N12
AE6L5 = ( MF1_readdata[2] );


--SF1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder at LABCELL_X16_Y5_N24
SF1L3 = ( DG1_jdo[0] );


--KC1L9 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~feeder at LABCELL_X22_Y4_N24
KC1L9 = ( KC1_altera_reset_synchronizer_int_chain[1] );


--DG1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at MLABCELL_X21_Y6_N9
DG1L61 = ( EG1_sr[35] );


--MF1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X22_Y6_N27
MF1L27 = ( RF1L16 );


--MF1L43 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X22_Y6_N6
MF1L43 = ( RF1L16 );


--MF1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X22_Y6_N57
MF1L35 = ( RF1L16 );


--MF1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X22_Y6_N36
MF1L59 = ( RF1L16 );


--MF1L41 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X22_Y6_N12
MF1L41 = ( RF1L16 );


--MF1L37 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X24_Y6_N39
MF1L37 = ( RF1L16 );


--MF1L33 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X24_Y6_N18
MF1L33 = ( RF1L16 );


--MF1L29 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X24_Y8_N36
MF1L29 = RF1L16;


--MF1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X24_Y8_N6
MF1L51 = RF1L16;


--MF1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X28_Y7_N39
MF1L45 = RF1L16;


--MF1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X28_Y7_N21
MF1L71 = RF1L16;


--MF1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X28_Y7_N18
MF1L31 = RF1L16;


--MF1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X28_Y7_N33
MF1L73 = RF1L16;


--MF1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at MLABCELL_X28_Y7_N30
MF1L81 = RF1L16;


--MF1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at MLABCELL_X28_Y7_N3
MF1L75 = RF1L16;


--MF1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X28_Y7_N0
MF1L61 = RF1L16;


--MF1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at MLABCELL_X28_Y7_N9
MF1L55 = RF1L16;


--MF1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X28_Y7_N6
MF1L57 = RF1L16;


--MF1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X28_Y7_N45
MF1L65 = RF1L16;


--MF1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X28_Y7_N42
MF1L63 = RF1L16;


--MF1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X28_Y7_N24
MF1L79 = RF1L16;


--MF1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X28_Y7_N27
MF1L53 = RF1L16;


--MF1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X28_Y7_N15
MF1L67 = RF1L16;


--MF1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at MLABCELL_X28_Y7_N12
MF1L39 = RF1L16;


--MF1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X28_Y7_N54
MF1L47 = RF1L16;


--MF1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X28_Y7_N57
MF1L77 = RF1L16;


--MF1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X28_Y7_N48
MF1L69 = RF1L16;


--MF1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X28_Y7_N51
MF1L49 = RF1L16;


--JC1L26 is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[5]~feeder at LABCELL_X31_Y6_N45
JC1L26 = ( JC1_d1_data_in[5] );


--JC1L23 is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3]~feeder at LABCELL_X29_Y8_N30
JC1L23 = ( JC1_d1_data_in[3] );


--SF1L33 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at MLABCELL_X21_Y5_N48
SF1L33 = ( DG1_jdo[19] );


--BG1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X25_Y5_N0
BG1L73 = DG1_jdo[18];


--GG1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at MLABCELL_X21_Y4_N39
GG1L4 = ( GG1_din_s1 );


--CC1L90 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|t_dav~feeder at LABCELL_X27_Y9_N3
CC1L90 = ( UD2_b_full );


--BG1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at MLABCELL_X25_Y5_N12
BG1L88 = ( DG1_jdo[25] );


--SF1L5 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at LABCELL_X16_Y5_N27
SF1L5 = ( DG1_jdo[1] );


--BG1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X25_Y5_N48
BG1L95 = DG1_jdo[28];


--SF1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at MLABCELL_X21_Y5_N33
SF1L45 = ( DG1_jdo[27] );


--BG1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X25_Y5_N21
BG1L93 = DG1_jdo[27];


--SF1L43 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X23_Y5_N30
SF1L43 = ( DG1_jdo[26] );


--BG1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X25_Y5_N15
BG1L90 = DG1_jdo[26];


--HF1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder at LABCELL_X33_Y4_N39
HF1L58 = ( JE4L70 );


--HF1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder at LABCELL_X33_Y4_N12
HF1L60 = ( JE4L71 );


--HF1L63 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder at LABCELL_X33_Y4_N51
HF1L63 = ( JE4L73 );


--HF1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder at LABCELL_X33_Y4_N18
HF1L66 = ( JE4L75 );


--HF1L69 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8]~feeder at LABCELL_X29_Y4_N24
HF1L69 = ( JE4L77 );


--HF1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[9]~feeder at MLABCELL_X28_Y4_N57
HF1L71 = ( JE4L78 );


--HF1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10]~feeder at LABCELL_X29_Y4_N30
HF1L73 = ( JE4L79 );


--HF1L76 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder at LABCELL_X29_Y4_N42
HF1L76 = ( JE4L81 );


--HF1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13]~feeder at LABCELL_X29_Y4_N45
HF1L78 = ( JE4L82 );


--HF1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[14]~feeder at LABCELL_X29_Y4_N48
HF1L80 = ( JE4L83 );


--HF1L82 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15]~feeder at LABCELL_X29_Y4_N51
HF1L82 = ( JE4L84 );


--DG1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder at LABCELL_X23_Y5_N9
DG1L68 = ( GG5_dreg[0] );


--JC1L16 is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[6]~feeder at LABCELL_X30_Y6_N45
JC1L16 = ( F1_prev_data_2[6] );


--BG1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at MLABCELL_X25_Y5_N33
BG1L82 = DG1_jdo[23];


--YB1L80 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~feeder at LABCELL_X29_Y11_N33
YB1L80 = ( YB1L79 );


--SF1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X18_Y5_N12
SF1L10 = ( DG1_jdo[5] );


--BG1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X25_Y5_N39
BG1L54 = ( DG1_jdo[5] );


--BG1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X25_Y5_N3
BG1L98 = ( DG1_jdo[30] );


--BG1L100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X25_Y5_N42
BG1L100 = DG1_jdo[31];


--BG1L103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X25_Y5_N45
BG1L103 = DG1_jdo[33];


--KC1L6 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X21_Y4_N42
KC1L6 = ( SG1_altera_reset_synchronizer_int_chain_out );


--BG1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X25_Y5_N6
BG1L69 = DG1_jdo[16];


--GG5L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]~feeder at LABCELL_X23_Y5_N6
GG5L4 = ( GG5_din_s1 );


--SF1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X16_Y5_N33
SF1L14 = ( DG1_jdo[7] );


--F1L28 is clock_synchronizer:switch_sync|prev_data_2[7]~feeder at LABCELL_X24_Y4_N48
F1L28 = ( F1_prev_data_1[7] );


--F1L21 is clock_synchronizer:switch_sync|prev_data_2[2]~feeder at LABCELL_X24_Y4_N30
F1L21 = ( F1_prev_data_1[2] );


--F1L19 is clock_synchronizer:switch_sync|prev_data_2[1]~feeder at LABCELL_X24_Y4_N27
F1L19 = ( F1_prev_data_1[1] );


--F1L24 is clock_synchronizer:switch_sync|prev_data_2[4]~feeder at LABCELL_X24_Y4_N21
F1L24 = ( F1_prev_data_1[4] );


--BG1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X25_Y5_N24
BG1L80 = DG1_jdo[22];


--SG2L3 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X11_Y2_N3
SG2L3 = ( SG2_altera_reset_synchronizer_int_chain[1] );


--SF1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at MLABCELL_X21_Y5_N45
SF1L12 = ( DG1_jdo[6] );


--PD1L94 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at LABCELL_X23_Y7_N51
PD1L94 = AMPP_FUNCTION(!PD1_td_shift[6]);


--PD1L91 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at LABCELL_X23_Y7_N24
PD1L91 = AMPP_FUNCTION(!PD1_td_shift[5]);


--SG1L7 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at MLABCELL_X21_Y4_N18
SG1L7 = ( SG1_altera_reset_synchronizer_int_chain[0] );


--SF1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X16_Y5_N51
SF1L16 = ( DG1_jdo[8] );


--DG1L17 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at LABCELL_X16_Y5_N9
DG1L17 = ( EG1_sr[7] );


--BG1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X25_Y5_N9
BG1L86 = DG1_jdo[24];


--SF1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at MLABCELL_X21_Y5_N42
SF1L27 = ( DG1_jdo[15] );


--SF1L21 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at MLABCELL_X21_Y5_N6
SF1L21 = ( DG1_jdo[12] );


--BG1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X25_Y5_N18
BG1L65 = DG1_jdo[13];


--BG1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X25_Y5_N30
BG1L59 = DG1_jdo[9];


--BG1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X23_Y6_N48
BG1L61 = ( DG1_jdo[10] );


--SG1L3 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X21_Y4_N6
SG1L3 = ( SG1_altera_reset_synchronizer_int_chain[1] );


--ZD9L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder at LABCELL_X29_Y3_N42
ZD9L67 = ( ZD9L94 );


--ZD9L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]~feeder at LABCELL_X29_Y3_N24
ZD9L65 = ( ZD9L95 );


--DG1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X22_Y5_N33
DG1L30 = ( EG1_sr[15] );


--PD1L111 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~feeder at LABCELL_X23_Y7_N42
PD1L111 = AMPP_FUNCTION(!PD1L110);


--SG2L6 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y2_N36
SG2L6 = ( SG2L5 );


--AE3L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X30_Y10_N54
AE3L9 = A1L616;


--AE3L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X30_Y10_N57
AE3L7 = A1L616;


--AE3L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X30_Y10_N48
AE3L11 = A1L616;


--AE3L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X30_Y10_N51
AE3L13 = A1L616;


--AE3L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X30_Y10_N6
AE3L15 = A1L616;


--AE3L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X30_Y10_N9
AE3L17 = A1L616;


--VE9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X30_Y5_N36
VE9L11 = A1L616;


--VE4L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:filter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X27_Y10_N48
VE4L11 = A1L616;


--D1L408 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]~feeder at LABCELL_X16_Y6_N24
D1L408 = ( AC1L547 );


--D1L401 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]~feeder at LABCELL_X16_Y6_N27
D1L401 = ( AC1L547 );


--D1L403 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]~feeder at LABCELL_X16_Y6_N18
D1L403 = ( AC1L547 );


--D1L446 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]~feeder at LABCELL_X16_Y6_N39
D1L446 = ( AC1L547 );


--D1L605 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]~feeder at LABCELL_X10_Y7_N51
D1L605 = ( AC1L547 );


--D1L649 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]~feeder at LABCELL_X10_Y7_N9
D1L649 = ( AC1L547 );


--D1L756 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]~feeder at LABCELL_X10_Y7_N18
D1L756 = ( AC1L547 );


--D1L659 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]~feeder at LABCELL_X10_Y7_N36
D1L659 = ( AC1L547 );


--D1L418 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]~feeder at MLABCELL_X8_Y8_N3
D1L418 = ( AC1L547 );


--D1L423 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]~feeder at MLABCELL_X8_Y8_N42
D1L423 = ( AC1L547 );


--D1L429 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]~feeder at MLABCELL_X8_Y8_N15
D1L429 = ( AC1L547 );


--D1L718 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]~feeder at MLABCELL_X8_Y8_N21
D1L718 = ( AC1L547 );


--D1L720 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]~feeder at LABCELL_X7_Y8_N18
D1L720 = AC1L547;


--D1L385 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]~feeder at MLABCELL_X15_Y9_N6
D1L385 = AC1L547;


--D1L509 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]~feeder at MLABCELL_X15_Y9_N0
D1L509 = AC1L547;


--D1L387 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]~feeder at MLABCELL_X15_Y9_N15
D1L387 = AC1L547;


--D1L733 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]~feeder at MLABCELL_X6_Y9_N51
D1L733 = ( AC1L547 );


--D1L729 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]~feeder at MLABCELL_X6_Y9_N30
D1L729 = ( AC1L547 );


--D1L586 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]~feeder at MLABCELL_X6_Y9_N39
D1L586 = ( AC1L547 );


--D1L743 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]~feeder at MLABCELL_X6_Y9_N54
D1L743 = ( AC1L547 );


--D1L690 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]~feeder at LABCELL_X17_Y12_N36
D1L690 = ( AC1L547 );


--D1L557 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]~feeder at LABCELL_X17_Y12_N39
D1L557 = ( AC1L547 );


--D1L561 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]~feeder at LABCELL_X17_Y12_N51
D1L561 = ( AC1L547 );


--D1L559 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]~feeder at LABCELL_X17_Y12_N30
D1L559 = ( AC1L547 );


--D1L484 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]~feeder at LABCELL_X9_Y12_N36
D1L484 = ( AC1L547 );


--D1L487 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]~feeder at LABCELL_X9_Y12_N57
D1L487 = ( AC1L547 );


--D1L707 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]~feeder at LABCELL_X9_Y12_N30
D1L707 = ( AC1L547 );


--D1L705 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]~feeder at LABCELL_X9_Y12_N27
D1L705 = ( AC1L547 );


--D1L394 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]~feeder at MLABCELL_X15_Y11_N24
D1L394 = ( AC1L547 );


--D1L512 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]~feeder at MLABCELL_X15_Y11_N57
D1L512 = ( AC1L547 );


--D1L713 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]~feeder at MLABCELL_X15_Y11_N12
D1L713 = ( AC1L547 );


--D1L770 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[262]~feeder at MLABCELL_X15_Y11_N33
D1L770 = ( AC1L547 );


--D1L591 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]~feeder at LABCELL_X10_Y11_N39
D1L591 = ( AC1L547 );


--D1L593 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]~feeder at LABCELL_X10_Y11_N6
D1L593 = ( AC1L547 );


--D1L693 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]~feeder at LABCELL_X10_Y11_N54
D1L693 = ( AC1L547 );


--D1L595 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]~feeder at LABCELL_X10_Y11_N51
D1L595 = ( AC1L547 );


--D1L507 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]~feeder at MLABCELL_X15_Y13_N6
D1L507 = AC1L547;


--D1L584 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]~feeder at LABCELL_X9_Y13_N3
D1L584 = ( AC1L547 );


--D1L764 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[259]~feeder at LABCELL_X9_Y13_N54
D1L764 = ( AC1L547 );


--D1L580 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]~feeder at LABCELL_X9_Y13_N27
D1L580 = ( AC1L547 );


--D1L582 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]~feeder at LABCELL_X9_Y13_N42
D1L582 = ( AC1L547 );


--D1L576 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]~feeder at MLABCELL_X6_Y13_N12
D1L576 = ( AC1L547 );


--D1L747 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]~feeder at MLABCELL_X6_Y13_N57
D1L747 = ( AC1L547 );


--D1L526 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]~feeder at MLABCELL_X6_Y13_N9
D1L526 = ( AC1L547 );


--D1L524 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]~feeder at MLABCELL_X6_Y13_N27
D1L524 = ( AC1L547 );


--D1L392 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]~feeder at LABCELL_X13_Y14_N51
D1L392 = ( AC1L547 );


--D1L772 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[263]~feeder at LABCELL_X13_Y14_N9
D1L772 = ( AC1L547 );


--D1L785 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[270]~feeder at LABCELL_X13_Y14_N0
D1L785 = ( AC1L547 );


--D1L788 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[272]~feeder at LABCELL_X13_Y14_N21
D1L788 = ( AC1L547 );


--D1L457 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]~feeder at LABCELL_X13_Y9_N51
D1L457 = ( AC1L549 );


--D1L656 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]~feeder at LABCELL_X13_Y9_N30
D1L656 = ( AC1L549 );


--D1L754 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]~feeder at LABCELL_X13_Y9_N39
D1L754 = ( AC1L549 );


--D1L758 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]~feeder at LABCELL_X13_Y9_N21
D1L758 = ( AC1L549 );


--D1L735 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]~feeder at MLABCELL_X8_Y12_N24
D1L735 = ( AC1L549 );


--D1L727 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]~feeder at MLABCELL_X8_Y12_N39
D1L727 = ( AC1L549 );


--D1L501 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]~feeder at MLABCELL_X8_Y12_N27
D1L501 = ( AC1L549 );


--D1L545 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]~feeder at MLABCELL_X8_Y12_N30
D1L545 = ( AC1L549 );


--D1L783 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[269]~feeder at LABCELL_X13_Y13_N30
D1L783 = ( AC1L549 );


--D1L684 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]~feeder at MLABCELL_X8_Y13_N0
D1L684 = ( AC1L549 );


--D1L672 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]~feeder at MLABCELL_X8_Y13_N12
D1L672 = ( AC1L549 );


--D1L498 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]~feeder at MLABCELL_X8_Y13_N9
D1L498 = ( AC1L549 );


--D1L482 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]~feeder at MLABCELL_X8_Y13_N15
D1L482 = ( AC1L549 );


--D1L688 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]~feeder at LABCELL_X12_Y11_N0
D1L688 = ( AC1L549 );


--D1L700 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]~feeder at LABCELL_X12_Y11_N57
D1L700 = ( AC1L549 );


--D1L603 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]~feeder at LABCELL_X12_Y11_N9
D1L603 = ( AC1L549 );


--D1L382 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]~feeder at LABCELL_X12_Y11_N51
D1L382 = ( AC1L549 );


--D1L599 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]~feeder at LABCELL_X4_Y11_N42
D1L599 = ( AC1L549 );


--D1L597 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]~feeder at LABCELL_X4_Y11_N27
D1L597 = ( AC1L549 );


--D1L682 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]~feeder at LABCELL_X4_Y11_N24
D1L682 = ( AC1L549 );


--D1L670 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]~feeder at LABCELL_X4_Y11_N15
D1L670 = ( AC1L549 );


--D1L496 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]~feeder at LABCELL_X4_Y12_N15
D1L496 = ( AC1L549 );


--D1L739 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]~feeder at LABCELL_X4_Y12_N42
D1L739 = ( AC1L549 );


--D1L528 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]~feeder at LABCELL_X4_Y12_N18
D1L528 = ( AC1L549 );


--D1L571 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]~feeder at LABCELL_X4_Y12_N27
D1L571 = ( AC1L549 );


--D1L620 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]~feeder at MLABCELL_X15_Y4_N54
D1L620 = ( AC1L549 );


--D1L420 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]~feeder at LABCELL_X10_Y5_N3
D1L420 = ( AC1L549 );


--D1L379 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]~feeder at LABCELL_X10_Y5_N15
D1L379 = ( AC1L549 );


--D1L431 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]~feeder at LABCELL_X10_Y5_N6
D1L431 = ( AC1L549 );


--D1L396 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]~feeder at LABCELL_X10_Y5_N30
D1L396 = ( AC1L549 );


--D1L405 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]~feeder at LABCELL_X11_Y4_N12
D1L405 = ( AC1L549 );


--D1L410 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]~feeder at LABCELL_X11_Y4_N57
D1L410 = ( AC1L549 );


--D1L609 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]~feeder at LABCELL_X11_Y4_N3
D1L609 = ( AC1L549 );


--D1L646 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]~feeder at LABCELL_X11_Y4_N45
D1L646 = ( AC1L549 );


--PD1L102 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder at LABCELL_X23_Y7_N18
PD1L102 = AMPP_FUNCTION(!A1L7);


--Q1L176 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder at LABCELL_X9_Y4_N51
Q1L176 = AMPP_FUNCTION(!Q1_irf_reg[3][0]);


--Q1L178 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder at LABCELL_X9_Y4_N18
Q1L178 = AMPP_FUNCTION(!Q1_irf_reg[3][1]);


--Q1L180 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder at LABCELL_X9_Y4_N15
Q1L180 = AMPP_FUNCTION(!Q1_irf_reg[3][2]);


--Q1L94 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder at MLABCELL_X8_Y4_N12
Q1L94 = AMPP_FUNCTION(!Q1_irf_reg[3][2]);


--Q1L182 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder at LABCELL_X9_Y4_N42
Q1L182 = AMPP_FUNCTION(!Q1_irf_reg[3][3]);


--Q1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder at MLABCELL_X8_Y4_N21
Q1L96 = AMPP_FUNCTION(!Q1_irf_reg[3][3]);


--Q1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder at MLABCELL_X8_Y4_N15
Q1L98 = AMPP_FUNCTION(!Q1_irf_reg[3][4]);


--Q1L184 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder at LABCELL_X9_Y4_N39
Q1L184 = AMPP_FUNCTION(!Q1_irf_reg[3][4]);


--Q1L186 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder at LABCELL_X9_Y4_N6
Q1L186 = AMPP_FUNCTION(!Q1_irf_reg[3][5]);


--Q1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder at MLABCELL_X8_Y4_N24
Q1L100 = AMPP_FUNCTION(!Q1_irf_reg[3][5]);


--Q1L188 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder at LABCELL_X9_Y4_N24
Q1L188 = AMPP_FUNCTION(!Q1_irf_reg[3][6]);


--Q1L102 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder at MLABCELL_X8_Y4_N27
Q1L102 = AMPP_FUNCTION(!Q1_irf_reg[3][6]);


--Q1L190 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder at LABCELL_X9_Y4_N33
Q1L190 = AMPP_FUNCTION(!Q1_irf_reg[3][7]);


--Q1L105 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder at MLABCELL_X8_Y4_N9
Q1L105 = AMPP_FUNCTION(!Q1_irf_reg[3][7]);


--Q1L192 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]~feeder at LABCELL_X9_Y4_N9
Q1L192 = AMPP_FUNCTION(!Q1_irf_reg[3][8]);


--Q1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder at MLABCELL_X8_Y4_N6
Q1L107 = AMPP_FUNCTION(!Q1_irf_reg[3][8]);


--Q1L194 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]~feeder at LABCELL_X9_Y4_N30
Q1L194 = AMPP_FUNCTION(!Q1_irf_reg[3][9]);


--Q1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder at MLABCELL_X8_Y4_N3
Q1L109 = AMPP_FUNCTION(!Q1_irf_reg[3][9]);


--Q1L66 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder at LABCELL_X10_Y4_N39
Q1L66 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][0]);


--Q1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder at LABCELL_X10_Y4_N54
Q1L68 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][1]);


--Q1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder at LABCELL_X10_Y4_N27
Q1L70 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][2]);


--Q1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder at LABCELL_X10_Y4_N30
Q1L72 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][3]);


--Q1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder at LABCELL_X10_Y4_N0
Q1L74 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][4]);


--Q1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder at LABCELL_X10_Y4_N9
Q1L76 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][5]);


--Q1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder at LABCELL_X10_Y4_N12
Q1L78 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][6]);


--Q1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder at LABCELL_X10_Y4_N42
Q1L80 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][7]);


--Q1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]~feeder at LABCELL_X10_Y4_N51
Q1L82 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][8]);


--Q1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]~feeder at LABCELL_X10_Y4_N21
Q1L84 = AMPP_FUNCTION(!Q1_shadow_irf_reg[3][9]);


--Q1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder at MLABCELL_X6_Y6_N0
Q1L124 = AMPP_FUNCTION(!Q1_jtag_ir_reg[4]);


--Q1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X6_Y6_N30
Q1L133 = AMPP_FUNCTION(!Q1_jtag_ir_reg[9]);


--Q1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at MLABCELL_X6_Y6_N36
Q1L129 = AMPP_FUNCTION(!Q1_jtag_ir_reg[7]);


--K1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at MLABCELL_X3_Y4_N30
K1L8 = AMPP_FUNCTION(!Q1_identity_contrib_shift_reg[1]);


--K1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at MLABCELL_X3_Y4_N45
K1L10 = AMPP_FUNCTION(!Q1_identity_contrib_shift_reg[2]);


--X1L2415 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder at LABCELL_X7_Y3_N36
X1L2415 = AMPP_FUNCTION(!BB1_lfsr[0]);


--DB6L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]~feeder at MLABCELL_X6_Y7_N24
DB6L3 = AMPP_FUNCTION(!DB6_dffs[1]);


--DB7L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]~feeder at LABCELL_X12_Y6_N3
DB7L4 = AMPP_FUNCTION(!Z1_xq[0]);


--X1L2417 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder at LABCELL_X7_Y3_N39
X1L2417 = AMPP_FUNCTION(!BB1_lfsr[1]);


--DB6L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]~feeder at MLABCELL_X6_Y7_N27
DB6L5 = AMPP_FUNCTION(!DB6_dffs[2]);


--DB7L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]~feeder at LABCELL_X12_Y6_N0
DB7L6 = AMPP_FUNCTION(!Z1_xq[1]);


--EB1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]~feeder at LABCELL_X9_Y7_N0
EB1L28 = AMPP_FUNCTION(!EB1L75);


--EB1L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]~feeder at MLABCELL_X8_Y9_N3
EB1L18 = AMPP_FUNCTION(!EB1L79);


--EB1L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]~feeder at MLABCELL_X8_Y7_N51
EB1L22 = AMPP_FUNCTION(!EB1L87);


--EB1L208 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder at LABCELL_X7_Y7_N18
EB1L208 = AMPP_FUNCTION(!EB1L87);


--EB1L210 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder at LABCELL_X7_Y7_N21
EB1L210 = AMPP_FUNCTION(!EB1L91);


--EB1L213 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder at LABCELL_X7_Y7_N42
EB1L213 = AMPP_FUNCTION(!EB1L99);


--EB1L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]~feeder at LABCELL_X7_Y7_N36
EB1L26 = AMPP_FUNCTION(!EB1L99);


--EB1L216 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder at LABCELL_X7_Y7_N24
EB1L216 = AMPP_FUNCTION(!EB1L103);


--EB1L218 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder at LABCELL_X7_Y7_N27
EB1L218 = AMPP_FUNCTION(!EB1L107);


--EB1L220 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder at LABCELL_X7_Y7_N48
EB1L220 = AMPP_FUNCTION(!EB1L111);


--X1L2419 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder at LABCELL_X7_Y3_N42
X1L2419 = AMPP_FUNCTION(!BB1_lfsr[2]);


--DB6L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]~feeder at MLABCELL_X6_Y7_N18
DB6L7 = AMPP_FUNCTION(!DB6_dffs[3]);


--DB7L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]~feeder at LABCELL_X12_Y6_N33
DB7L8 = AMPP_FUNCTION(!Z1_xq[2]);


--X1L2303 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]~feeder at LABCELL_X9_Y7_N12
X1L2303 = AMPP_FUNCTION(!EB1L20Q);


--X1L2305 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]~feeder at LABCELL_X10_Y6_N33
X1L2305 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[2]);


--X1L2307 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]~feeder at LABCELL_X10_Y7_N48
X1L2307 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[3]);


--X1L2309 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]~feeder at LABCELL_X9_Y7_N30
X1L2309 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[4]);


--X1L2311 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]~feeder at LABCELL_X9_Y7_N24
X1L2311 = AMPP_FUNCTION(!EB1_\buffer_manager:next_address[5]);


--X1L2421 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder at LABCELL_X7_Y3_N45
X1L2421 = AMPP_FUNCTION(!BB1_lfsr[3]);


--DB6L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]~feeder at MLABCELL_X6_Y7_N21
DB6L9 = AMPP_FUNCTION(!DB6_dffs[4]);


--DB7L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]~feeder at LABCELL_X12_Y6_N51
DB7L10 = AMPP_FUNCTION(!Z1_xq[3]);


--BB1L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder at MLABCELL_X6_Y3_N27
BB1L6 = AMPP_FUNCTION(!BB1_lfsr[4]);


--X1L2423 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder at LABCELL_X7_Y3_N12
X1L2423 = AMPP_FUNCTION(!BB1_lfsr[4]);


--DB6L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]~feeder at MLABCELL_X6_Y7_N36
DB6L11 = AMPP_FUNCTION(!DB6_dffs[5]);


--DB7L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]~feeder at LABCELL_X12_Y6_N48
DB7L12 = AMPP_FUNCTION(!Z1_xq[4]);


--X1L2425 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder at LABCELL_X7_Y3_N15
X1L2425 = AMPP_FUNCTION(!BB1_lfsr[5]);


--DB6L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]~feeder at MLABCELL_X6_Y7_N39
DB6L13 = AMPP_FUNCTION(!DB6_dffs[6]);


--X1L2337 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]~feeder at LABCELL_X9_Y6_N12
X1L2337 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[1]);


--DB7L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]~feeder at LABCELL_X12_Y6_N9
DB7L14 = AMPP_FUNCTION(!Z1_xq[5]);


--X1L2427 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder at LABCELL_X7_Y3_N30
X1L2427 = AMPP_FUNCTION(!BB1_lfsr[6]);


--DB6L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]~feeder at MLABCELL_X6_Y7_N6
DB6L15 = AMPP_FUNCTION(!DB6_dffs[7]);


--X1L2340 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]~feeder at LABCELL_X9_Y6_N15
X1L2340 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[2]);


--DB7L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]~feeder at LABCELL_X12_Y6_N6
DB7L16 = AMPP_FUNCTION(!Z1_xq[6]);


--X1L2429 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder at LABCELL_X7_Y3_N33
X1L2429 = AMPP_FUNCTION(!BB1_lfsr[7]);


--DB6L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]~feeder at MLABCELL_X6_Y7_N9
DB6L17 = AMPP_FUNCTION(!DB6_dffs[8]);


--X1L2342 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]~feeder at LABCELL_X9_Y6_N24
X1L2342 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[3]);


--DB7L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]~feeder at LABCELL_X12_Y6_N24
DB7L18 = AMPP_FUNCTION(!Z1_xq[7]);


--X1L2431 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder at LABCELL_X7_Y3_N48
X1L2431 = AMPP_FUNCTION(!BB1_lfsr[8]);


--DB6L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]~feeder at MLABCELL_X6_Y7_N12
DB6L19 = AMPP_FUNCTION(!DB6_dffs[9]);


--X1L2344 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]~feeder at LABCELL_X9_Y6_N27
X1L2344 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[4]);


--DB7L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]~feeder at LABCELL_X12_Y6_N27
DB7L20 = AMPP_FUNCTION(!Z1_xq[8]);


--X1L2433 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder at LABCELL_X7_Y3_N51
X1L2433 = AMPP_FUNCTION(!BB1_lfsr[9]);


--DB6L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]~feeder at MLABCELL_X6_Y7_N15
DB6L21 = AMPP_FUNCTION(!DB6_dffs[10]);


--X1L2346 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]~feeder at LABCELL_X9_Y6_N48
X1L2346 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[5]);


--DB7L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]~feeder at LABCELL_X12_Y6_N42
DB7L22 = AMPP_FUNCTION(!Z1_xq[9]);


--X1L2435 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder at LABCELL_X7_Y3_N18
X1L2435 = AMPP_FUNCTION(!BB1_lfsr[10]);


--DB6L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]~feeder at MLABCELL_X6_Y7_N54
DB6L23 = AMPP_FUNCTION(!DB6_dffs[11]);


--X1L2348 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]~feeder at LABCELL_X9_Y6_N51
X1L2348 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[6]);


--DB7L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]~feeder at LABCELL_X12_Y6_N45
DB7L24 = AMPP_FUNCTION(!Z1_xq[10]);


--BB1L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder at MLABCELL_X6_Y3_N12
BB1L15 = AMPP_FUNCTION(!BB1_lfsr[11]);


--X1L2437 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder at LABCELL_X7_Y3_N21
X1L2437 = AMPP_FUNCTION(!BB1_lfsr[11]);


--DB6L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]~feeder at MLABCELL_X6_Y7_N57
DB6L25 = AMPP_FUNCTION(!DB6_dffs[12]);


--DB7L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]~feeder at LABCELL_X12_Y6_N30
DB7L26 = AMPP_FUNCTION(!Z1_xq[11]);


--X1L2439 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder at LABCELL_X7_Y3_N0
X1L2439 = AMPP_FUNCTION(!BB1_lfsr[12]);


--DB6L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]~feeder at MLABCELL_X6_Y7_N48
DB6L27 = AMPP_FUNCTION(!DB6_dffs[13]);


--X1L2352 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]~feeder at LABCELL_X9_Y6_N39
X1L2352 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[8]);


--DB7L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]~feeder at LABCELL_X12_Y6_N36
DB7L28 = AMPP_FUNCTION(!Z1_xq[12]);


--DB6L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]~feeder at MLABCELL_X6_Y7_N51
DB6L29 = AMPP_FUNCTION(!DB6_dffs[14]);


--X1L2354 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]~feeder at LABCELL_X10_Y6_N30
X1L2354 = AMPP_FUNCTION(!EB1_\buffer_manager:last_trigger_address_var[9]);


--DB7L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]~feeder at LABCELL_X12_Y6_N39
DB7L30 = AMPP_FUNCTION(!Z1_xq[13]);


--DB6L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]~feeder at MLABCELL_X6_Y7_N42
DB6L31 = AMPP_FUNCTION(!DB6_dffs[15]);


--DB7L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]~feeder at LABCELL_X12_Y6_N54
DB7L32 = AMPP_FUNCTION(!Z1_xq[14]);


--DB6L33 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]~feeder at MLABCELL_X6_Y7_N45
DB6L33 = AMPP_FUNCTION(!DB6_dffs[16]);


--DB7L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]~feeder at LABCELL_X12_Y6_N57
DB7L34 = AMPP_FUNCTION(!Z1_xq[15]);


--DB6L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]~feeder at MLABCELL_X6_Y7_N0
DB6L35 = AMPP_FUNCTION(!DB6_dffs[17]);


--DB7L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]~feeder at LABCELL_X12_Y6_N12
DB7L36 = AMPP_FUNCTION(!Z1_xq[16]);


--DB6L37 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]~feeder at MLABCELL_X6_Y7_N3
DB6L37 = AMPP_FUNCTION(!DB6_dffs[18]);


--DB7L38 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]~feeder at LABCELL_X12_Y6_N15
DB7L38 = AMPP_FUNCTION(!Z1_xq[17]);


--DB6L39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]~feeder at LABCELL_X10_Y6_N51
DB6L39 = AMPP_FUNCTION(!DB6_dffs[19]);


--DB7L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]~feeder at LABCELL_X12_Y6_N18
DB7L40 = AMPP_FUNCTION(!Z1_xq[18]);


--DB6L41 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]~feeder at LABCELL_X10_Y6_N48
DB6L41 = AMPP_FUNCTION(!DB6_dffs[20]);


--DB7L42 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]~feeder at LABCELL_X12_Y6_N21
DB7L42 = AMPP_FUNCTION(!Z1_xq[19]);


--DB6L43 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]~feeder at LABCELL_X10_Y6_N54
DB6L43 = AMPP_FUNCTION(!DB5_dffs[0]);


--DB5L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]~feeder at LABCELL_X13_Y7_N36
DB5L4 = AMPP_FUNCTION(!TB1_ram_block1a0);


--DB5L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]~feeder at LABCELL_X13_Y7_N33
DB5L6 = AMPP_FUNCTION(!TB1_ram_block1a1);


--DB5L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]~feeder at LABCELL_X13_Y7_N30
DB5L8 = AMPP_FUNCTION(!TB1_ram_block1a2);


--DB5L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]~feeder at LABCELL_X13_Y7_N51
DB5L10 = AMPP_FUNCTION(!TB1_ram_block1a3);


--DB5L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]~feeder at LABCELL_X13_Y7_N48
DB5L12 = AMPP_FUNCTION(!TB1_ram_block1a4);


--DB5L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]~feeder at LABCELL_X13_Y7_N9
DB5L14 = AMPP_FUNCTION(!TB1_ram_block1a5);


--DB5L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]~feeder at LABCELL_X13_Y7_N6
DB5L16 = AMPP_FUNCTION(!TB1_ram_block1a6);


--DB5L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]~feeder at LABCELL_X13_Y7_N15
DB5L18 = AMPP_FUNCTION(!TB1_ram_block1a7);


--DB5L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]~feeder at LABCELL_X13_Y7_N12
DB5L20 = AMPP_FUNCTION(!TB1_ram_block1a8);


--DB5L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]~feeder at LABCELL_X13_Y7_N42
DB5L22 = AMPP_FUNCTION(!TB1_ram_block1a9);


--DB5L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]~feeder at LABCELL_X13_Y7_N39
DB5L24 = AMPP_FUNCTION(!TB1_ram_block1a10);


--DB5L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]~feeder at LABCELL_X13_Y7_N45
DB5L26 = AMPP_FUNCTION(!TB1_ram_block1a11);


--DB5L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]~feeder at LABCELL_X13_Y7_N27
DB5L28 = AMPP_FUNCTION(!TB1_ram_block1a12);


--DB5L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]~feeder at LABCELL_X13_Y7_N24
DB5L30 = AMPP_FUNCTION(!TB1_ram_block1a13);


--DB5L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]~feeder at LABCELL_X13_Y7_N57
DB5L32 = AMPP_FUNCTION(!TB1_ram_block1a14);


--DB5L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]~feeder at LABCELL_X13_Y7_N54
DB5L34 = AMPP_FUNCTION(!TB1_ram_block1a15);


--DB5L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]~feeder at LABCELL_X13_Y7_N3
DB5L36 = AMPP_FUNCTION(!TB1_ram_block1a16);


--DB5L38 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]~feeder at LABCELL_X13_Y7_N0
DB5L38 = AMPP_FUNCTION(!TB1_ram_block1a17);


--DB5L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]~feeder at LABCELL_X13_Y7_N21
DB5L40 = AMPP_FUNCTION(!TB1_ram_block1a18);


--DB5L42 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]~feeder at LABCELL_X13_Y7_N18
DB5L42 = AMPP_FUNCTION(!TB1_ram_block1a19);


--DB5L44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]~feeder at LABCELL_X12_Y7_N3
DB5L44 = AMPP_FUNCTION(!TB1_ram_block1a20);


--DB5L46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]~feeder at LABCELL_X12_Y7_N0
DB5L46 = AMPP_FUNCTION(!TB1_ram_block1a21);


--DB5L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]~feeder at LABCELL_X12_Y7_N45
DB5L48 = AMPP_FUNCTION(!TB1_ram_block1a22);


--DB5L50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]~feeder at LABCELL_X12_Y7_N42
DB5L50 = AMPP_FUNCTION(!TB1_ram_block1a23);


--DB5L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]~feeder at MLABCELL_X15_Y4_N27
DB5L52 = AMPP_FUNCTION(!TB1_ram_block1a24);


--DB5L54 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]~feeder at MLABCELL_X15_Y4_N6
DB5L54 = AMPP_FUNCTION(!TB1_ram_block1a25);


--DB5L56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]~feeder at MLABCELL_X15_Y4_N9
DB5L56 = AMPP_FUNCTION(!TB1_ram_block1a26);


--DB5L58 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]~feeder at MLABCELL_X15_Y4_N0
DB5L58 = AMPP_FUNCTION(!TB1_ram_block1a27);


--DB5L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]~feeder at MLABCELL_X15_Y4_N3
DB5L60 = AMPP_FUNCTION(!TB1_ram_block1a28);


--DB5L62 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]~feeder at MLABCELL_X15_Y4_N24
DB5L62 = AMPP_FUNCTION(!TB1_ram_block1a29);


--DB5L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]~feeder at MLABCELL_X15_Y4_N30
DB5L64 = AMPP_FUNCTION(!TB1_ram_block1a30);


--DB5L66 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]~feeder at MLABCELL_X15_Y4_N33
DB5L66 = AMPP_FUNCTION(!TB1_ram_block1a31);


--DB5L68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]~feeder at MLABCELL_X15_Y4_N48
DB5L68 = AMPP_FUNCTION(!TB1_ram_block1a32);


--DB5L70 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]~feeder at MLABCELL_X15_Y4_N51
DB5L70 = AMPP_FUNCTION(!TB1_ram_block1a33);


--DB5L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]~feeder at MLABCELL_X15_Y4_N18
DB5L72 = AMPP_FUNCTION(!TB1_ram_block1a34);


--DB5L74 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]~feeder at MLABCELL_X15_Y4_N21
DB5L74 = AMPP_FUNCTION(!TB1_ram_block1a35);


--DB5L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]~feeder at MLABCELL_X15_Y4_N12
DB5L76 = AMPP_FUNCTION(!TB1_ram_block1a36);


--DB5L78 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]~feeder at MLABCELL_X15_Y4_N15
DB5L78 = AMPP_FUNCTION(!TB1_ram_block1a37);


--DB5L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]~feeder at MLABCELL_X15_Y4_N42
DB5L80 = AMPP_FUNCTION(!TB1_ram_block1a38);


--DB5L82 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]~feeder at MLABCELL_X15_Y4_N36
DB5L82 = AMPP_FUNCTION(!TB1_ram_block1a39);


--DB5L84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]~feeder at LABCELL_X4_Y5_N18
DB5L84 = AMPP_FUNCTION(!TB1_ram_block1a40);


--DB5L86 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]~feeder at LABCELL_X4_Y5_N21
DB5L86 = AMPP_FUNCTION(!TB1_ram_block1a41);


--DB5L88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]~feeder at LABCELL_X4_Y5_N0
DB5L88 = AMPP_FUNCTION(!TB1_ram_block1a42);


--DB5L90 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]~feeder at LABCELL_X4_Y5_N3
DB5L90 = AMPP_FUNCTION(!TB1_ram_block1a43);


--DB5L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]~feeder at LABCELL_X4_Y5_N42
DB5L92 = AMPP_FUNCTION(!TB1_ram_block1a44);


--DB5L94 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]~feeder at LABCELL_X4_Y5_N45
DB5L94 = AMPP_FUNCTION(!TB1_ram_block1a45);


--DB5L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]~feeder at LABCELL_X4_Y5_N48
DB5L96 = AMPP_FUNCTION(!TB1_ram_block1a46);


--DB5L98 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]~feeder at LABCELL_X4_Y5_N51
DB5L98 = AMPP_FUNCTION(!TB1_ram_block1a47);


--DB5L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]~feeder at LABCELL_X4_Y5_N54
DB5L100 = AMPP_FUNCTION(!TB1_ram_block1a48);


--DB5L102 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]~feeder at LABCELL_X4_Y5_N57
DB5L102 = AMPP_FUNCTION(!TB1_ram_block1a49);


--DB5L104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]~feeder at LABCELL_X4_Y6_N48
DB5L104 = AMPP_FUNCTION(!TB1_ram_block1a50);


--DB5L106 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]~feeder at LABCELL_X4_Y6_N51
DB5L106 = AMPP_FUNCTION(!TB1_ram_block1a51);


--DB5L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]~feeder at LABCELL_X4_Y6_N54
DB5L108 = AMPP_FUNCTION(!TB1_ram_block1a52);


--DB5L110 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]~feeder at LABCELL_X4_Y6_N57
DB5L110 = AMPP_FUNCTION(!TB1_ram_block1a53);


--DB5L112 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]~feeder at LABCELL_X4_Y6_N12
DB5L112 = AMPP_FUNCTION(!TB1_ram_block1a54);


--DB5L114 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]~feeder at LABCELL_X4_Y6_N15
DB5L114 = AMPP_FUNCTION(!TB1_ram_block1a55);


--DB5L116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]~feeder at LABCELL_X4_Y6_N30
DB5L116 = AMPP_FUNCTION(!TB1_ram_block1a56);


--DB5L118 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]~feeder at LABCELL_X4_Y6_N33
DB5L118 = AMPP_FUNCTION(!TB1_ram_block1a57);


--DB5L120 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]~feeder at LABCELL_X4_Y6_N36
DB5L120 = AMPP_FUNCTION(!TB1_ram_block1a58);


--DB5L122 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]~feeder at LABCELL_X4_Y6_N39
DB5L122 = AMPP_FUNCTION(!TB1_ram_block1a59);


--DB5L124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]~feeder at LABCELL_X4_Y6_N42
DB5L124 = AMPP_FUNCTION(!TB1_ram_block1a60);


--DB5L126 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]~feeder at LABCELL_X4_Y6_N45
DB5L126 = AMPP_FUNCTION(!TB1_ram_block1a61);


--DB5L128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]~feeder at LABCELL_X13_Y3_N27
DB5L128 = AMPP_FUNCTION(!TB1_ram_block1a62);


--DB5L130 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]~feeder at LABCELL_X13_Y3_N21
DB5L130 = AMPP_FUNCTION(!TB1_ram_block1a63);


--DB5L132 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]~feeder at LABCELL_X13_Y3_N12
DB5L132 = AMPP_FUNCTION(!TB1_ram_block1a64);


--DB5L134 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]~feeder at LABCELL_X13_Y3_N15
DB5L134 = AMPP_FUNCTION(!TB1_ram_block1a65);


--DB5L136 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]~feeder at LABCELL_X13_Y3_N24
DB5L136 = AMPP_FUNCTION(!TB1_ram_block1a66);


--DB5L138 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]~feeder at LABCELL_X13_Y3_N45
DB5L138 = AMPP_FUNCTION(!TB1_ram_block1a67);


--DB5L140 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]~feeder at LABCELL_X13_Y3_N42
DB5L140 = AMPP_FUNCTION(!TB1_ram_block1a68);


--DB5L142 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]~feeder at LABCELL_X13_Y3_N3
DB5L142 = AMPP_FUNCTION(!TB1_ram_block1a69);


--DB5L144 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]~feeder at LABCELL_X13_Y3_N0
DB5L144 = AMPP_FUNCTION(!TB1_ram_block1a70);


--DB5L146 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]~feeder at LABCELL_X13_Y3_N57
DB5L146 = AMPP_FUNCTION(!TB1_ram_block1a71);


--DB5L148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]~feeder at LABCELL_X13_Y3_N54
DB5L148 = AMPP_FUNCTION(!TB1_ram_block1a72);


--DB5L150 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]~feeder at LABCELL_X13_Y3_N39
DB5L150 = AMPP_FUNCTION(!TB1_ram_block1a73);


--DB5L152 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]~feeder at LABCELL_X13_Y3_N36
DB5L152 = AMPP_FUNCTION(!TB1_ram_block1a74);


--DB5L154 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]~feeder at LABCELL_X13_Y3_N33
DB5L154 = AMPP_FUNCTION(!TB1_ram_block1a75);


--DB5L156 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]~feeder at LABCELL_X13_Y3_N30
DB5L156 = AMPP_FUNCTION(!TB1_ram_block1a76);


--DB5L158 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]~feeder at LABCELL_X13_Y3_N51
DB5L158 = AMPP_FUNCTION(!TB1_ram_block1a77);


--DB5L160 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]~feeder at LABCELL_X13_Y3_N48
DB5L160 = AMPP_FUNCTION(!TB1_ram_block1a78);


--DB5L162 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]~feeder at LABCELL_X13_Y3_N9
DB5L162 = AMPP_FUNCTION(!TB1_ram_block1a79);


--DB5L164 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]~feeder at MLABCELL_X6_Y12_N3
DB5L164 = AMPP_FUNCTION(!TB1_ram_block1a80);


--DB5L166 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]~feeder at MLABCELL_X6_Y12_N0
DB5L166 = AMPP_FUNCTION(!TB1_ram_block1a81);


--DB5L168 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]~feeder at MLABCELL_X6_Y12_N57
DB5L168 = AMPP_FUNCTION(!TB1_ram_block1a82);


--DB5L170 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]~feeder at MLABCELL_X6_Y12_N54
DB5L170 = AMPP_FUNCTION(!TB1_ram_block1a83);


--DB5L172 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]~feeder at MLABCELL_X6_Y12_N24
DB5L172 = AMPP_FUNCTION(!TB1_ram_block1a84);


--DB5L174 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]~feeder at MLABCELL_X6_Y12_N27
DB5L174 = AMPP_FUNCTION(!TB1_ram_block1a85);


--DB5L176 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]~feeder at MLABCELL_X6_Y12_N18
DB5L176 = AMPP_FUNCTION(!TB1_ram_block1a86);


--DB5L178 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]~feeder at MLABCELL_X6_Y12_N21
DB5L178 = AMPP_FUNCTION(!TB1_ram_block1a87);


--DB5L180 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]~feeder at MLABCELL_X6_Y12_N48
DB5L180 = AMPP_FUNCTION(!TB1_ram_block1a88);


--DB5L182 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]~feeder at MLABCELL_X6_Y12_N51
DB5L182 = AMPP_FUNCTION(!TB1_ram_block1a89);


--DB5L184 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]~feeder at MLABCELL_X6_Y12_N30
DB5L184 = AMPP_FUNCTION(!TB1_ram_block1a90);


--DB5L186 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]~feeder at MLABCELL_X6_Y12_N33
DB5L186 = AMPP_FUNCTION(!TB1_ram_block1a91);


--DB5L188 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]~feeder at MLABCELL_X6_Y12_N36
DB5L188 = AMPP_FUNCTION(!TB1_ram_block1a92);


--DB5L190 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]~feeder at MLABCELL_X6_Y12_N39
DB5L190 = AMPP_FUNCTION(!TB1_ram_block1a93);


--DB5L192 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]~feeder at MLABCELL_X6_Y12_N6
DB5L192 = AMPP_FUNCTION(!TB1_ram_block1a94);


--DB5L194 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]~feeder at MLABCELL_X6_Y12_N9
DB5L194 = AMPP_FUNCTION(!TB1_ram_block1a95);


--DB5L196 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]~feeder at MLABCELL_X6_Y12_N12
DB5L196 = AMPP_FUNCTION(!TB1_ram_block1a96);


--DB5L198 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]~feeder at MLABCELL_X6_Y12_N15
DB5L198 = AMPP_FUNCTION(!TB1_ram_block1a97);


--DB5L200 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]~feeder at MLABCELL_X6_Y12_N42
DB5L200 = AMPP_FUNCTION(!TB1_ram_block1a98);


--DB5L202 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]~feeder at MLABCELL_X6_Y12_N45
DB5L202 = AMPP_FUNCTION(!TB1_ram_block1a99);


--DB5L204 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]~feeder at LABCELL_X12_Y7_N15
DB5L204 = AMPP_FUNCTION(!TB1_ram_block1a100);


--DB5L206 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]~feeder at LABCELL_X12_Y7_N6
DB5L206 = AMPP_FUNCTION(!TB1_ram_block1a101);


--DB5L208 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]~feeder at LABCELL_X12_Y7_N9
DB5L208 = AMPP_FUNCTION(!TB1_ram_block1a102);


--DB5L210 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]~feeder at LABCELL_X12_Y7_N36
DB5L210 = AMPP_FUNCTION(!TB1_ram_block1a103);


--DB5L212 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]~feeder at LABCELL_X12_Y7_N39
DB5L212 = AMPP_FUNCTION(!TB1_ram_block1a104);


--DB5L214 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]~feeder at LABCELL_X12_Y7_N54
DB5L214 = AMPP_FUNCTION(!TB1_ram_block1a105);


--DB5L216 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]~feeder at LABCELL_X12_Y7_N57
DB5L216 = AMPP_FUNCTION(!TB1_ram_block1a106);


--DB5L218 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]~feeder at LABCELL_X12_Y7_N48
DB5L218 = AMPP_FUNCTION(!TB1_ram_block1a107);


--DB5L220 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]~feeder at LABCELL_X12_Y7_N51
DB5L220 = AMPP_FUNCTION(!TB1_ram_block1a108);


--DB5L222 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]~feeder at LABCELL_X12_Y7_N12
DB5L222 = AMPP_FUNCTION(!TB1_ram_block1a109);


--DB5L224 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]~feeder at LABCELL_X10_Y10_N15
DB5L224 = AMPP_FUNCTION(!TB1_ram_block1a110);


--DB5L226 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]~feeder at LABCELL_X10_Y10_N12
DB5L226 = AMPP_FUNCTION(!TB1_ram_block1a111);


--DB5L228 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]~feeder at LABCELL_X10_Y10_N54
DB5L228 = AMPP_FUNCTION(!TB1_ram_block1a112);


--DB5L230 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]~feeder at LABCELL_X10_Y10_N57
DB5L230 = AMPP_FUNCTION(!TB1_ram_block1a113);


--DB5L232 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]~feeder at LABCELL_X10_Y10_N24
DB5L232 = AMPP_FUNCTION(!TB1_ram_block1a114);


--DB5L234 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]~feeder at LABCELL_X10_Y10_N27
DB5L234 = AMPP_FUNCTION(!TB1_ram_block1a115);


--DB5L236 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]~feeder at LABCELL_X10_Y10_N30
DB5L236 = AMPP_FUNCTION(!TB1_ram_block1a116);


--DB5L238 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]~feeder at LABCELL_X10_Y10_N33
DB5L238 = AMPP_FUNCTION(!TB1_ram_block1a117);


--DB5L240 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]~feeder at LABCELL_X10_Y10_N36
DB5L240 = AMPP_FUNCTION(!TB1_ram_block1a118);


--DB5L242 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]~feeder at LABCELL_X10_Y10_N39
DB5L242 = AMPP_FUNCTION(!TB1_ram_block1a119);


--DB5L244 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]~feeder at LABCELL_X10_Y10_N18
DB5L244 = AMPP_FUNCTION(!TB1_ram_block1a120);


--DB5L246 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]~feeder at LABCELL_X10_Y10_N21
DB5L246 = AMPP_FUNCTION(!TB1_ram_block1a121);


--DB5L248 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]~feeder at LABCELL_X10_Y10_N48
DB5L248 = AMPP_FUNCTION(!TB1_ram_block1a122);


--DB5L250 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]~feeder at LABCELL_X10_Y10_N51
DB5L250 = AMPP_FUNCTION(!TB1_ram_block1a123);


--DB5L252 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]~feeder at LABCELL_X10_Y10_N42
DB5L252 = AMPP_FUNCTION(!TB1_ram_block1a124);


--DB5L254 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]~feeder at LABCELL_X10_Y10_N45
DB5L254 = AMPP_FUNCTION(!TB1_ram_block1a125);


--DB5L256 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]~feeder at LABCELL_X10_Y10_N0
DB5L256 = AMPP_FUNCTION(!TB1_ram_block1a126);


--DB5L258 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]~feeder at LABCELL_X10_Y10_N3
DB5L258 = AMPP_FUNCTION(!TB1_ram_block1a127);


--DB5L260 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]~feeder at LABCELL_X10_Y10_N6
DB5L260 = AMPP_FUNCTION(!TB1_ram_block1a128);


--DB5L262 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]~feeder at LABCELL_X13_Y12_N36
DB5L262 = AMPP_FUNCTION(!TB1_ram_block1a129);


--DB5L264 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]~feeder at LABCELL_X13_Y12_N57
DB5L264 = AMPP_FUNCTION(!TB1_ram_block1a130);


--DB5L266 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]~feeder at LABCELL_X13_Y12_N0
DB5L266 = AMPP_FUNCTION(!TB1_ram_block1a131);


--DB5L268 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]~feeder at LABCELL_X13_Y12_N3
DB5L268 = AMPP_FUNCTION(!TB1_ram_block1a132);


--DB5L270 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]~feeder at LABCELL_X13_Y12_N54
DB5L270 = AMPP_FUNCTION(!TB1_ram_block1a133);


--DB5L272 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]~feeder at LABCELL_X13_Y12_N18
DB5L272 = AMPP_FUNCTION(!TB1_ram_block1a134);


--DB5L274 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]~feeder at LABCELL_X13_Y12_N21
DB5L274 = AMPP_FUNCTION(!TB1_ram_block1a135);


--DB5L276 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]~feeder at LABCELL_X13_Y12_N48
DB5L276 = AMPP_FUNCTION(!TB1_ram_block1a136);


--DB5L278 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]~feeder at LABCELL_X13_Y12_N51
DB5L278 = AMPP_FUNCTION(!TB1_ram_block1a137);


--DB5L280 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]~feeder at LABCELL_X13_Y12_N30
DB5L280 = AMPP_FUNCTION(!TB1_ram_block1a138);


--DB5L282 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]~feeder at LABCELL_X13_Y12_N33
DB5L282 = AMPP_FUNCTION(!TB1_ram_block1a139);


--DB5L284 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]~feeder at LABCELL_X4_Y13_N39
DB5L284 = AMPP_FUNCTION(!TB1_ram_block1a140);


--DB5L286 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]~feeder at LABCELL_X4_Y13_N36
DB5L286 = AMPP_FUNCTION(!TB1_ram_block1a141);


--DB5L288 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]~feeder at LABCELL_X4_Y13_N33
DB5L288 = AMPP_FUNCTION(!TB1_ram_block1a142);


--DB5L290 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]~feeder at LABCELL_X4_Y13_N30
DB5L290 = AMPP_FUNCTION(!TB1_ram_block1a143);


--DB5L292 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]~feeder at LABCELL_X4_Y13_N51
DB5L292 = AMPP_FUNCTION(!TB1_ram_block1a144);


--DB5L294 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]~feeder at LABCELL_X4_Y13_N48
DB5L294 = AMPP_FUNCTION(!TB1_ram_block1a145);


--DB5L296 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]~feeder at LABCELL_X4_Y13_N57
DB5L296 = AMPP_FUNCTION(!TB1_ram_block1a146);


--DB5L298 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]~feeder at LABCELL_X4_Y13_N54
DB5L298 = AMPP_FUNCTION(!TB1_ram_block1a147);


--DB5L300 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]~feeder at LABCELL_X4_Y13_N3
DB5L300 = AMPP_FUNCTION(!TB1_ram_block1a148);


--DB5L302 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]~feeder at LABCELL_X4_Y13_N0
DB5L302 = AMPP_FUNCTION(!TB1_ram_block1a149);


--DB5L304 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]~feeder at LABCELL_X4_Y13_N6
DB5L304 = AMPP_FUNCTION(!TB1_ram_block1a150);


--DB5L306 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]~feeder at LABCELL_X4_Y13_N15
DB5L306 = AMPP_FUNCTION(!TB1_ram_block1a151);


--DB5L308 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]~feeder at LABCELL_X4_Y13_N12
DB5L308 = AMPP_FUNCTION(!TB1_ram_block1a152);


--DB5L310 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]~feeder at LABCELL_X4_Y13_N45
DB5L310 = AMPP_FUNCTION(!TB1_ram_block1a153);


--DB5L312 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]~feeder at LABCELL_X4_Y13_N42
DB5L312 = AMPP_FUNCTION(!TB1_ram_block1a154);


--DB5L314 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]~feeder at LABCELL_X4_Y13_N24
DB5L314 = AMPP_FUNCTION(!TB1_ram_block1a155);


--DB5L316 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]~feeder at LABCELL_X4_Y13_N18
DB5L316 = AMPP_FUNCTION(!TB1_ram_block1a156);


--DB5L318 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]~feeder at LABCELL_X4_Y13_N21
DB5L318 = AMPP_FUNCTION(!TB1_ram_block1a157);


--DB5L320 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]~feeder at LABCELL_X4_Y13_N27
DB5L320 = AMPP_FUNCTION(!TB1_ram_block1a158);


--DB5L322 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]~feeder at LABCELL_X4_Y13_N9
DB5L322 = AMPP_FUNCTION(!TB1_ram_block1a159);


--DB5L324 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]~feeder at LABCELL_X4_Y8_N12
DB5L324 = AMPP_FUNCTION(!TB1_ram_block1a160);


--DB5L326 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]~feeder at LABCELL_X4_Y8_N42
DB5L326 = AMPP_FUNCTION(!TB1_ram_block1a161);


--DB5L328 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]~feeder at LABCELL_X4_Y8_N39
DB5L328 = AMPP_FUNCTION(!TB1_ram_block1a162);


--DB5L330 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]~feeder at LABCELL_X4_Y8_N36
DB5L330 = AMPP_FUNCTION(!TB1_ram_block1a163);


--DB5L332 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]~feeder at LABCELL_X4_Y8_N33
DB5L332 = AMPP_FUNCTION(!TB1_ram_block1a164);


--DB5L334 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]~feeder at LABCELL_X4_Y8_N30
DB5L334 = AMPP_FUNCTION(!TB1_ram_block1a165);


--DB5L336 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]~feeder at LABCELL_X4_Y8_N3
DB5L336 = AMPP_FUNCTION(!TB1_ram_block1a166);


--DB5L338 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]~feeder at LABCELL_X4_Y8_N0
DB5L338 = AMPP_FUNCTION(!TB1_ram_block1a167);


--DB5L340 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]~feeder at LABCELL_X4_Y8_N21
DB5L340 = AMPP_FUNCTION(!TB1_ram_block1a168);


--DB5L342 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]~feeder at LABCELL_X4_Y8_N18
DB5L342 = AMPP_FUNCTION(!TB1_ram_block1a169);


--DB5L344 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]~feeder at LABCELL_X4_Y8_N45
DB5L344 = AMPP_FUNCTION(!TB1_ram_block1a170);


--DB5L346 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]~feeder at LABCELL_X4_Y8_N15
DB5L346 = AMPP_FUNCTION(!TB1_ram_block1a171);


--DB5L348 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]~feeder at LABCELL_X4_Y8_N48
DB5L348 = AMPP_FUNCTION(!TB1_ram_block1a172);


--DB5L350 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]~feeder at LABCELL_X4_Y8_N51
DB5L350 = AMPP_FUNCTION(!TB1_ram_block1a173);


--DB5L352 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]~feeder at LABCELL_X4_Y8_N6
DB5L352 = AMPP_FUNCTION(!TB1_ram_block1a174);


--DB5L354 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]~feeder at LABCELL_X4_Y8_N9
DB5L354 = AMPP_FUNCTION(!TB1_ram_block1a175);


--DB5L356 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]~feeder at LABCELL_X4_Y8_N24
DB5L356 = AMPP_FUNCTION(!TB1_ram_block1a176);


--DB5L358 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]~feeder at LABCELL_X4_Y8_N27
DB5L358 = AMPP_FUNCTION(!TB1_ram_block1a177);


--DB5L360 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]~feeder at LABCELL_X4_Y8_N54
DB5L360 = AMPP_FUNCTION(!TB1_ram_block1a178);


--DB5L362 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]~feeder at LABCELL_X4_Y8_N57
DB5L362 = AMPP_FUNCTION(!TB1_ram_block1a179);


--DB5L364 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180]~feeder at LABCELL_X4_Y3_N0
DB5L364 = AMPP_FUNCTION(!TB1_ram_block1a180);


--DB5L366 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]~feeder at LABCELL_X4_Y3_N3
DB5L366 = AMPP_FUNCTION(!TB1_ram_block1a181);


--DB5L368 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]~feeder at LABCELL_X4_Y3_N6
DB5L368 = AMPP_FUNCTION(!TB1_ram_block1a182);


--DB5L370 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]~feeder at LABCELL_X4_Y3_N9
DB5L370 = AMPP_FUNCTION(!TB1_ram_block1a183);


--DB5L372 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]~feeder at LABCELL_X4_Y3_N36
DB5L372 = AMPP_FUNCTION(!TB1_ram_block1a184);


--DB5L374 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185]~feeder at LABCELL_X4_Y3_N39
DB5L374 = AMPP_FUNCTION(!TB1_ram_block1a185);


--DB5L376 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]~feeder at LABCELL_X4_Y3_N42
DB5L376 = AMPP_FUNCTION(!TB1_ram_block1a186);


--DB5L378 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]~feeder at LABCELL_X4_Y3_N45
DB5L378 = AMPP_FUNCTION(!TB1_ram_block1a187);


--DB5L380 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188]~feeder at LABCELL_X4_Y3_N12
DB5L380 = AMPP_FUNCTION(!TB1_ram_block1a188);


--DB5L382 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]~feeder at LABCELL_X4_Y3_N15
DB5L382 = AMPP_FUNCTION(!TB1_ram_block1a189);


--DB5L384 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]~feeder at LABCELL_X4_Y3_N54
DB5L384 = AMPP_FUNCTION(!TB1_ram_block1a190);


--DB5L386 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191]~feeder at LABCELL_X4_Y3_N57
DB5L386 = AMPP_FUNCTION(!TB1_ram_block1a191);


--DB5L388 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192]~feeder at LABCELL_X4_Y3_N24
DB5L388 = AMPP_FUNCTION(!TB1_ram_block1a192);


--DB5L390 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193]~feeder at LABCELL_X4_Y3_N27
DB5L390 = AMPP_FUNCTION(!TB1_ram_block1a193);


--DB5L392 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194]~feeder at LABCELL_X4_Y3_N30
DB5L392 = AMPP_FUNCTION(!TB1_ram_block1a194);


--DB5L394 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]~feeder at LABCELL_X4_Y3_N33
DB5L394 = AMPP_FUNCTION(!TB1_ram_block1a195);


--DB5L396 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]~feeder at LABCELL_X4_Y3_N48
DB5L396 = AMPP_FUNCTION(!TB1_ram_block1a196);


--DB5L398 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]~feeder at LABCELL_X4_Y3_N51
DB5L398 = AMPP_FUNCTION(!TB1_ram_block1a197);


--DB5L400 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]~feeder at LABCELL_X4_Y3_N18
DB5L400 = AMPP_FUNCTION(!TB1_ram_block1a198);


--DB5L402 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199]~feeder at LABCELL_X4_Y3_N21
DB5L402 = AMPP_FUNCTION(!TB1_ram_block1a199);


--DB5L404 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]~feeder at LABCELL_X12_Y7_N30
DB5L404 = AMPP_FUNCTION(!TB1_ram_block1a200);


--DB5L406 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]~feeder at LABCELL_X13_Y11_N12
DB5L406 = AMPP_FUNCTION(!TB1_ram_block1a201);


--DB5L408 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]~feeder at LABCELL_X13_Y11_N9
DB5L408 = AMPP_FUNCTION(!TB1_ram_block1a202);


--DB5L410 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]~feeder at LABCELL_X13_Y11_N6
DB5L410 = AMPP_FUNCTION(!TB1_ram_block1a203);


--DB5L412 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]~feeder at LABCELL_X13_Y11_N0
DB5L412 = AMPP_FUNCTION(!TB1_ram_block1a204);


--DB5L414 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]~feeder at LABCELL_X13_Y11_N3
DB5L414 = AMPP_FUNCTION(!TB1_ram_block1a205);


--DB5L416 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]~feeder at LABCELL_X13_Y11_N42
DB5L416 = AMPP_FUNCTION(!TB1_ram_block1a206);


--DB5L418 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]~feeder at LABCELL_X13_Y11_N45
DB5L418 = AMPP_FUNCTION(!TB1_ram_block1a207);


--DB5L420 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]~feeder at LABCELL_X13_Y11_N36
DB5L420 = AMPP_FUNCTION(!TB1_ram_block1a208);


--DB5L422 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]~feeder at LABCELL_X13_Y11_N39
DB5L422 = AMPP_FUNCTION(!TB1_ram_block1a209);


--DB5L424 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]~feeder at LABCELL_X13_Y11_N54
DB5L424 = AMPP_FUNCTION(!TB1_ram_block1a210);


--DB5L426 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]~feeder at LABCELL_X13_Y11_N57
DB5L426 = AMPP_FUNCTION(!TB1_ram_block1a211);


--DB5L428 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]~feeder at LABCELL_X13_Y11_N48
DB5L428 = AMPP_FUNCTION(!TB1_ram_block1a212);


--DB5L430 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]~feeder at LABCELL_X13_Y11_N51
DB5L430 = AMPP_FUNCTION(!TB1_ram_block1a213);


--DB5L432 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]~feeder at LABCELL_X13_Y11_N30
DB5L432 = AMPP_FUNCTION(!TB1_ram_block1a214);


--DB5L434 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]~feeder at LABCELL_X13_Y11_N33
DB5L434 = AMPP_FUNCTION(!TB1_ram_block1a215);


--DB5L436 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]~feeder at LABCELL_X13_Y11_N24
DB5L436 = AMPP_FUNCTION(!TB1_ram_block1a216);


--DB5L438 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]~feeder at LABCELL_X13_Y11_N27
DB5L438 = AMPP_FUNCTION(!TB1_ram_block1a217);


--DB5L440 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]~feeder at LABCELL_X13_Y11_N18
DB5L440 = AMPP_FUNCTION(!TB1_ram_block1a218);


--DB5L442 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]~feeder at LABCELL_X13_Y11_N21
DB5L442 = AMPP_FUNCTION(!TB1_ram_block1a219);


--DB5L444 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]~feeder at LABCELL_X13_Y11_N15
DB5L444 = AMPP_FUNCTION(!TB1_ram_block1a220);


--DB5L446 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]~feeder at MLABCELL_X15_Y15_N36
DB5L446 = AMPP_FUNCTION(!TB1_ram_block1a221);


--DB5L448 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]~feeder at MLABCELL_X15_Y15_N39
DB5L448 = AMPP_FUNCTION(!TB1_ram_block1a222);


--DB5L450 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]~feeder at MLABCELL_X15_Y15_N54
DB5L450 = AMPP_FUNCTION(!TB1_ram_block1a223);


--DB5L452 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224]~feeder at MLABCELL_X15_Y15_N57
DB5L452 = AMPP_FUNCTION(!TB1_ram_block1a224);


--DB5L454 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]~feeder at MLABCELL_X15_Y15_N48
DB5L454 = AMPP_FUNCTION(!TB1_ram_block1a225);


--DB5L456 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]~feeder at MLABCELL_X15_Y15_N51
DB5L456 = AMPP_FUNCTION(!TB1_ram_block1a226);


--DB5L458 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]~feeder at MLABCELL_X15_Y15_N30
DB5L458 = AMPP_FUNCTION(!TB1_ram_block1a227);


--DB5L460 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228]~feeder at MLABCELL_X15_Y15_N33
DB5L460 = AMPP_FUNCTION(!TB1_ram_block1a228);


--DB5L462 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229]~feeder at LABCELL_X17_Y17_N12
DB5L462 = AMPP_FUNCTION(!TB1_ram_block1a229);


--DB5L464 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]~feeder at LABCELL_X17_Y17_N15
DB5L464 = AMPP_FUNCTION(!TB1_ram_block1a230);


--DB5L466 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]~feeder at LABCELL_X17_Y17_N54
DB5L466 = AMPP_FUNCTION(!TB1_ram_block1a231);


--DB5L468 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]~feeder at LABCELL_X17_Y17_N57
DB5L468 = AMPP_FUNCTION(!TB1_ram_block1a232);


--DB5L470 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]~feeder at LABCELL_X17_Y17_N24
DB5L470 = AMPP_FUNCTION(!TB1_ram_block1a233);


--DB5L472 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]~feeder at LABCELL_X17_Y17_N27
DB5L472 = AMPP_FUNCTION(!TB1_ram_block1a234);


--DB5L474 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235]~feeder at LABCELL_X17_Y17_N42
DB5L474 = AMPP_FUNCTION(!TB1_ram_block1a235);


--DB5L476 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236]~feeder at LABCELL_X17_Y17_N45
DB5L476 = AMPP_FUNCTION(!TB1_ram_block1a236);


--DB5L478 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[237]~feeder at LABCELL_X17_Y17_N36
DB5L478 = AMPP_FUNCTION(!TB1_ram_block1a237);


--DB5L480 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[238]~feeder at LABCELL_X17_Y17_N39
DB5L480 = AMPP_FUNCTION(!TB1_ram_block1a238);


--DB5L482 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[239]~feeder at LABCELL_X17_Y17_N6
DB5L482 = AMPP_FUNCTION(!TB1_ram_block1a239);


--DB5L484 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]~feeder at LABCELL_X11_Y9_N51
DB5L484 = AMPP_FUNCTION(!TB1_ram_block1a240);


--DB5L486 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]~feeder at LABCELL_X11_Y9_N48
DB5L486 = AMPP_FUNCTION(!TB1_ram_block1a241);


--DB5L488 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242]~feeder at LABCELL_X11_Y9_N9
DB5L488 = AMPP_FUNCTION(!TB1_ram_block1a242);


--DB5L490 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243]~feeder at LABCELL_X11_Y9_N6
DB5L490 = AMPP_FUNCTION(!TB1_ram_block1a243);


--DB5L492 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244]~feeder at LABCELL_X11_Y9_N24
DB5L492 = AMPP_FUNCTION(!TB1_ram_block1a244);


--DB5L494 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]~feeder at LABCELL_X11_Y9_N27
DB5L494 = AMPP_FUNCTION(!TB1_ram_block1a245);


--DB5L496 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]~feeder at LABCELL_X11_Y9_N18
DB5L496 = AMPP_FUNCTION(!TB1_ram_block1a246);


--DB5L498 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247]~feeder at LABCELL_X11_Y9_N21
DB5L498 = AMPP_FUNCTION(!TB1_ram_block1a247);


--DB5L500 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]~feeder at LABCELL_X11_Y9_N0
DB5L500 = AMPP_FUNCTION(!TB1_ram_block1a248);


--DB5L502 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]~feeder at LABCELL_X11_Y9_N3
DB5L502 = AMPP_FUNCTION(!TB1_ram_block1a249);


--DB5L504 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]~feeder at LABCELL_X11_Y9_N30
DB5L504 = AMPP_FUNCTION(!TB1_ram_block1a250);


--DB5L506 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251]~feeder at LABCELL_X11_Y9_N33
DB5L506 = AMPP_FUNCTION(!TB1_ram_block1a251);


--DB5L508 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252]~feeder at LABCELL_X11_Y9_N12
DB5L508 = AMPP_FUNCTION(!TB1_ram_block1a252);


--DB5L510 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253]~feeder at LABCELL_X11_Y9_N15
DB5L510 = AMPP_FUNCTION(!TB1_ram_block1a253);


--DB5L512 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254]~feeder at LABCELL_X11_Y9_N54
DB5L512 = AMPP_FUNCTION(!TB1_ram_block1a254);


--DB5L514 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[255]~feeder at LABCELL_X11_Y9_N57
DB5L514 = AMPP_FUNCTION(!TB1_ram_block1a255);


--DB5L516 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[256]~feeder at LABCELL_X11_Y9_N36
DB5L516 = AMPP_FUNCTION(!TB1_ram_block1a256);


--DB5L518 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[257]~feeder at LABCELL_X11_Y9_N39
DB5L518 = AMPP_FUNCTION(!TB1_ram_block1a257);


--DB5L520 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258]~feeder at LABCELL_X11_Y9_N42
DB5L520 = AMPP_FUNCTION(!TB1_ram_block1a258);


--DB5L522 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259]~feeder at LABCELL_X11_Y9_N45
DB5L522 = AMPP_FUNCTION(!TB1_ram_block1a259);


--DB5L524 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260]~feeder at MLABCELL_X15_Y14_N51
DB5L524 = AMPP_FUNCTION(!TB1_ram_block1a260);


--DB5L526 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]~feeder at MLABCELL_X15_Y14_N48
DB5L526 = AMPP_FUNCTION(!TB1_ram_block1a261);


--DB5L528 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]~feeder at MLABCELL_X15_Y14_N18
DB5L528 = AMPP_FUNCTION(!TB1_ram_block1a262);


--DB5L530 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263]~feeder at MLABCELL_X15_Y14_N27
DB5L530 = AMPP_FUNCTION(!TB1_ram_block1a263);


--DB5L532 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264]~feeder at MLABCELL_X15_Y14_N24
DB5L532 = AMPP_FUNCTION(!TB1_ram_block1a264);


--DB5L534 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]~feeder at MLABCELL_X15_Y14_N45
DB5L534 = AMPP_FUNCTION(!TB1_ram_block1a265);


--DB5L536 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]~feeder at MLABCELL_X15_Y14_N42
DB5L536 = AMPP_FUNCTION(!TB1_ram_block1a266);


--DB5L538 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[267]~feeder at MLABCELL_X15_Y14_N39
DB5L538 = AMPP_FUNCTION(!TB1_ram_block1a267);


--DB5L540 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[268]~feeder at MLABCELL_X15_Y14_N36
DB5L540 = AMPP_FUNCTION(!TB1_ram_block1a268);


--DB5L542 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269]~feeder at MLABCELL_X15_Y14_N33
DB5L542 = AMPP_FUNCTION(!TB1_ram_block1a269);


--DB5L544 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270]~feeder at MLABCELL_X15_Y14_N30
DB5L544 = AMPP_FUNCTION(!TB1_ram_block1a270);


--DB5L546 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[271]~feeder at MLABCELL_X15_Y14_N3
DB5L546 = AMPP_FUNCTION(!TB1_ram_block1a271);


--DB5L548 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[272]~feeder at MLABCELL_X15_Y14_N0
DB5L548 = AMPP_FUNCTION(!TB1_ram_block1a272);


--DB5L550 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[273]~feeder at MLABCELL_X15_Y14_N57
DB5L550 = AMPP_FUNCTION(!TB1_ram_block1a273);


--DB5L552 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[274]~feeder at MLABCELL_X15_Y14_N54
DB5L552 = AMPP_FUNCTION(!TB1_ram_block1a274);


--DB5L554 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[275]~feeder at MLABCELL_X15_Y14_N15
DB5L554 = AMPP_FUNCTION(!TB1_ram_block1a275);


--DB5L556 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[276]~feeder at MLABCELL_X15_Y14_N12
DB5L556 = AMPP_FUNCTION(!TB1_ram_block1a276);


--DB5L558 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]~feeder at MLABCELL_X15_Y14_N9
DB5L558 = AMPP_FUNCTION(!TB1_ram_block1a277);


--DB5L560 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278]~feeder at MLABCELL_X15_Y14_N6
DB5L560 = AMPP_FUNCTION(!TB1_ram_block1a278);


--DB5L562 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[279]~feeder at MLABCELL_X15_Y14_N21
DB5L562 = AMPP_FUNCTION(!TB1_ram_block1a279);


--DB5L564 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280]~feeder at LABCELL_X17_Y17_N3
DB5L564 = AMPP_FUNCTION(!TB1_ram_block1a280);


--DB5L566 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]~feeder at LABCELL_X17_Y17_N0
DB5L566 = AMPP_FUNCTION(!TB1_ram_block1a281);


--DB5L568 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[282]~feeder at LABCELL_X17_Y17_N18
DB5L568 = AMPP_FUNCTION(!TB1_ram_block1a282);


--DB5L570 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[283]~feeder at LABCELL_X17_Y17_N21
DB5L570 = AMPP_FUNCTION(!TB1_ram_block1a283);


--DB5L572 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[284]~feeder at LABCELL_X17_Y17_N48
DB5L572 = AMPP_FUNCTION(!TB1_ram_block1a284);


--DB5L574 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[285]~feeder at LABCELL_X17_Y17_N51
DB5L574 = AMPP_FUNCTION(!TB1_ram_block1a285);


--DB5L576 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[286]~feeder at LABCELL_X17_Y17_N30
DB5L576 = AMPP_FUNCTION(!TB1_ram_block1a286);


--DB5L578 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[287]~feeder at LABCELL_X17_Y17_N33
DB5L578 = AMPP_FUNCTION(!TB1_ram_block1a287);


--DB5L580 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288]~feeder at LABCELL_X17_Y17_N9
DB5L580 = AMPP_FUNCTION(!TB1_ram_block1a288);


--DB5L582 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289]~feeder at MLABCELL_X25_Y16_N27
DB5L582 = AMPP_FUNCTION(!TB1_ram_block1a289);


--DB5L584 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[290]~feeder at MLABCELL_X25_Y16_N57
DB5L584 = AMPP_FUNCTION(!TB1_ram_block1a290);


--DB5L586 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[291]~feeder at MLABCELL_X25_Y16_N54
DB5L586 = AMPP_FUNCTION(!TB1_ram_block1a291);


--DB5L588 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[292]~feeder at MLABCELL_X25_Y16_N39
DB5L588 = AMPP_FUNCTION(!TB1_ram_block1a292);


--DB5L590 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[293]~feeder at MLABCELL_X25_Y16_N36
DB5L590 = AMPP_FUNCTION(!TB1_ram_block1a293);


--DB5L592 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[294]~feeder at MLABCELL_X25_Y16_N45
DB5L592 = AMPP_FUNCTION(!TB1_ram_block1a294);


--DB5L594 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[295]~feeder at MLABCELL_X25_Y16_N42
DB5L594 = AMPP_FUNCTION(!TB1_ram_block1a295);


--DB5L596 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[296]~feeder at MLABCELL_X25_Y16_N3
DB5L596 = AMPP_FUNCTION(!TB1_ram_block1a296);


--DB5L598 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[297]~feeder at MLABCELL_X25_Y16_N0
DB5L598 = AMPP_FUNCTION(!TB1_ram_block1a297);


--DB5L600 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[298]~feeder at MLABCELL_X25_Y16_N33
DB5L600 = AMPP_FUNCTION(!TB1_ram_block1a298);


--DB5L602 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[299]~feeder at MLABCELL_X25_Y16_N30
DB5L602 = AMPP_FUNCTION(!TB1_ram_block1a299);


--DB5L604 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[300]~feeder at MLABCELL_X25_Y16_N48
DB5L604 = AMPP_FUNCTION(!TB1_ram_block1a300);


--DB5L606 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[301]~feeder at MLABCELL_X25_Y16_N51
DB5L606 = AMPP_FUNCTION(!TB1_ram_block1a301);


--DB5L608 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[302]~feeder at MLABCELL_X25_Y16_N6
DB5L608 = AMPP_FUNCTION(!TB1_ram_block1a302);


--DB5L610 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[303]~feeder at MLABCELL_X25_Y16_N9
DB5L610 = AMPP_FUNCTION(!TB1_ram_block1a303);


--DB5L612 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[304]~feeder at MLABCELL_X25_Y16_N12
DB5L612 = AMPP_FUNCTION(!TB1_ram_block1a304);


--DB5L614 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[305]~feeder at MLABCELL_X25_Y16_N15
DB5L614 = AMPP_FUNCTION(!TB1_ram_block1a305);


--DB5L616 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[306]~feeder at MLABCELL_X25_Y16_N18
DB5L616 = AMPP_FUNCTION(!TB1_ram_block1a306);


--DB5L618 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[307]~feeder at MLABCELL_X25_Y16_N21
DB5L618 = AMPP_FUNCTION(!TB1_ram_block1a307);


--DB5L620 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[308]~feeder at MLABCELL_X25_Y16_N24
DB5L620 = AMPP_FUNCTION(!TB1_ram_block1a308);


--DB5L622 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[309]~feeder at MLABCELL_X15_Y16_N3
DB5L622 = AMPP_FUNCTION(!TB1_ram_block1a309);


--DB5L624 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[310]~feeder at MLABCELL_X15_Y16_N0
DB5L624 = AMPP_FUNCTION(!TB1_ram_block1a310);


--DB5L626 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[311]~feeder at MLABCELL_X15_Y16_N6
DB5L626 = AMPP_FUNCTION(!TB1_ram_block1a311);


--DB5L628 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[312]~feeder at MLABCELL_X15_Y16_N9
DB5L628 = AMPP_FUNCTION(!TB1_ram_block1a312);


--DB5L630 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[313]~feeder at MLABCELL_X15_Y16_N12
DB5L630 = AMPP_FUNCTION(!TB1_ram_block1a313);


--DB5L632 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[314]~feeder at MLABCELL_X15_Y16_N15
DB5L632 = AMPP_FUNCTION(!TB1_ram_block1a314);


--DB5L634 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]~feeder at MLABCELL_X15_Y16_N18
DB5L634 = AMPP_FUNCTION(!TB1_ram_block1a315);


--DB5L636 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]~feeder at MLABCELL_X15_Y16_N21
DB5L636 = AMPP_FUNCTION(!TB1_ram_block1a316);


--DB5L638 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[317]~feeder at MLABCELL_X15_Y16_N36
DB5L638 = AMPP_FUNCTION(!TB1_ram_block1a317);


--DB5L640 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[318]~feeder at MLABCELL_X15_Y16_N39
DB5L640 = AMPP_FUNCTION(!TB1_ram_block1a318);


--DB5L642 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]~feeder at MLABCELL_X15_Y16_N54
DB5L642 = AMPP_FUNCTION(!TB1_ram_block1a319);


--DB5L644 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320]~feeder at MLABCELL_X15_Y16_N57
DB5L644 = AMPP_FUNCTION(!TB1_ram_block1a320);


--DB5L646 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]~feeder at MLABCELL_X15_Y16_N24
DB5L646 = AMPP_FUNCTION(!TB1_ram_block1a321);


--DB5L648 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]~feeder at MLABCELL_X15_Y16_N27
DB5L648 = AMPP_FUNCTION(!TB1_ram_block1a322);


--DB5L650 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[323]~feeder at MLABCELL_X15_Y16_N42
DB5L650 = AMPP_FUNCTION(!TB1_ram_block1a323);


--DB5L652 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]~feeder at MLABCELL_X15_Y16_N45
DB5L652 = AMPP_FUNCTION(!TB1_ram_block1a324);


--DB5L654 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]~feeder at MLABCELL_X15_Y16_N48
DB5L654 = AMPP_FUNCTION(!TB1_ram_block1a325);


--DB5L656 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[326]~feeder at MLABCELL_X15_Y16_N51
DB5L656 = AMPP_FUNCTION(!TB1_ram_block1a326);


--DB5L658 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[327]~feeder at MLABCELL_X15_Y16_N30
DB5L658 = AMPP_FUNCTION(!TB1_ram_block1a327);


--DB5L660 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[328]~feeder at MLABCELL_X15_Y16_N33
DB5L660 = AMPP_FUNCTION(!TB1_ram_block1a328);


--DB5L662 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[329]~feeder at MLABCELL_X15_Y15_N27
DB5L662 = AMPP_FUNCTION(!TB1_ram_block1a329);


--DB5L664 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[330]~feeder at MLABCELL_X15_Y15_N24
DB5L664 = AMPP_FUNCTION(!TB1_ram_block1a330);


--DB5L666 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[331]~feeder at MLABCELL_X15_Y15_N9
DB5L666 = AMPP_FUNCTION(!TB1_ram_block1a331);


--DB5L668 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]~feeder at MLABCELL_X15_Y15_N6
DB5L668 = AMPP_FUNCTION(!TB1_ram_block1a332);


--DB5L670 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[333]~feeder at MLABCELL_X15_Y15_N15
DB5L670 = AMPP_FUNCTION(!TB1_ram_block1a333);


--DB5L672 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[334]~feeder at MLABCELL_X15_Y15_N12
DB5L672 = AMPP_FUNCTION(!TB1_ram_block1a334);


--DB5L674 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[335]~feeder at MLABCELL_X15_Y15_N21
DB5L674 = AMPP_FUNCTION(!TB1_ram_block1a335);


--DB5L676 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]~feeder at MLABCELL_X15_Y15_N18
DB5L676 = AMPP_FUNCTION(!TB1_ram_block1a336);


--DB5L678 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[337]~feeder at MLABCELL_X15_Y15_N3
DB5L678 = AMPP_FUNCTION(!TB1_ram_block1a337);


--DB5L680 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[338]~feeder at MLABCELL_X15_Y15_N0
DB5L680 = AMPP_FUNCTION(!TB1_ram_block1a338);


--DB5L682 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339]~feeder at MLABCELL_X15_Y15_N45
DB5L682 = AMPP_FUNCTION(!TB1_ram_block1a339);


--X1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder at MLABCELL_X15_Y7_N30
X1L8 = AMPP_FUNCTION(!D1_acq_data_in_reg[1]);


--X1L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder at LABCELL_X19_Y9_N33
X1L10 = AMPP_FUNCTION(!D1_acq_data_in_reg[2]);


--X1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder at LABCELL_X19_Y9_N36
X1L12 = AMPP_FUNCTION(!D1_acq_data_in_reg[3]);


--X1L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder at LABCELL_X17_Y8_N57
X1L14 = AMPP_FUNCTION(!D1_acq_data_in_reg[4]);


--X1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder at LABCELL_X16_Y8_N15
X1L20 = AMPP_FUNCTION(!D1_acq_data_in_reg[9]);


--X1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder at LABCELL_X12_Y8_N6
X1L23 = AMPP_FUNCTION(!D1_acq_data_in_reg[11]);


--X1L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder at LABCELL_X16_Y8_N30
X1L25 = AMPP_FUNCTION(!D1_acq_data_in_reg[12]);


--X1L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder at MLABCELL_X15_Y7_N21
X1L27 = AMPP_FUNCTION(!D1_acq_data_in_reg[13]);


--X1L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder at LABCELL_X16_Y8_N6
X1L31 = AMPP_FUNCTION(!D1_acq_data_in_reg[16]);


--X1L33 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder at LABCELL_X10_Y5_N54
X1L33 = AMPP_FUNCTION(!D1_acq_data_in_reg[17]);


--X1L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder at MLABCELL_X15_Y6_N54
X1L35 = AMPP_FUNCTION(!D1_acq_data_in_reg[18]);


--X1L37 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder at LABCELL_X12_Y11_N48
X1L37 = AMPP_FUNCTION(!D1_acq_data_in_reg[19]);


--X1L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder at MLABCELL_X15_Y9_N9
X1L40 = AMPP_FUNCTION(!D1_acq_data_in_reg[21]);


--X1L46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder at MLABCELL_X15_Y11_N0
X1L46 = AMPP_FUNCTION(!D1_acq_data_in_reg[26]);


--X1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder at LABCELL_X10_Y5_N33
X1L48 = AMPP_FUNCTION(!D1_acq_data_in_reg[27]);


--X1L50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder at LABCELL_X16_Y9_N24
X1L50 = AMPP_FUNCTION(!D1_acq_data_in_reg[28]);


--X1L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder at LABCELL_X12_Y8_N12
X1L52 = AMPP_FUNCTION(!D1_acq_data_in_reg[29]);


--X1L55 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder at LABCELL_X16_Y6_N21
X1L55 = AMPP_FUNCTION(!D1_acq_data_in_reg[31]);


--X1L57 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder at LABCELL_X11_Y4_N15
X1L57 = AMPP_FUNCTION(!D1_acq_data_in_reg[32]);


--X1L59 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder at LABCELL_X13_Y8_N30
X1L59 = AMPP_FUNCTION(!D1_acq_data_in_reg[33]);


--X1L61 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder at LABCELL_X16_Y6_N54
X1L61 = AMPP_FUNCTION(!D1_acq_data_in_reg[34]);


--X1L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder at LABCELL_X13_Y8_N9
X1L64 = AMPP_FUNCTION(!D1_acq_data_in_reg[36]);


--X1L67 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder at LABCELL_X1_Y6_N54
X1L67 = AMPP_FUNCTION(!D1_acq_data_in_reg[38]);


--X1L69 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder at LABCELL_X1_Y6_N33
X1L69 = AMPP_FUNCTION(!D1_acq_data_in_reg[39]);


--X1L73 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder at LABCELL_X11_Y8_N48
X1L73 = AMPP_FUNCTION(!D1_acq_data_in_reg[42]);


--X1L75 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder at MLABCELL_X8_Y8_N45
X1L75 = AMPP_FUNCTION(!D1_acq_data_in_reg[43]);


--X1L77 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder at LABCELL_X18_Y9_N15
X1L77 = AMPP_FUNCTION(!D1_acq_data_in_reg[44]);


--X1L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder at LABCELL_X18_Y9_N21
X1L80 = AMPP_FUNCTION(!D1_acq_data_in_reg[46]);


--X1L82 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder at MLABCELL_X8_Y8_N12
X1L82 = AMPP_FUNCTION(!D1_acq_data_in_reg[47]);


--X1L84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder at LABCELL_X10_Y5_N42
X1L84 = AMPP_FUNCTION(!D1_acq_data_in_reg[48]);


--X1L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder at LABCELL_X1_Y2_N9
X1L92 = AMPP_FUNCTION(!D1_acq_data_in_reg[55]);


--X1L94 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder at MLABCELL_X15_Y8_N0
X1L94 = AMPP_FUNCTION(!D1_acq_data_in_reg[56]);


--X1L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder at LABCELL_X16_Y6_N42
X1L96 = AMPP_FUNCTION(!D1_acq_data_in_reg[57]);


--X1L98 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder at LABCELL_X4_Y4_N12
X1L98 = AMPP_FUNCTION(!D1_acq_data_in_reg[58]);


--X1L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder at MLABCELL_X15_Y13_N24
X1L100 = AMPP_FUNCTION(!D1_acq_data_in_reg[59]);


--X1L102 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]~feeder at LABCELL_X9_Y7_N18
X1L102 = AMPP_FUNCTION(!D1_acq_data_in_reg[60]);


--X1L106 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder at MLABCELL_X15_Y2_N0
X1L106 = AMPP_FUNCTION(!D1_acq_data_in_reg[63]);


--X1L110 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder at LABCELL_X13_Y9_N42
X1L110 = AMPP_FUNCTION(!D1_acq_data_in_reg[66]);


--X1L114 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder at LABCELL_X2_Y2_N54
X1L114 = AMPP_FUNCTION(!D1_acq_data_in_reg[69]);


--X1L116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder at MLABCELL_X15_Y3_N48
X1L116 = AMPP_FUNCTION(!D1_acq_data_in_reg[70]);


--X1L118 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder at MLABCELL_X15_Y3_N27
X1L118 = AMPP_FUNCTION(!D1_acq_data_in_reg[71]);


--X1L120 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder at MLABCELL_X15_Y3_N30
X1L120 = AMPP_FUNCTION(!D1_acq_data_in_reg[72]);


--X1L122 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder at LABCELL_X11_Y3_N18
X1L122 = AMPP_FUNCTION(!D1_acq_data_in_reg[73]);


--X1L126 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]~feeder at LABCELL_X11_Y3_N42
X1L126 = AMPP_FUNCTION(!D1_acq_data_in_reg[76]);


--X1L129 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]~feeder at LABCELL_X13_Y4_N33
X1L129 = AMPP_FUNCTION(!D1_acq_data_in_reg[78]);


--X1L131 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder at LABCELL_X11_Y7_N0
X1L131 = AMPP_FUNCTION(!D1_acq_data_in_reg[79]);


--X1L134 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]~feeder at MLABCELL_X8_Y13_N24
X1L134 = AMPP_FUNCTION(!D1_acq_data_in_reg[81]);


--X1L139 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]~feeder at LABCELL_X10_Y12_N33
X1L139 = AMPP_FUNCTION(!D1_acq_data_in_reg[85]);


--X1L143 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88]~feeder at MLABCELL_X6_Y14_N45
X1L143 = AMPP_FUNCTION(!D1_acq_data_in_reg[88]);


--X1L145 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][89]~feeder at MLABCELL_X6_Y14_N48
X1L145 = AMPP_FUNCTION(!D1_acq_data_in_reg[89]);


--X1L147 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][90]~feeder at MLABCELL_X6_Y11_N6
X1L147 = AMPP_FUNCTION(!D1_acq_data_in_reg[90]);


--X1L149 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]~feeder at LABCELL_X12_Y12_N18
X1L149 = AMPP_FUNCTION(!D1_acq_data_in_reg[91]);


--X1L151 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]~feeder at LABCELL_X4_Y12_N6
X1L151 = AMPP_FUNCTION(!D1_acq_data_in_reg[92]);


--X1L153 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]~feeder at MLABCELL_X8_Y13_N48
X1L153 = AMPP_FUNCTION(!D1_acq_data_in_reg[93]);


--X1L157 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]~feeder at MLABCELL_X6_Y11_N21
X1L157 = AMPP_FUNCTION(!D1_acq_data_in_reg[96]);


--X1L159 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][97]~feeder at MLABCELL_X15_Y13_N12
X1L159 = AMPP_FUNCTION(!D1_acq_data_in_reg[97]);


--X1L161 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]~feeder at MLABCELL_X15_Y13_N48
X1L161 = AMPP_FUNCTION(!D1_acq_data_in_reg[98]);


--X1L168 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][104]~feeder at MLABCELL_X15_Y6_N33
X1L168 = AMPP_FUNCTION(!D1_acq_data_in_reg[104]);


--X1L171 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][106]~feeder at MLABCELL_X15_Y6_N27
X1L171 = AMPP_FUNCTION(!D1_acq_data_in_reg[106]);


--X1L173 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][107]~feeder at MLABCELL_X15_Y6_N42
X1L173 = AMPP_FUNCTION(!D1_acq_data_in_reg[107]);


--X1L175 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]~feeder at LABCELL_X11_Y8_N33
X1L175 = AMPP_FUNCTION(!D1_acq_data_in_reg[108]);


--X1L177 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]~feeder at LABCELL_X7_Y8_N27
X1L177 = AMPP_FUNCTION(!D1_acq_data_in_reg[109]);


--X1L179 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110]~feeder at LABCELL_X13_Y10_N51
X1L179 = AMPP_FUNCTION(!D1_acq_data_in_reg[110]);


--X1L181 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111]~feeder at MLABCELL_X6_Y13_N0
X1L181 = AMPP_FUNCTION(!D1_acq_data_in_reg[111]);


--X1L183 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][112]~feeder at MLABCELL_X6_Y13_N18
X1L183 = AMPP_FUNCTION(!D1_acq_data_in_reg[112]);


--X1L185 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][113]~feeder at LABCELL_X4_Y12_N21
X1L185 = AMPP_FUNCTION(!D1_acq_data_in_reg[113]);


--X1L187 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][114]~feeder at MLABCELL_X6_Y10_N0
X1L187 = AMPP_FUNCTION(!D1_acq_data_in_reg[114]);


--X1L189 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][115]~feeder at LABCELL_X2_Y8_N18
X1L189 = AMPP_FUNCTION(!D1_acq_data_in_reg[115]);


--X1L192 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][117]~feeder at MLABCELL_X6_Y10_N33
X1L192 = AMPP_FUNCTION(!D1_acq_data_in_reg[117]);


--X1L195 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]~feeder at LABCELL_X4_Y9_N39
X1L195 = AMPP_FUNCTION(!D1_acq_data_in_reg[119]);


--X1L197 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][120]~feeder at LABCELL_X16_Y10_N42
X1L197 = AMPP_FUNCTION(!D1_acq_data_in_reg[120]);


--X1L200 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][122]~feeder at LABCELL_X16_Y10_N48
X1L200 = AMPP_FUNCTION(!D1_acq_data_in_reg[122]);


--X1L203 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][124]~feeder at LABCELL_X16_Y10_N21
X1L203 = AMPP_FUNCTION(!D1_acq_data_in_reg[124]);


--X1L205 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][125]~feeder at MLABCELL_X8_Y12_N33
X1L205 = AMPP_FUNCTION(!D1_acq_data_in_reg[125]);


--X1L207 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][126]~feeder at MLABCELL_X6_Y10_N39
X1L207 = AMPP_FUNCTION(!D1_acq_data_in_reg[126]);


--X1L210 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][128]~feeder at LABCELL_X11_Y10_N12
X1L210 = AMPP_FUNCTION(!D1_acq_data_in_reg[128]);


--X1L212 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][129]~feeder at LABCELL_X11_Y10_N45
X1L212 = AMPP_FUNCTION(!D1_acq_data_in_reg[129]);


--X1L216 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][132]~feeder at MLABCELL_X15_Y12_N24
X1L216 = AMPP_FUNCTION(!D1_acq_data_in_reg[132]);


--X1L218 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][133]~feeder at LABCELL_X17_Y12_N24
X1L218 = AMPP_FUNCTION(!D1_acq_data_in_reg[133]);


--X1L220 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][134]~feeder at LABCELL_X17_Y12_N33
X1L220 = AMPP_FUNCTION(!D1_acq_data_in_reg[134]);


--X1L222 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][135]~feeder at LABCELL_X17_Y12_N54
X1L222 = AMPP_FUNCTION(!D1_acq_data_in_reg[135]);


--X1L225 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][137]~feeder at MLABCELL_X15_Y10_N0
X1L225 = AMPP_FUNCTION(!D1_acq_data_in_reg[137]);


--X1L227 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][138]~feeder at LABCELL_X16_Y12_N21
X1L227 = AMPP_FUNCTION(!D1_acq_data_in_reg[138]);


--X1L229 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][139]~feeder at LABCELL_X16_Y12_N24
X1L229 = AMPP_FUNCTION(!D1_acq_data_in_reg[139]);


--X1L233 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][142]~feeder at LABCELL_X16_Y15_N24
X1L233 = AMPP_FUNCTION(!D1_acq_data_in_reg[142]);


--X1L235 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][143]~feeder at MLABCELL_X6_Y13_N15
X1L235 = AMPP_FUNCTION(!D1_acq_data_in_reg[143]);


--X1L240 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][147]~feeder at LABCELL_X9_Y13_N45
X1L240 = AMPP_FUNCTION(!D1_acq_data_in_reg[147]);


--X1L243 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][149]~feeder at MLABCELL_X6_Y9_N18
X1L243 = AMPP_FUNCTION(!D1_acq_data_in_reg[149]);


--X1L246 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][151]~feeder at LABCELL_X19_Y5_N21
X1L246 = AMPP_FUNCTION(!D1_acq_data_in_reg[151]);


--X1L248 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][152]~feeder at LABCELL_X19_Y5_N48
X1L248 = AMPP_FUNCTION(!D1_acq_data_in_reg[152]);


--X1L251 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][154]~feeder at LABCELL_X10_Y11_N9
X1L251 = AMPP_FUNCTION(!D1_acq_data_in_reg[154]);


--X1L253 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][155]~feeder at LABCELL_X10_Y11_N0
X1L253 = AMPP_FUNCTION(!D1_acq_data_in_reg[155]);


--X1L256 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][157]~feeder at LABCELL_X4_Y11_N45
X1L256 = AMPP_FUNCTION(!D1_acq_data_in_reg[157]);


--X1L258 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][158]~feeder at LABCELL_X13_Y13_N42
X1L258 = AMPP_FUNCTION(!D1_acq_data_in_reg[158]);


--X1L260 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159]~feeder at LABCELL_X12_Y11_N12
X1L260 = AMPP_FUNCTION(!D1_acq_data_in_reg[159]);


--X1L262 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][160]~feeder at LABCELL_X10_Y7_N42
X1L262 = AMPP_FUNCTION(!D1_acq_data_in_reg[160]);


--X1L266 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][163]~feeder at MLABCELL_X3_Y7_N12
X1L266 = AMPP_FUNCTION(!D1_acq_data_in_reg[163]);


--X1L270 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][166]~feeder at MLABCELL_X6_Y8_N27
X1L270 = AMPP_FUNCTION(!D1_acq_data_in_reg[166]);


--X1L273 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][168]~feeder at MLABCELL_X3_Y7_N3
X1L273 = AMPP_FUNCTION(!D1_acq_data_in_reg[168]);


--X1L275 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][169]~feeder at MLABCELL_X3_Y7_N30
X1L275 = AMPP_FUNCTION(!D1_acq_data_in_reg[169]);


--X1L279 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][172]~feeder at LABCELL_X1_Y8_N21
X1L279 = AMPP_FUNCTION(!D1_acq_data_in_reg[172]);


--X1L281 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][173]~feeder at LABCELL_X1_Y8_N24
X1L281 = AMPP_FUNCTION(!D1_acq_data_in_reg[173]);


--X1L283 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][174]~feeder at MLABCELL_X3_Y8_N18
X1L283 = AMPP_FUNCTION(!D1_acq_data_in_reg[174]);


--X1L285 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][175]~feeder at MLABCELL_X3_Y8_N45
X1L285 = AMPP_FUNCTION(!D1_acq_data_in_reg[175]);


--X1L289 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][178]~feeder at MLABCELL_X15_Y8_N27
X1L289 = AMPP_FUNCTION(!D1_acq_data_in_reg[178]);


--X1L291 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][179]~feeder at LABCELL_X1_Y8_N9
X1L291 = AMPP_FUNCTION(!D1_acq_data_in_reg[179]);


--X1L293 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][180]~feeder at MLABCELL_X3_Y3_N21
X1L293 = AMPP_FUNCTION(!D1_acq_data_in_reg[180]);


--X1L296 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182]~feeder at LABCELL_X11_Y3_N30
X1L296 = AMPP_FUNCTION(!D1_acq_data_in_reg[182]);


--X1L300 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][185]~feeder at LABCELL_X7_Y8_N3
X1L300 = AMPP_FUNCTION(!D1_acq_data_in_reg[185]);


--X1L303 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187]~feeder at MLABCELL_X15_Y2_N51
X1L303 = AMPP_FUNCTION(!D1_acq_data_in_reg[187]);


--X1L305 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][188]~feeder at LABCELL_X10_Y7_N30
X1L305 = AMPP_FUNCTION(!D1_acq_data_in_reg[188]);


--X1L307 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189]~feeder at LABCELL_X4_Y2_N51
X1L307 = AMPP_FUNCTION(!D1_acq_data_in_reg[189]);


--X1L309 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][190]~feeder at LABCELL_X12_Y3_N24
X1L309 = AMPP_FUNCTION(!D1_acq_data_in_reg[190]);


--X1L312 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][192]~feeder at LABCELL_X13_Y9_N33
X1L312 = AMPP_FUNCTION(!D1_acq_data_in_reg[192]);


--X1L317 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][196]~feeder at LABCELL_X12_Y3_N45
X1L317 = AMPP_FUNCTION(!D1_acq_data_in_reg[196]);


--X1L320 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198]~feeder at LABCELL_X11_Y7_N45
X1L320 = AMPP_FUNCTION(!D1_acq_data_in_reg[198]);


--X1L322 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][199]~feeder at LABCELL_X2_Y8_N45
X1L322 = AMPP_FUNCTION(!D1_acq_data_in_reg[199]);


--X1L325 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][201]~feeder at LABCELL_X4_Y11_N54
X1L325 = AMPP_FUNCTION(!D1_acq_data_in_reg[201]);


--X1L327 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][202]~feeder at MLABCELL_X8_Y13_N39
X1L327 = AMPP_FUNCTION(!D1_acq_data_in_reg[202]);


--X1L329 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][203]~feeder at LABCELL_X12_Y12_N45
X1L329 = AMPP_FUNCTION(!D1_acq_data_in_reg[203]);


--X1L331 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][204]~feeder at LABCELL_X16_Y16_N15
X1L331 = AMPP_FUNCTION(!D1_acq_data_in_reg[204]);


--X1L333 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][205]~feeder at LABCELL_X10_Y13_N18
X1L333 = AMPP_FUNCTION(!D1_acq_data_in_reg[205]);


--X1L336 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][207]~feeder at LABCELL_X12_Y12_N54
X1L336 = AMPP_FUNCTION(!D1_acq_data_in_reg[207]);


--X1L338 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][208]~feeder at LABCELL_X4_Y11_N33
X1L338 = AMPP_FUNCTION(!D1_acq_data_in_reg[208]);


--X1L347 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][216]~feeder at LABCELL_X10_Y13_N33
X1L347 = AMPP_FUNCTION(!D1_acq_data_in_reg[216]);


--X1L349 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][217]~feeder at MLABCELL_X6_Y14_N9
X1L349 = AMPP_FUNCTION(!D1_acq_data_in_reg[217]);


--X1L351 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][218]~feeder at LABCELL_X10_Y12_N9
X1L351 = AMPP_FUNCTION(!D1_acq_data_in_reg[218]);


--X1L354 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][220]~feeder at LABCELL_X16_Y9_N30
X1L354 = AMPP_FUNCTION(!D1_acq_data_in_reg[220]);


--X1L356 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][221]~feeder at MLABCELL_X15_Y10_N9
X1L356 = AMPP_FUNCTION(!D1_acq_data_in_reg[221]);


--X1L358 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][222]~feeder at LABCELL_X9_Y12_N0
X1L358 = AMPP_FUNCTION(!D1_acq_data_in_reg[222]);


--X1L360 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][223]~feeder at LABCELL_X9_Y12_N33
X1L360 = AMPP_FUNCTION(!D1_acq_data_in_reg[223]);


--X1L362 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][224]~feeder at LABCELL_X11_Y8_N27
X1L362 = AMPP_FUNCTION(!D1_acq_data_in_reg[224]);


--X1L364 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][225]~feeder at LABCELL_X18_Y10_N9
X1L364 = AMPP_FUNCTION(!D1_acq_data_in_reg[225]);


--X1L366 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][226]~feeder at LABCELL_X10_Y13_N42
X1L366 = AMPP_FUNCTION(!D1_acq_data_in_reg[226]);


--X1L368 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][227]~feeder at MLABCELL_X15_Y11_N15
X1L368 = AMPP_FUNCTION(!D1_acq_data_in_reg[227]);


--X1L370 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][228]~feeder at LABCELL_X16_Y15_N39
X1L370 = AMPP_FUNCTION(!D1_acq_data_in_reg[228]);


--X1L374 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][231]~feeder at LABCELL_X7_Y8_N21
X1L374 = AMPP_FUNCTION(!D1_acq_data_in_reg[231]);


--X1L376 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][232]~feeder at LABCELL_X16_Y15_N48
X1L376 = AMPP_FUNCTION(!D1_acq_data_in_reg[232]);


--X1L378 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][233]~feeder at LABCELL_X16_Y13_N42
X1L378 = AMPP_FUNCTION(!D1_acq_data_in_reg[233]);


--X1L380 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][234]~feeder at LABCELL_X9_Y11_N18
X1L380 = AMPP_FUNCTION(!D1_acq_data_in_reg[234]);


--X1L383 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][236]~feeder at LABCELL_X16_Y13_N33
X1L383 = AMPP_FUNCTION(!D1_acq_data_in_reg[236]);


--X1L386 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][238]~feeder at MLABCELL_X6_Y9_N33
X1L386 = AMPP_FUNCTION(!D1_acq_data_in_reg[238]);


--X1L388 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][239]~feeder at LABCELL_X12_Y13_N30
X1L388 = AMPP_FUNCTION(!D1_acq_data_in_reg[239]);


--X1L390 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240]~feeder at MLABCELL_X6_Y9_N0
X1L390 = AMPP_FUNCTION(!D1_acq_data_in_reg[240]);


--X1L392 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][241]~feeder at MLABCELL_X8_Y12_N9
X1L392 = AMPP_FUNCTION(!D1_acq_data_in_reg[241]);


--X1L394 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][242]~feeder at MLABCELL_X6_Y11_N24
X1L394 = AMPP_FUNCTION(!D1_acq_data_in_reg[242]);


--X1L398 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245]~feeder at LABCELL_X4_Y9_N0
X1L398 = AMPP_FUNCTION(!D1_acq_data_in_reg[245]);


--X1L401 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][247]~feeder at LABCELL_X4_Y9_N33
X1L401 = AMPP_FUNCTION(!D1_acq_data_in_reg[247]);


--X1L405 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][250]~feeder at MLABCELL_X6_Y8_N15
X1L405 = AMPP_FUNCTION(!D1_acq_data_in_reg[250]);


--X1L409 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][253]~feeder at LABCELL_X13_Y9_N12
X1L409 = AMPP_FUNCTION(!D1_acq_data_in_reg[253]);


--X1L411 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][254]~feeder at LABCELL_X10_Y7_N57
X1L411 = AMPP_FUNCTION(!D1_acq_data_in_reg[254]);


--X1L415 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][257]~feeder at LABCELL_X16_Y13_N48
X1L415 = AMPP_FUNCTION(!D1_acq_data_in_reg[257]);


--X1L419 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][260]~feeder at LABCELL_X13_Y10_N27
X1L419 = AMPP_FUNCTION(!D1_acq_data_in_reg[260]);


--X1L422 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][262]~feeder at MLABCELL_X15_Y11_N18
X1L422 = AMPP_FUNCTION(!D1_acq_data_in_reg[262]);


--X1L424 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][263]~feeder at LABCELL_X13_Y14_N12
X1L424 = AMPP_FUNCTION(!D1_acq_data_in_reg[263]);


--X1L430 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][268]~feeder at LABCELL_X13_Y13_N27
X1L430 = AMPP_FUNCTION(!D1_acq_data_in_reg[268]);


--X1L432 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][269]~feeder at LABCELL_X13_Y13_N33
X1L432 = AMPP_FUNCTION(!D1_acq_data_in_reg[269]);


--X1L437 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][273]~feeder at LABCELL_X23_Y14_N15
X1L437 = AMPP_FUNCTION(!D1_acq_data_in_reg[273]);


--X1L439 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][274]~feeder at LABCELL_X23_Y14_N42
X1L439 = AMPP_FUNCTION(!D1_acq_data_in_reg[274]);


--X1L441 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][275]~feeder at MLABCELL_X25_Y17_N15
X1L441 = AMPP_FUNCTION(!D1_acq_data_in_reg[275]);


--X1L444 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][277]~feeder at LABCELL_X27_Y16_N21
X1L444 = AMPP_FUNCTION(!D1_acq_data_in_reg[277]);


--X1L446 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][278]~feeder at MLABCELL_X21_Y18_N51
X1L446 = AMPP_FUNCTION(!D1_acq_data_in_reg[278]);


--X1L448 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][279]~feeder at MLABCELL_X21_Y18_N33
X1L448 = AMPP_FUNCTION(!D1_acq_data_in_reg[279]);


--X1L452 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][282]~feeder at MLABCELL_X25_Y17_N0
X1L452 = AMPP_FUNCTION(!D1_acq_data_in_reg[282]);


--X1L454 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][283]~feeder at LABCELL_X22_Y14_N33
X1L454 = AMPP_FUNCTION(!D1_acq_data_in_reg[283]);


--X1L456 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][284]~feeder at MLABCELL_X25_Y17_N33
X1L456 = AMPP_FUNCTION(!D1_acq_data_in_reg[284]);


--X1L458 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][285]~feeder at LABCELL_X27_Y15_N51
X1L458 = AMPP_FUNCTION(!D1_acq_data_in_reg[285]);


--X1L462 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][288]~feeder at LABCELL_X27_Y15_N30
X1L462 = AMPP_FUNCTION(!D1_acq_data_in_reg[288]);


--X1L466 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][291]~feeder at LABCELL_X23_Y12_N15
X1L466 = AMPP_FUNCTION(!D1_acq_data_in_reg[291]);


--X1L468 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][292]~feeder at LABCELL_X27_Y16_N6
X1L468 = AMPP_FUNCTION(!D1_acq_data_in_reg[292]);


--X1L470 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][293]~feeder at LABCELL_X27_Y16_N12
X1L470 = AMPP_FUNCTION(!D1_acq_data_in_reg[293]);


--X1L474 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][296]~feeder at LABCELL_X13_Y16_N9
X1L474 = AMPP_FUNCTION(!D1_acq_data_in_reg[296]);


--X1L476 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][297]~feeder at LABCELL_X24_Y14_N57
X1L476 = AMPP_FUNCTION(!D1_acq_data_in_reg[297]);


--X1L478 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][298]~feeder at MLABCELL_X25_Y14_N0
X1L478 = AMPP_FUNCTION(!D1_acq_data_in_reg[298]);


--X1L483 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][302]~feeder at MLABCELL_X25_Y14_N3
X1L483 = AMPP_FUNCTION(!D1_acq_data_in_reg[302]);


--X1L486 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][304]~feeder at MLABCELL_X25_Y14_N51
X1L486 = AMPP_FUNCTION(!D1_acq_data_in_reg[304]);


--X1L488 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][305]~feeder at LABCELL_X18_Y14_N0
X1L488 = AMPP_FUNCTION(!D1_acq_data_in_reg[305]);


--X1L494 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][310]~feeder at LABCELL_X18_Y13_N45
X1L494 = AMPP_FUNCTION(!D1_acq_data_in_reg[310]);


--X1L496 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][311]~feeder at LABCELL_X18_Y13_N33
X1L496 = AMPP_FUNCTION(!D1_acq_data_in_reg[311]);


--X1L498 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][312]~feeder at LABCELL_X18_Y14_N24
X1L498 = AMPP_FUNCTION(!D1_acq_data_in_reg[312]);


--X1L502 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][315]~feeder at LABCELL_X16_Y16_N9
X1L502 = AMPP_FUNCTION(!D1_acq_data_in_reg[315]);


--X1L504 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][316]~feeder at LABCELL_X16_Y16_N18
X1L504 = AMPP_FUNCTION(!D1_acq_data_in_reg[316]);


--X1L506 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][317]~feeder at LABCELL_X18_Y18_N36
X1L506 = AMPP_FUNCTION(!D1_acq_data_in_reg[317]);


--X1L508 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][318]~feeder at LABCELL_X17_Y18_N57
X1L508 = AMPP_FUNCTION(!D1_acq_data_in_reg[318]);


--X1L510 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][319]~feeder at LABCELL_X18_Y18_N33
X1L510 = AMPP_FUNCTION(!D1_acq_data_in_reg[319]);


--X1L512 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][320]~feeder at LABCELL_X18_Y18_N51
X1L512 = AMPP_FUNCTION(!D1_acq_data_in_reg[320]);


--X1L516 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][323]~feeder at LABCELL_X23_Y12_N54
X1L516 = AMPP_FUNCTION(!D1_acq_data_in_reg[323]);


--X1L519 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][325]~feeder at MLABCELL_X25_Y15_N0
X1L519 = AMPP_FUNCTION(!D1_acq_data_in_reg[325]);


--X1L522 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][327]~feeder at LABCELL_X27_Y16_N45
X1L522 = AMPP_FUNCTION(!D1_acq_data_in_reg[327]);


--X1L525 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][329]~feeder at MLABCELL_X21_Y16_N33
X1L525 = AMPP_FUNCTION(!D1_acq_data_in_reg[329]);


--X1L527 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][330]~feeder at MLABCELL_X25_Y15_N12
X1L527 = AMPP_FUNCTION(!D1_acq_data_in_reg[330]);


--X1L529 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][331]~feeder at MLABCELL_X25_Y17_N42
X1L529 = AMPP_FUNCTION(!D1_acq_data_in_reg[331]);


--X1L531 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][332]~feeder at MLABCELL_X21_Y13_N36
X1L531 = AMPP_FUNCTION(!D1_acq_data_in_reg[332]);


--X1L533 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][333]~feeder at MLABCELL_X25_Y15_N45
X1L533 = AMPP_FUNCTION(!D1_acq_data_in_reg[333]);


--X1L536 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][335]~feeder at LABCELL_X27_Y15_N54
X1L536 = AMPP_FUNCTION(!D1_acq_data_in_reg[335]);


--X1L539 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][337]~feeder at LABCELL_X24_Y17_N9
X1L539 = AMPP_FUNCTION(!D1_acq_data_in_reg[337]);


--X1L541 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][338]~feeder at LABCELL_X27_Y15_N45
X1L541 = AMPP_FUNCTION(!D1_acq_data_in_reg[338]);


--X1L543 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][339]~feeder at MLABCELL_X21_Y3_N36
X1L543 = AMPP_FUNCTION(!D1_acq_data_in_reg[339]);


--X1L545 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][340]~feeder at MLABCELL_X21_Y3_N9
X1L545 = AMPP_FUNCTION(!D1_acq_data_in_reg[340]);


--X1L2370 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed~feeder at MLABCELL_X8_Y6_N24
X1L2370 = AMPP_FUNCTION(!EB1_\buffer_manager:is_buffer_wrapped);


--DB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at LABCELL_X12_Y9_N21
DB1L8 = AMPP_FUNCTION(!DB3_dffs[0]);


--EB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done~feeder at LABCELL_X7_Y7_N39
EB1L4 = AMPP_FUNCTION(!EB1L184);


--X1L2332 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]~feeder at LABCELL_X13_Y6_N39
X1L2332 = AMPP_FUNCTION(!EB1_\buffer_manager:base_address[0]);


--EB1L198 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder at MLABCELL_X6_Y7_N33
EB1L198 = AMPP_FUNCTION(!EB1L197);


--Z1L70 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder at LABCELL_X13_Y6_N0
Z1L70 = AMPP_FUNCTION(!Z1_cells[1][0]);


--DB4L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]~feeder at LABCELL_X7_Y9_N6
DB4L16 = AMPP_FUNCTION(!DB1_dffs[0]);


--DB4L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]~feeder at LABCELL_X7_Y9_N3
DB4L5 = AMPP_FUNCTION(!DB4_dffs[3]);


--Z1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder at MLABCELL_X8_Y6_N0
Z1L3 = AMPP_FUNCTION(!X1_segment_wrapped_delayed);


--Z1L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder at LABCELL_X11_Y6_N24
Z1L72 = AMPP_FUNCTION(!Z1_cells[1][1]);


--DB2L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]~feeder at LABCELL_X12_Y9_N39
DB2L7 = AMPP_FUNCTION(!DB2_dffs[4]);


--DB2L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]~feeder at LABCELL_X12_Y9_N36
DB2L9 = AMPP_FUNCTION(!DB2_dffs[5]);


--DB3L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]~feeder at LABCELL_X12_Y9_N27
DB3L18 = AMPP_FUNCTION(!DB2_dffs[0]);


--DB2L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]~feeder at LABCELL_X19_Y10_N21
DB2L4 = AMPP_FUNCTION(!DB2_dffs[2]);


--DB3L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]~feeder at LABCELL_X12_Y9_N24
DB3L4 = AMPP_FUNCTION(!DB3_dffs[2]);


--DB4L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]~feeder at LABCELL_X7_Y9_N18
DB4L10 = AMPP_FUNCTION(!DB4_dffs[6]);


--DB4L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]~feeder at LABCELL_X7_Y9_N21
DB4L12 = AMPP_FUNCTION(!DB4_dffs[7]);


--DB4L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]~feeder at LABCELL_X7_Y9_N12
DB4L7 = AMPP_FUNCTION(!DB4_dffs[4]);


--Z1L74 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder at LABCELL_X11_Y6_N18
Z1L74 = AMPP_FUNCTION(!Z1_cells[1][2]);


--DB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]~feeder at LABCELL_X12_Y9_N54
DB1L4 = AMPP_FUNCTION(!DB1_dffs[2]);


--Z1L37 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder at LABCELL_X9_Y6_N9
Z1L37 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[1]);


--Z1L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder at LABCELL_X11_Y6_N21
Z1L76 = AMPP_FUNCTION(!Z1_cells[1][3]);


--DB1L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]~feeder at LABCELL_X12_Y9_N18
DB1L6 = AMPP_FUNCTION(!DB1_dffs[3]);


--DB3L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at LABCELL_X12_Y9_N12
DB3L7 = AMPP_FUNCTION(!DB3_dffs[4]);


--Z1L39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder at LABCELL_X9_Y6_N18
Z1L39 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[2]);


--Z1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder at LABCELL_X10_Y6_N18
Z1L7 = AMPP_FUNCTION(!X1L2339Q);


--Z1L78 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder at LABCELL_X11_Y6_N51
Z1L78 = AMPP_FUNCTION(!Z1_cells[1][4]);


--DB3L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]~feeder at LABCELL_X12_Y9_N15
DB3L9 = AMPP_FUNCTION(!DB3_dffs[5]);


--Z1L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder at LABCELL_X10_Y6_N21
Z1L9 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[3]);


--Z1L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder at LABCELL_X11_Y6_N54
Z1L80 = AMPP_FUNCTION(!Z1_cells[1][5]);


--DB3L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]~feeder at LABCELL_X12_Y9_N6
DB3L11 = AMPP_FUNCTION(!DB3_dffs[6]);


--Z1L42 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder at LABCELL_X9_Y6_N42
Z1L42 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[4]);


--Z1L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder at LABCELL_X10_Y6_N3
Z1L11 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[4]);


--Z1L82 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder at LABCELL_X11_Y6_N0
Z1L82 = AMPP_FUNCTION(!Z1_cells[1][6]);


--Z1L84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder at LABCELL_X11_Y6_N3
Z1L84 = AMPP_FUNCTION(!Z1_cells[1][7]);


--DB3L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]~feeder at LABCELL_X12_Y9_N48
DB3L14 = AMPP_FUNCTION(!DB3_dffs[8]);


--Z1L45 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder at LABCELL_X9_Y6_N54
Z1L45 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[6]);


--Z1L86 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder at LABCELL_X11_Y6_N6
Z1L86 = AMPP_FUNCTION(!Z1_cells[1][8]);


--DB3L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]~feeder at LABCELL_X12_Y9_N51
DB3L16 = AMPP_FUNCTION(!DB3_dffs[9]);


--Z1L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder at LABCELL_X10_Y6_N12
Z1L15 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[7]);


--Z1L88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder at LABCELL_X11_Y6_N9
Z1L88 = AMPP_FUNCTION(!Z1_cells[1][9]);


--Z1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder at LABCELL_X9_Y6_N30
Z1L48 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[8]);


--Z1L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder at LABCELL_X10_Y6_N24
Z1L17 = AMPP_FUNCTION(!X1L2351Q);


--Z1L90 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder at LABCELL_X11_Y6_N12
Z1L90 = AMPP_FUNCTION(!Z1_cells[1][10]);


--Z1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder at LABCELL_X10_Y6_N0
Z1L19 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[9]);


--Z1L50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder at LABCELL_X9_Y6_N33
Z1L50 = AMPP_FUNCTION(!X1_last_trigger_address_delayed[9]);


--Z1L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder at LABCELL_X11_Y6_N15
Z1L92 = AMPP_FUNCTION(!Z1_cells[1][11]);


--Z1L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder at LABCELL_X11_Y6_N36
Z1L52 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[0]);


--Z1L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder at LABCELL_X10_Y6_N15
Z1L21 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[0]);


--Z1L94 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder at LABCELL_X11_Y6_N42
Z1L94 = AMPP_FUNCTION(!Z1_cells[1][12]);


--Z1L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder at LABCELL_X11_Y6_N45
Z1L96 = AMPP_FUNCTION(!Z1_cells[1][13]);


--Z1L98 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder at LABCELL_X11_Y6_N48
Z1L98 = AMPP_FUNCTION(!Z1_cells[1][14]);


--Z1L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder at LABCELL_X10_Y6_N42
Z1L25 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[3]);


--Z1L56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder at LABCELL_X11_Y6_N33
Z1L56 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[3]);


--Z1L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder at LABCELL_X13_Y6_N6
Z1L100 = AMPP_FUNCTION(!Z1_cells[1][15]);


--Z1L58 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder at LABCELL_X13_Y6_N30
Z1L58 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[4]);


--Z1L102 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder at LABCELL_X13_Y6_N48
Z1L102 = AMPP_FUNCTION(!Z1_cells[1][16]);


--Z1L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder at LABCELL_X13_Y6_N33
Z1L60 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[5]);


--Z1L104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder at LABCELL_X13_Y6_N45
Z1L104 = AMPP_FUNCTION(!Z1_cells[1][17]);


--Z1L106 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder at LABCELL_X13_Y6_N12
Z1L106 = AMPP_FUNCTION(!Z1_cells[1][18]);


--Z1L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder at LABCELL_X13_Y6_N21
Z1L108 = AMPP_FUNCTION(!Z1_cells[1][19]);


--Z1L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder at LABCELL_X13_Y6_N54
Z1L64 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[8]);


--Z1L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder at LABCELL_X10_Y6_N45
Z1L31 = AMPP_FUNCTION(!X1_buffer_write_address_delayed[8]);


--Z1L110 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder at LABCELL_X11_Y6_N27
Z1L110 = AMPP_FUNCTION(!Z1_cells[1][20]);


--X1L1625 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder at LABCELL_X19_Y10_N6
X1L1625 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][0]);


--X1L1098 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder at LABCELL_X19_Y10_N15
X1L1098 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][0]);


--X1L1100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder at MLABCELL_X15_Y7_N36
X1L1100 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][1]);


--X1L549 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder at MLABCELL_X15_Y7_N33
X1L549 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][1]);


--X1L1102 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder at LABCELL_X19_Y9_N27
X1L1102 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][2]);


--X1L1629 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder at LABCELL_X19_Y9_N21
X1L1629 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][3]);


--X1L551 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder at LABCELL_X19_Y9_N24
X1L551 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][2]);


--X1L1104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder at LABCELL_X19_Y9_N18
X1L1104 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][3]);


--X1L1631 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder at LABCELL_X17_Y8_N48
X1L1631 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][4]);


--X1L1633 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder at MLABCELL_X15_Y8_N36
X1L1633 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][5]);


--X1L1636 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder at LABCELL_X12_Y8_N54
X1L1636 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][7]);


--X1L556 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder at LABCELL_X17_Y8_N21
X1L556 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][6]);


--X1L1638 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder at LABCELL_X23_Y12_N48
X1L1638 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][8]);


--X1L558 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder at LABCELL_X12_Y8_N36
X1L558 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][7]);


--X1L560 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder at LABCELL_X23_Y12_N36
X1L560 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][8]);


--X1L1111 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder at LABCELL_X16_Y8_N27
X1L1111 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][9]);


--X1L1641 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder at LABCELL_X16_Y8_N57
X1L1641 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][10]);


--X1L562 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder at LABCELL_X16_Y8_N24
X1L562 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][9]);


--X1L564 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder at LABCELL_X16_Y8_N21
X1L564 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][10]);


--X1L1114 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder at LABCELL_X12_Y8_N9
X1L1114 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][11]);


--X1L1644 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder at LABCELL_X16_Y8_N51
X1L1644 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][12]);


--X1L566 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder at LABCELL_X12_Y8_N30
X1L566 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][11]);


--X1L1116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder at LABCELL_X16_Y8_N48
X1L1116 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][12]);


--X1L568 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder at LABCELL_X16_Y8_N33
X1L568 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][12]);


--X1L1119 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder at LABCELL_X17_Y8_N0
X1L1119 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][14]);


--X1L1648 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder at LABCELL_X17_Y8_N42
X1L1648 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][15]);


--X1L571 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder at LABCELL_X17_Y8_N33
X1L571 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][14]);


--X1L1121 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder at LABCELL_X17_Y8_N9
X1L1121 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][15]);


--X1L1123 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder at LABCELL_X16_Y8_N0
X1L1123 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][16]);


--X1L574 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder at LABCELL_X16_Y8_N9
X1L574 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][16]);


--X1L1652 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder at MLABCELL_X15_Y6_N15
X1L1652 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][18]);


--X1L1127 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder at LABCELL_X12_Y11_N27
X1L1127 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][19]);


--X1L1655 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder at MLABCELL_X15_Y9_N12
X1L1655 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][20]);


--X1L578 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder at LABCELL_X12_Y11_N24
X1L578 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][19]);


--X1L1657 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder at MLABCELL_X15_Y9_N51
X1L1657 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][21]);


--X1L580 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder at MLABCELL_X15_Y9_N36
X1L580 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][20]);


--X1L1131 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder at MLABCELL_X15_Y9_N54
X1L1131 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][22]);


--X1L583 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder at MLABCELL_X15_Y9_N3
X1L583 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][22]);


--X1L1133 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder at MLABCELL_X15_Y9_N39
X1L1133 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][23]);


--X1L1661 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder at MLABCELL_X15_Y10_N42
X1L1661 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][24]);


--X1L1135 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder at MLABCELL_X15_Y10_N39
X1L1135 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][24]);


--X1L1663 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder at LABCELL_X13_Y14_N6
X1L1663 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][25]);


--X1L586 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder at MLABCELL_X15_Y10_N27
X1L586 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][24]);


--X1L588 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder at LABCELL_X13_Y14_N36
X1L588 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][25]);


--X1L1666 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder at LABCELL_X10_Y5_N0
X1L1666 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][27]);


--X1L1139 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder at LABCELL_X10_Y5_N51
X1L1139 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][27]);


--X1L1668 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder at LABCELL_X16_Y9_N54
X1L1668 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][28]);


--X1L591 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder at LABCELL_X10_Y5_N48
X1L591 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][27]);


--X1L1670 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder at LABCELL_X12_Y8_N39
X1L1670 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][29]);


--X1L593 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder at LABCELL_X16_Y9_N27
X1L593 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][28]);


--X1L1672 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder at LABCELL_X16_Y6_N9
X1L1672 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][30]);


--X1L1143 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder at LABCELL_X16_Y6_N6
X1L1143 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][30]);


--X1L1674 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder at LABCELL_X16_Y6_N36
X1L1674 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][31]);


--X1L596 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder at LABCELL_X16_Y6_N15
X1L596 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][30]);


--X1L1145 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder at LABCELL_X16_Y6_N33
X1L1145 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][31]);


--X1L1676 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder at LABCELL_X11_Y4_N0
X1L1676 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][32]);


--X1L598 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder at LABCELL_X16_Y6_N30
X1L598 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][31]);


--X1L1147 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder at LABCELL_X11_Y4_N51
X1L1147 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][32]);


--X1L1678 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder at LABCELL_X13_Y8_N15
X1L1678 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][33]);


--X1L600 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder at LABCELL_X11_Y4_N48
X1L600 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][32]);


--X1L1149 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder at LABCELL_X13_Y8_N12
X1L1149 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][33]);


--X1L602 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder at LABCELL_X13_Y8_N33
X1L602 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][33]);


--X1L1681 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder at LABCELL_X11_Y4_N42
X1L1681 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][35]);


--X1L1152 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder at LABCELL_X11_Y4_N33
X1L1152 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][35]);


--X1L606 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder at LABCELL_X13_Y8_N0
X1L606 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][36]);


--X1L1685 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder at LABCELL_X1_Y6_N51
X1L1685 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][38]);


--X1L608 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder at LABCELL_X13_Y8_N51
X1L608 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][37]);


--X1L1688 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder at MLABCELL_X8_Y8_N51
X1L1688 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][40]);


--X1L611 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder at LABCELL_X1_Y6_N36
X1L611 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][39]);


--X1L1158 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder at MLABCELL_X8_Y8_N48
X1L1158 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][40]);


--X1L1690 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder at LABCELL_X10_Y5_N21
X1L1690 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][41]);


--X1L613 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder at MLABCELL_X8_Y8_N33
X1L613 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][40]);


--X1L1692 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder at LABCELL_X11_Y8_N3
X1L1692 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][42]);


--X1L615 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder at LABCELL_X10_Y5_N27
X1L615 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][41]);


--X1L1161 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder at LABCELL_X11_Y8_N6
X1L1161 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][42]);


--X1L617 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder at LABCELL_X11_Y8_N9
X1L617 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][42]);


--X1L1163 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder at MLABCELL_X8_Y8_N27
X1L1163 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][43]);


--X1L1696 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder at LABCELL_X11_Y8_N12
X1L1696 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][45]);


--X1L620 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder at LABCELL_X18_Y9_N54
X1L620 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][44]);


--X1L1698 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder at LABCELL_X18_Y9_N51
X1L1698 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][46]);


--X1L622 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder at LABCELL_X12_Y8_N57
X1L622 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][45]);


--X1L1700 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder at MLABCELL_X8_Y8_N0
X1L1700 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][47]);


--X1L1168 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder at MLABCELL_X8_Y8_N9
X1L1168 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][47]);


--X1L1702 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder at LABCELL_X10_Y5_N12
X1L1702 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][48]);


--X1L625 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder at MLABCELL_X8_Y8_N6
X1L625 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][47]);


--X1L1704 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder at LABCELL_X12_Y8_N51
X1L1704 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][49]);


--X1L627 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder at LABCELL_X10_Y5_N45
X1L627 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][48]);


--X1L1706 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder at MLABCELL_X15_Y2_N30
X1L1706 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][50]);


--X1L629 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder at LABCELL_X12_Y8_N21
X1L629 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][49]);


--X1L1172 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder at MLABCELL_X15_Y2_N39
X1L1172 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][50]);


--X1L1708 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder at LABCELL_X1_Y6_N9
X1L1708 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][51]);


--X1L631 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder at MLABCELL_X15_Y2_N12
X1L631 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][50]);


--X1L1174 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder at LABCELL_X1_Y6_N6
X1L1174 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][51]);


--X1L1710 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder at LABCELL_X4_Y2_N9
X1L1710 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][52]);


--X1L633 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder at LABCELL_X1_Y6_N27
X1L633 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][51]);


--X1L1176 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder at LABCELL_X4_Y2_N6
X1L1176 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][52]);


--X1L1712 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder at LABCELL_X2_Y8_N24
X1L1712 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][53]);


--X1L1179 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder at LABCELL_X12_Y9_N3
X1L1179 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][54]);


--X1L1715 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder at LABCELL_X4_Y4_N6
X1L1715 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][55]);


--X1L637 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder at LABCELL_X12_Y9_N30
X1L637 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][54]);


--X1L1181 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder at LABCELL_X4_Y4_N9
X1L1181 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][55]);


--X1L639 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder at LABCELL_X4_Y4_N48
X1L639 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][55]);


--X1L1719 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder at LABCELL_X4_Y4_N51
X1L1719 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][58]);


--X1L642 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder at LABCELL_X16_Y6_N45
X1L642 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][57]);


--X1L1185 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder at LABCELL_X4_Y4_N30
X1L1185 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][58]);


--X1L644 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder at LABCELL_X4_Y4_N33
X1L644 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][58]);


--X1L1722 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder at LABCELL_X9_Y7_N39
X1L1722 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][60]);


--X1L647 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder at LABCELL_X9_Y7_N36
X1L647 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][60]);


--X1L1725 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder at LABCELL_X4_Y2_N33
X1L1725 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][62]);


--X1L649 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder at LABCELL_X12_Y3_N21
X1L649 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][61]);


--X1L1190 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder at LABCELL_X4_Y2_N30
X1L1190 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][62]);


--X1L1727 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder at MLABCELL_X15_Y2_N45
X1L1727 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][63]);


--X1L651 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder at LABCELL_X4_Y2_N15
X1L651 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][62]);


--X1L1193 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder at LABCELL_X4_Y4_N27
X1L1193 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][64]);


--X1L1195 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]~feeder at LABCELL_X4_Y2_N57
X1L1195 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][65]);


--X1L656 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder at LABCELL_X13_Y9_N45
X1L656 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][66]);


--X1L1734 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder at LABCELL_X2_Y2_N51
X1L1734 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][69]);


--X1L1201 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder at MLABCELL_X15_Y3_N45
X1L1201 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][70]);


--X1L1203 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder at MLABCELL_X15_Y3_N21
X1L1203 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][71]);


--X1L1738 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]~feeder at MLABCELL_X15_Y3_N15
X1L1738 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][72]);


--X1L1205 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72]~feeder at MLABCELL_X15_Y3_N12
X1L1205 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][72]);


--X1L663 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder at MLABCELL_X15_Y3_N33
X1L663 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][72]);


--X1L1741 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]~feeder at LABCELL_X4_Y4_N45
X1L1741 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][74]);


--X1L665 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder at LABCELL_X11_Y3_N21
X1L665 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][73]);


--X1L1208 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder at LABCELL_X4_Y4_N42
X1L1208 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][74]);


--X1L1743 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]~feeder at LABCELL_X11_Y3_N12
X1L1743 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][75]);


--X1L1746 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]~feeder at LABCELL_X13_Y4_N15
X1L1746 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][77]);


--X1L669 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]~feeder at LABCELL_X11_Y3_N45
X1L669 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][76]);


--X1L671 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][77]~feeder at LABCELL_X13_Y4_N51
X1L671 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][77]);


--X1L673 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][78]~feeder at LABCELL_X13_Y4_N54
X1L673 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][78]);


--X1L1751 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]~feeder at MLABCELL_X8_Y13_N45
X1L1751 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][81]);


--X1L676 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][80]~feeder at LABCELL_X12_Y13_N3
X1L676 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][80]);


--X1L678 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder at MLABCELL_X8_Y13_N27
X1L678 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][81]);


--X1L1217 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][82]~feeder at LABCELL_X9_Y12_N51
X1L1217 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][82]);


--X1L1754 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]~feeder at LABCELL_X10_Y12_N51
X1L1754 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][83]);


--X1L680 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][82]~feeder at LABCELL_X9_Y12_N48
X1L680 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][82]);


--X1L1756 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]~feeder at LABCELL_X9_Y12_N21
X1L1756 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][84]);


--X1L682 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]~feeder at LABCELL_X10_Y12_N45
X1L682 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][83]);


--X1L1220 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][84]~feeder at LABCELL_X9_Y12_N18
X1L1220 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][84]);


--X1L1758 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]~feeder at LABCELL_X10_Y12_N0
X1L1758 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][85]);


--X1L684 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]~feeder at LABCELL_X9_Y12_N15
X1L684 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][84]);


--X1L1222 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][85]~feeder at LABCELL_X10_Y12_N15
X1L1222 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][85]);


--X1L1760 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]~feeder at LABCELL_X10_Y12_N21
X1L1760 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][86]);


--X1L686 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]~feeder at LABCELL_X10_Y12_N12
X1L686 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][85]);


--X1L1762 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]~feeder at MLABCELL_X6_Y14_N27
X1L1762 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][87]);


--X1L689 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87]~feeder at MLABCELL_X6_Y14_N21
X1L689 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][87]);


--X1L1765 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]~feeder at MLABCELL_X6_Y14_N33
X1L1765 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][89]);


--X1L1227 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]~feeder at MLABCELL_X6_Y14_N30
X1L1227 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][89]);


--X1L692 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][89]~feeder at MLABCELL_X6_Y14_N51
X1L692 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][89]);


--X1L1229 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][90]~feeder at MLABCELL_X6_Y11_N0
X1L1229 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][90]);


--X1L694 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][90]~feeder at MLABCELL_X6_Y11_N9
X1L694 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][90]);


--X1L1769 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]~feeder at LABCELL_X4_Y12_N51
X1L1769 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][92]);


--X1L696 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]~feeder at LABCELL_X12_Y12_N21
X1L696 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][91]);


--X1L1232 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][92]~feeder at LABCELL_X4_Y12_N48
X1L1232 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][92]);


--X1L1771 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]~feeder at MLABCELL_X8_Y13_N33
X1L1771 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][93]);


--X1L1773 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]~feeder at LABCELL_X17_Y10_N36
X1L1773 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][94]);


--X1L699 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]~feeder at MLABCELL_X8_Y13_N51
X1L699 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][93]);


--X1L1235 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][94]~feeder at LABCELL_X17_Y10_N30
X1L1235 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][94]);


--X1L701 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][94]~feeder at LABCELL_X17_Y10_N15
X1L701 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][94]);


--X1L1238 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][96]~feeder at MLABCELL_X6_Y11_N51
X1L1238 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][96]);


--X1L705 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][97]~feeder at MLABCELL_X15_Y13_N57
X1L705 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][97]);


--X1L1241 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98]~feeder at MLABCELL_X15_Y13_N0
X1L1241 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][98]);


--X1L1779 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]~feeder at MLABCELL_X15_Y13_N42
X1L1779 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][99]);


--X1L707 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98]~feeder at MLABCELL_X15_Y13_N51
X1L707 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][98]);


--X1L1243 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][99]~feeder at MLABCELL_X15_Y13_N33
X1L1243 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][99]);


--X1L1781 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]~feeder at MLABCELL_X15_Y9_N18
X1L1781 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][100]);


--X1L1245 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][100]~feeder at MLABCELL_X15_Y9_N57
X1L1245 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][100]);


--X1L1783 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]~feeder at LABCELL_X16_Y9_N45
X1L1783 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][101]);


--X1L1247 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][101]~feeder at LABCELL_X16_Y9_N42
X1L1247 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][101]);


--X1L1785 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]~feeder at MLABCELL_X15_Y11_N9
X1L1785 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][102]);


--X1L711 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][101]~feeder at LABCELL_X16_Y9_N15
X1L711 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][101]);


--X1L1249 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][102]~feeder at MLABCELL_X15_Y11_N6
X1L1249 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][102]);


--X1L713 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][102]~feeder at MLABCELL_X15_Y11_N51
X1L713 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][102]);


--X1L1251 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][103]~feeder at LABCELL_X16_Y9_N21
X1L1251 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][103]);


--X1L715 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][103]~feeder at LABCELL_X16_Y9_N18
X1L715 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][103]);


--X1L717 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]~feeder at MLABCELL_X15_Y6_N0
X1L717 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][104]);


--X1L1254 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][105]~feeder at MLABCELL_X15_Y10_N54
X1L1254 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][105]);


--X1L1256 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][106]~feeder at MLABCELL_X15_Y6_N21
X1L1256 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][106]);


--X1L721 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][107]~feeder at MLABCELL_X15_Y6_N45
X1L721 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][107]);


--X1L1259 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108]~feeder at LABCELL_X11_Y8_N21
X1L1259 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][108]);


--X1L723 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]~feeder at LABCELL_X11_Y8_N18
X1L723 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][108]);


--X1L1794 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]~feeder at LABCELL_X13_Y10_N18
X1L1794 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][110]);


--X1L1262 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][110]~feeder at LABCELL_X13_Y10_N15
X1L1262 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][110]);


--X1L1796 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]~feeder at MLABCELL_X6_Y13_N51
X1L1796 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][111]);


--X1L726 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110]~feeder at LABCELL_X13_Y10_N48
X1L726 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][110]);


--X1L1798 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]~feeder at MLABCELL_X6_Y13_N45
X1L1798 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][112]);


--X1L1800 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]~feeder at LABCELL_X4_Y12_N24
X1L1800 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][113]);


--X1L729 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][112]~feeder at MLABCELL_X6_Y13_N21
X1L729 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][112]);


--X1L1802 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]~feeder at MLABCELL_X6_Y10_N9
X1L1802 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][114]);


--X1L1804 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]~feeder at LABCELL_X2_Y8_N15
X1L1804 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][115]);


--X1L1268 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][115]~feeder at LABCELL_X2_Y8_N12
X1L1268 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][115]);


--X1L1806 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]~feeder at LABCELL_X1_Y6_N12
X1L1806 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][116]);


--X1L733 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][115]~feeder at LABCELL_X2_Y8_N21
X1L733 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][115]);


--X1L1270 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][116]~feeder at LABCELL_X1_Y6_N42
X1L1270 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][116]);


--X1L1272 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117]~feeder at MLABCELL_X6_Y10_N21
X1L1272 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][117]);


--X1L1809 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]~feeder at MLABCELL_X6_Y10_N51
X1L1809 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][118]);


--X1L736 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][117]~feeder at MLABCELL_X6_Y10_N18
X1L736 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][117]);


--X1L738 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118]~feeder at MLABCELL_X6_Y10_N45
X1L738 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][118]);


--X1L1812 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]~feeder at LABCELL_X16_Y10_N27
X1L1812 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][120]);


--X1L741 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][120]~feeder at LABCELL_X16_Y10_N45
X1L741 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][120]);


--X1L1815 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]~feeder at LABCELL_X16_Y10_N33
X1L1815 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][122]);


--X1L743 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][121]~feeder at LABCELL_X16_Y10_N0
X1L743 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][121]);


--X1L1278 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][122]~feeder at LABCELL_X16_Y10_N30
X1L1278 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][122]);


--X1L745 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][122]~feeder at LABCELL_X16_Y10_N51
X1L745 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][122]);


--X1L1818 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]~feeder at LABCELL_X16_Y10_N36
X1L1818 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][124]);


--X1L1281 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][124]~feeder at LABCELL_X16_Y10_N9
X1L1281 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][124]);


--X1L1283 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][125]~feeder at MLABCELL_X8_Y12_N21
X1L1283 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][125]);


--X1L749 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][125]~feeder at MLABCELL_X8_Y12_N18
X1L749 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][125]);


--X1L1822 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]~feeder at LABCELL_X11_Y10_N6
X1L1822 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][127]);


--X1L751 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][126]~feeder at MLABCELL_X6_Y10_N57
X1L751 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][126]);


--X1L1286 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][127]~feeder at LABCELL_X11_Y10_N9
X1L1286 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][127]);


--X1L753 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][127]~feeder at LABCELL_X11_Y10_N30
X1L753 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][127]);


--X1L1288 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][128]~feeder at LABCELL_X11_Y10_N48
X1L1288 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][128]);


--X1L755 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][128]~feeder at LABCELL_X11_Y10_N15
X1L755 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][128]);


--X1L1826 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]~feeder at MLABCELL_X15_Y12_N51
X1L1826 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][130]);


--X1L1828 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]~feeder at MLABCELL_X15_Y12_N36
X1L1828 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][131]);


--X1L758 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][130]~feeder at MLABCELL_X15_Y12_N45
X1L758 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][130]);


--X1L1292 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][131]~feeder at MLABCELL_X15_Y12_N15
X1L1292 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][131]);


--X1L1830 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]~feeder at MLABCELL_X15_Y12_N33
X1L1830 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][132]);


--X1L1832 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]~feeder at LABCELL_X17_Y12_N9
X1L1832 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][133]);


--X1L761 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][132]~feeder at MLABCELL_X15_Y12_N27
X1L761 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][132]);


--X1L763 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][133]~feeder at LABCELL_X17_Y12_N27
X1L763 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][133]);


--X1L1296 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][134]~feeder at LABCELL_X17_Y12_N45
X1L1296 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][134]);


--X1L765 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][134]~feeder at LABCELL_X17_Y12_N42
X1L765 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][134]);


--X1L1299 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][136]~feeder at LABCELL_X16_Y12_N0
X1L1299 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][136]);


--X1L1837 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]~feeder at MLABCELL_X15_Y10_N33
X1L1837 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][137]);


--X1L768 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][136]~feeder at LABCELL_X16_Y12_N9
X1L768 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][136]);


--X1L1839 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]~feeder at LABCELL_X16_Y12_N12
X1L1839 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][138]);


--X1L1841 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]~feeder at LABCELL_X16_Y12_N33
X1L1841 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][139]);


--X1L1843 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]~feeder at LABCELL_X4_Y12_N33
X1L1843 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][140]);


--X1L772 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][139]~feeder at LABCELL_X16_Y12_N27
X1L772 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][139]);


--X1L1845 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]~feeder at LABCELL_X2_Y8_N30
X1L1845 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][141]);


--X1L1305 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][141]~feeder at LABCELL_X2_Y8_N51
X1L1305 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][141]);


--X1L1847 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]~feeder at LABCELL_X16_Y15_N21
X1L1847 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][142]);


--X1L775 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][141]~feeder at LABCELL_X2_Y8_N48
X1L775 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][141]);


--X1L1849 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]~feeder at MLABCELL_X6_Y13_N42
X1L1849 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][143]);


--X1L777 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][142]~feeder at LABCELL_X16_Y15_N27
X1L777 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][142]);


--X1L1851 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]~feeder at LABCELL_X7_Y8_N45
X1L1851 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][144]);


--X1L779 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][143]~feeder at MLABCELL_X6_Y13_N36
X1L779 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][143]);


--X1L1309 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][144]~feeder at LABCELL_X7_Y8_N36
X1L1309 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][144]);


--X1L1853 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]~feeder at LABCELL_X9_Y11_N48
X1L1853 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][145]);


--X1L1311 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][145]~feeder at LABCELL_X9_Y11_N9
X1L1311 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][145]);


--X1L782 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][145]~feeder at LABCELL_X9_Y11_N6
X1L782 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][145]);


--X1L1313 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][146]~feeder at LABCELL_X9_Y13_N36
X1L1313 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][146]);


--X1L1856 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]~feeder at LABCELL_X9_Y13_N0
X1L1856 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][147]);


--X1L784 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][146]~feeder at LABCELL_X9_Y13_N33
X1L784 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][146]);


--X1L1315 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][147]~feeder at LABCELL_X9_Y13_N15
X1L1315 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][147]);


--X1L1858 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]~feeder at LABCELL_X9_Y13_N9
X1L1858 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][148]);


--X1L1860 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][149]~feeder at MLABCELL_X6_Y9_N15
X1L1860 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][149]);


--X1L787 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][148]~feeder at LABCELL_X9_Y13_N51
X1L787 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][148]);


--X1L1862 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]~feeder at MLABCELL_X15_Y9_N27
X1L1862 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][150]);


--X1L789 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][149]~feeder at MLABCELL_X6_Y9_N21
X1L789 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][149]);


--X1L1319 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][150]~feeder at MLABCELL_X15_Y9_N24
X1L1319 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][150]);


--X1L1864 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]~feeder at MLABCELL_X8_Y11_N3
X1L1864 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][151]);


--X1L791 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][150]~feeder at MLABCELL_X15_Y9_N33
X1L791 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][150]);


--X1L1321 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][151]~feeder at LABCELL_X19_Y5_N27
X1L1321 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][151]);


--X1L1866 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]~feeder at LABCELL_X17_Y7_N30
X1L1866 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][152]);


--X1L1323 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][152]~feeder at LABCELL_X19_Y5_N12
X1L1323 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][152]);


--X1L1868 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]~feeder at LABCELL_X10_Y11_N27
X1L1868 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][153]);


--X1L794 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][152]~feeder at LABCELL_X19_Y5_N51
X1L794 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][152]);


--X1L1870 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]~feeder at LABCELL_X10_Y11_N48
X1L1870 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][154]);


--X1L796 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][153]~feeder at LABCELL_X10_Y11_N45
X1L796 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][153]);


--X1L1326 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][154]~feeder at LABCELL_X10_Y11_N15
X1L1326 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][154]);


--X1L1872 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]~feeder at LABCELL_X10_Y11_N21
X1L1872 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][155]);


--X1L798 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][154]~feeder at LABCELL_X10_Y11_N12
X1L798 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][154]);


--X1L1874 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]~feeder at LABCELL_X4_Y11_N9
X1L1874 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][156]);


--X1L1330 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][157]~feeder at LABCELL_X4_Y11_N21
X1L1330 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][157]);


--X1L1878 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159]~feeder at LABCELL_X12_Y11_N33
X1L1878 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][159]);


--X1L803 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][158]~feeder at LABCELL_X13_Y13_N45
X1L803 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][158]);


--X1L1333 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][159]~feeder at LABCELL_X12_Y11_N30
X1L1333 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][159]);


--X1L1880 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]~feeder at LABCELL_X10_Y7_N27
X1L1880 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][160]);


--X1L805 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159]~feeder at LABCELL_X12_Y11_N15
X1L805 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][159]);


--X1L1882 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]~feeder at LABCELL_X11_Y7_N9
X1L1882 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][161]);


--X1L807 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][160]~feeder at LABCELL_X10_Y7_N45
X1L807 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][160]);


--X1L809 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][161]~feeder at LABCELL_X11_Y7_N27
X1L809 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][161]);


--X1L1885 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]~feeder at MLABCELL_X3_Y7_N45
X1L1885 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][163]);


--X1L811 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]~feeder at LABCELL_X11_Y4_N21
X1L811 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][162]);


--X1L1338 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][163]~feeder at MLABCELL_X3_Y7_N42
X1L1338 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][163]);


--X1L1887 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164]~feeder at MLABCELL_X3_Y7_N36
X1L1887 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][164]);


--X1L813 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][163]~feeder at MLABCELL_X3_Y7_N15
X1L813 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][163]);


--X1L1340 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][164]~feeder at MLABCELL_X3_Y7_N9
X1L1340 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][164]);


--X1L1342 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][165]~feeder at LABCELL_X12_Y3_N57
X1L1342 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][165]);


--X1L1890 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166]~feeder at MLABCELL_X6_Y8_N30
X1L1890 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][166]);


--X1L816 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][165]~feeder at LABCELL_X12_Y3_N12
X1L816 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][165]);


--X1L1344 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][166]~feeder at MLABCELL_X6_Y8_N33
X1L1344 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][166]);


--X1L1892 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]~feeder at LABCELL_X11_Y7_N18
X1L1892 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][167]);


--X1L1346 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][167]~feeder at LABCELL_X11_Y7_N33
X1L1346 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][167]);


--X1L1894 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]~feeder at MLABCELL_X3_Y7_N24
X1L1894 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][168]);


--X1L819 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][167]~feeder at LABCELL_X11_Y7_N30
X1L819 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][167]);


--X1L1896 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]~feeder at MLABCELL_X3_Y7_N21
X1L1896 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][169]);


--X1L1349 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][169]~feeder at MLABCELL_X3_Y7_N18
X1L1349 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][169]);


--X1L1898 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]~feeder at LABCELL_X7_Y8_N42
X1L1898 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][170]);


--X1L822 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][169]~feeder at MLABCELL_X3_Y7_N33
X1L822 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][169]);


--X1L1351 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][170]~feeder at LABCELL_X7_Y8_N57
X1L1351 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][170]);


--X1L824 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][170]~feeder at LABCELL_X7_Y8_N54
X1L824 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][170]);


--X1L1353 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][171]~feeder at LABCELL_X1_Y8_N48
X1L1353 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][171]);


--X1L1901 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]~feeder at LABCELL_X1_Y8_N36
X1L1901 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][172]);


--X1L1355 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][172]~feeder at LABCELL_X1_Y8_N15
X1L1355 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][172]);


--X1L1903 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]~feeder at LABCELL_X1_Y8_N45
X1L1903 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][173]);


--X1L828 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][173]~feeder at LABCELL_X1_Y8_N27
X1L828 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][173]);


--X1L1906 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175]~feeder at MLABCELL_X3_Y8_N48
X1L1906 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][175]);


--X1L830 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][174]~feeder at MLABCELL_X3_Y8_N21
X1L830 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][174]);


--X1L1359 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][175]~feeder at MLABCELL_X3_Y8_N27
X1L1359 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][175]);


--X1L1908 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]~feeder at MLABCELL_X3_Y8_N9
X1L1908 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][176]);


--X1L1361 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][176]~feeder at MLABCELL_X3_Y8_N6
X1L1361 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][176]);


--X1L1910 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]~feeder at MLABCELL_X3_Y8_N57
X1L1910 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][177]);


--X1L1363 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][177]~feeder at MLABCELL_X3_Y8_N33
X1L1363 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][177]);


--X1L834 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][177]~feeder at MLABCELL_X3_Y8_N30
X1L834 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][177]);


--X1L1365 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][178]~feeder at MLABCELL_X15_Y8_N21
X1L1365 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][178]);


--X1L1914 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]~feeder at MLABCELL_X3_Y3_N12
X1L1914 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][180]);


--X1L837 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][179]~feeder at LABCELL_X1_Y8_N54
X1L837 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][179]);


--X1L1368 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][180]~feeder at MLABCELL_X3_Y3_N33
X1L1368 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][180]);


--X1L1916 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][181]~feeder at MLABCELL_X6_Y8_N45
X1L1916 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][181]);


--X1L1371 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][182]~feeder at LABCELL_X11_Y3_N36
X1L1371 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][182]);


--X1L1919 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][183]~feeder at LABCELL_X1_Y2_N12
X1L1919 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][183]);


--X1L841 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][182]~feeder at LABCELL_X11_Y3_N33
X1L841 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][182]);


--X1L1373 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][183]~feeder at LABCELL_X1_Y2_N15
X1L1373 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][183]);


--X1L1921 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184]~feeder at MLABCELL_X15_Y13_N27
X1L1921 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][184]);


--X1L1375 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][184]~feeder at LABCELL_X16_Y13_N24
X1L1375 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][184]);


--X1L844 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][184]~feeder at LABCELL_X16_Y13_N9
X1L844 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][184]);


--X1L1377 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][185]~feeder at LABCELL_X7_Y8_N0
X1L1377 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][185]);


--X1L1924 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186]~feeder at LABCELL_X11_Y4_N27
X1L1924 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][186]);


--X1L1379 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][186]~feeder at LABCELL_X11_Y4_N24
X1L1379 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][186]);


--X1L1926 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][187]~feeder at MLABCELL_X15_Y2_N18
X1L1926 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][187]);


--X1L847 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][186]~feeder at LABCELL_X11_Y4_N9
X1L847 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][186]);


--X1L1381 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][187]~feeder at MLABCELL_X15_Y2_N9
X1L1381 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][187]);


--X1L1928 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]~feeder at LABCELL_X10_Y7_N15
X1L1928 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][188]);


--X1L1383 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][188]~feeder at LABCELL_X10_Y7_N12
X1L1383 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][188]);


--X1L850 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][188]~feeder at LABCELL_X10_Y7_N33
X1L850 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][188]);


--X1L1385 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][189]~feeder at LABCELL_X4_Y2_N45
X1L1385 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][189]);


--X1L1931 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]~feeder at LABCELL_X12_Y3_N9
X1L1931 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][190]);


--X1L852 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189]~feeder at LABCELL_X4_Y2_N42
X1L852 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][189]);


--X1L1387 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][190]~feeder at LABCELL_X12_Y3_N6
X1L1387 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][190]);


--X1L1933 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]~feeder at MLABCELL_X15_Y2_N27
X1L1933 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][191]);


--X1L854 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][190]~feeder at LABCELL_X12_Y3_N27
X1L854 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][190]);


--X1L1935 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]~feeder at LABCELL_X13_Y9_N36
X1L1935 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][192]);


--X1L1390 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][192]~feeder at LABCELL_X13_Y9_N27
X1L1390 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][192]);


--X1L1937 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]~feeder at LABCELL_X12_Y4_N12
X1L1937 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][193]);


--X1L857 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][192]~feeder at LABCELL_X13_Y9_N24
X1L857 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][192]);


--X1L1940 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]~feeder at LABCELL_X9_Y11_N27
X1L1940 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][195]);


--X1L860 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194]~feeder at LABCELL_X10_Y7_N0
X1L860 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][194]);


--X1L1394 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][195]~feeder at LABCELL_X9_Y11_N24
X1L1394 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][195]);


--X1L1942 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]~feeder at LABCELL_X12_Y3_N0
X1L1942 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][196]);


--X1L862 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][195]~feeder at LABCELL_X9_Y11_N30
X1L862 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][195]);


--X1L1396 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][196]~feeder at LABCELL_X12_Y3_N33
X1L1396 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][196]);


--X1L1944 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]~feeder at LABCELL_X12_Y4_N42
X1L1944 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][197]);


--X1L1946 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]~feeder at LABCELL_X11_Y7_N48
X1L1946 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][198]);


--X1L865 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][197]~feeder at LABCELL_X13_Y4_N6
X1L865 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][197]);


--X1L1399 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][198]~feeder at LABCELL_X11_Y7_N51
X1L1399 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][198]);


--X1L1948 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]~feeder at LABCELL_X2_Y8_N54
X1L1948 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][199]);


--X1L1401 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][199]~feeder at LABCELL_X2_Y8_N9
X1L1401 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][199]);


--X1L1950 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200]~feeder at MLABCELL_X15_Y12_N0
X1L1950 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][200]);


--X1L1403 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][200]~feeder at MLABCELL_X15_Y12_N6
X1L1403 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][200]);


--X1L869 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][200]~feeder at MLABCELL_X15_Y12_N9
X1L869 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][200]);


--X1L1953 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]~feeder at MLABCELL_X8_Y13_N18
X1L1953 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][202]);


--X1L1955 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]~feeder at LABCELL_X12_Y12_N0
X1L1955 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][203]);


--X1L1407 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][203]~feeder at LABCELL_X12_Y12_N9
X1L1407 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][203]);


--X1L1957 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][204]~feeder at MLABCELL_X15_Y13_N45
X1L1957 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][204]);


--X1L874 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][204]~feeder at LABCELL_X16_Y16_N54
X1L874 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][204]);


--X1L876 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][205]~feeder at LABCELL_X10_Y13_N21
X1L876 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][205]);


--X1L1411 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][206]~feeder at LABCELL_X16_Y12_N57
X1L1411 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][206]);


--X1L1961 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]~feeder at LABCELL_X12_Y12_N27
X1L1961 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][207]);


--X1L1963 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]~feeder at LABCELL_X4_Y11_N48
X1L1963 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][208]);


--X1L1414 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][208]~feeder at LABCELL_X4_Y11_N51
X1L1414 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][208]);


--X1L880 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][208]~feeder at LABCELL_X4_Y11_N30
X1L880 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][208]);


--X1L1966 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]~feeder at LABCELL_X13_Y16_N15
X1L1966 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][210]);


--X1L1417 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210]~feeder at LABCELL_X13_Y16_N12
X1L1417 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][210]);


--X1L883 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][210]~feeder at LABCELL_X13_Y16_N33
X1L883 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][210]);


--X1L1419 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211]~feeder at LABCELL_X12_Y11_N45
X1L1419 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][211]);


--X1L1969 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]~feeder at LABCELL_X17_Y12_N15
X1L1969 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][212]);


--X1L1421 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212]~feeder at LABCELL_X17_Y12_N12
X1L1421 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][212]);


--X1L1971 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]~feeder at LABCELL_X12_Y12_N12
X1L1971 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][213]);


--X1L1423 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][213]~feeder at LABCELL_X12_Y12_N33
X1L1423 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][213]);


--X1L1973 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]~feeder at LABCELL_X10_Y11_N36
X1L1973 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][214]);


--X1L887 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][213]~feeder at LABCELL_X12_Y12_N30
X1L887 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][213]);


--X1L1425 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][214]~feeder at LABCELL_X10_Y11_N33
X1L1425 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][214]);


--X1L1975 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215]~feeder at MLABCELL_X15_Y9_N42
X1L1975 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][215]);


--X1L1427 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][215]~feeder at LABCELL_X19_Y5_N9
X1L1427 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][215]);


--X1L1429 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][216]~feeder at LABCELL_X10_Y13_N51
X1L1429 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][216]);


--X1L891 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][216]~feeder at LABCELL_X10_Y13_N48
X1L891 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][216]);


--X1L893 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][217]~feeder at MLABCELL_X6_Y14_N54
X1L893 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][217]);


--X1L895 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][218]~feeder at LABCELL_X10_Y12_N54
X1L895 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][218]);


--X1L897 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219]~feeder at LABCELL_X12_Y11_N21
X1L897 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][219]);


--X1L1434 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][220]~feeder at LABCELL_X16_Y9_N0
X1L1434 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][220]);


--X1L899 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][220]~feeder at LABCELL_X16_Y9_N33
X1L899 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][220]);


--X1L1436 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][221]~feeder at MLABCELL_X15_Y10_N21
X1L1436 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][221]);


--X1L1983 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][222]~feeder at LABCELL_X9_Y12_N45
X1L1983 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][222]);


--X1L901 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][221]~feeder at MLABCELL_X15_Y10_N18
X1L901 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][221]);


--X1L1985 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223]~feeder at LABCELL_X9_Y12_N24
X1L1985 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][223]);


--X1L1439 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223]~feeder at LABCELL_X9_Y12_N9
X1L1439 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][223]);


--X1L904 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223]~feeder at LABCELL_X9_Y12_N6
X1L904 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][223]);


--X1L1441 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][224]~feeder at MLABCELL_X15_Y13_N21
X1L1441 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][224]);


--X1L1443 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][225]~feeder at LABCELL_X18_Y10_N27
X1L1443 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][225]);


--X1L1989 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226]~feeder at LABCELL_X10_Y13_N12
X1L1989 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][226]);


--X1L907 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][225]~feeder at LABCELL_X18_Y10_N24
X1L907 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][225]);


--X1L1446 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][227]~feeder at MLABCELL_X15_Y11_N45
X1L1446 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][227]);


--X1L1992 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][228]~feeder at LABCELL_X16_Y15_N6
X1L1992 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][228]);


--X1L910 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][227]~feeder at MLABCELL_X15_Y11_N42
X1L910 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][227]);


--X1L912 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][228]~feeder at LABCELL_X16_Y15_N36
X1L912 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][228]);


--X1L1449 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][229]~feeder at LABCELL_X10_Y13_N0
X1L1449 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][229]);


--X1L1995 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]~feeder at LABCELL_X13_Y17_N27
X1L1995 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][230]);


--X1L914 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]~feeder at LABCELL_X10_Y13_N9
X1L914 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][229]);


--X1L1451 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][230]~feeder at LABCELL_X13_Y17_N24
X1L1451 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][230]);


--X1L1997 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]~feeder at MLABCELL_X15_Y13_N9
X1L1997 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][231]);


--X1L1453 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][231]~feeder at MLABCELL_X15_Y13_N30
X1L1453 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][231]);


--X1L918 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][232]~feeder at LABCELL_X16_Y15_N54
X1L918 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][232]);


--X1L2001 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]~feeder at LABCELL_X9_Y11_N15
X1L2001 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][234]);


--X1L920 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][233]~feeder at LABCELL_X16_Y13_N45
X1L920 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][233]);


--X1L922 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][234]~feeder at LABCELL_X9_Y11_N21
X1L922 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][234]);


--X1L924 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][235]~feeder at LABCELL_X16_Y15_N45
X1L924 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][235]);


--X1L2005 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]~feeder at MLABCELL_X8_Y12_N15
X1L2005 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][237]);


--X1L926 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][236]~feeder at LABCELL_X16_Y13_N0
X1L926 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][236]);


--X1L2007 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238]~feeder at LABCELL_X13_Y17_N57
X1L2007 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][238]);


--X1L928 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237]~feeder at MLABCELL_X8_Y12_N45
X1L928 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][237]);


--X1L1461 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][238]~feeder at MLABCELL_X6_Y9_N27
X1L1461 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][238]);


--X1L2009 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][239]~feeder at LABCELL_X12_Y13_N42
X1L2009 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][239]);


--X1L930 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][238]~feeder at MLABCELL_X6_Y9_N24
X1L930 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][238]);


--X1L932 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][239]~feeder at LABCELL_X12_Y13_N45
X1L932 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][239]);


--X1L1465 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241]~feeder at MLABCELL_X8_Y12_N51
X1L1465 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][241]);


--X1L2013 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]~feeder at MLABCELL_X6_Y11_N33
X1L2013 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][242]);


--X1L935 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][241]~feeder at MLABCELL_X8_Y12_N6
X1L935 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][241]);


--X1L937 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][242]~feeder at MLABCELL_X6_Y11_N27
X1L937 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][242]);


--X1L1468 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][243]~feeder at MLABCELL_X6_Y11_N45
X1L1468 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][243]);


--X1L939 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][243]~feeder at MLABCELL_X6_Y11_N42
X1L939 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][243]);


--X1L2017 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245]~feeder at LABCELL_X4_Y9_N9
X1L2017 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][245]);


--X1L1472 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][246]~feeder at MLABCELL_X6_Y9_N45
X1L1472 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][246]);


--X1L2021 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][248]~feeder at MLABCELL_X6_Y13_N24
X1L2021 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][248]);


--X1L944 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][247]~feeder at LABCELL_X4_Y9_N54
X1L944 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][247]);


--X1L1475 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][248]~feeder at MLABCELL_X6_Y13_N30
X1L1475 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][248]);


--X1L2023 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]~feeder at LABCELL_X4_Y9_N15
X1L2023 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][249]);


--X1L2025 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][250]~feeder at MLABCELL_X6_Y8_N18
X1L2025 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][250]);


--X1L947 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][249]~feeder at LABCELL_X4_Y9_N21
X1L947 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][249]);


--X1L2027 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][251]~feeder at LABCELL_X7_Y8_N39
X1L2027 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][251]);


--X1L949 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][250]~feeder at MLABCELL_X6_Y8_N36
X1L949 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][250]);


--X1L2030 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]~feeder at LABCELL_X13_Y9_N9
X1L2030 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][253]);


--X1L952 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][252]~feeder at LABCELL_X9_Y11_N45
X1L952 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][252]);


--X1L1481 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][253]~feeder at LABCELL_X13_Y9_N6
X1L1481 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][253]);


--X1L954 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][253]~feeder at LABCELL_X13_Y9_N15
X1L954 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][253]);


--X1L1483 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][254]~feeder at LABCELL_X10_Y7_N21
X1L1483 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][254]);


--X1L2034 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][256]~feeder at LABCELL_X13_Y8_N36
X1L2034 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][256]);


--X1L957 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][255]~feeder at LABCELL_X13_Y9_N57
X1L957 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][255]);


--X1L959 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][256]~feeder at LABCELL_X13_Y8_N45
X1L959 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][256]);


--X1L1487 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][257]~feeder at LABCELL_X16_Y13_N21
X1L1487 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][257]);


--X1L2037 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258]~feeder at LABCELL_X11_Y10_N27
X1L2037 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][258]);


--X1L961 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][257]~feeder at LABCELL_X16_Y13_N18
X1L961 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][257]);


--X1L963 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][258]~feeder at LABCELL_X11_Y10_N21
X1L963 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][258]);


--X1L1490 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][259]~feeder at LABCELL_X9_Y13_N21
X1L1490 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][259]);


--X1L2040 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260]~feeder at LABCELL_X13_Y10_N42
X1L2040 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][260]);


--X1L1492 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][260]~feeder at LABCELL_X13_Y10_N9
X1L1492 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][260]);


--X1L967 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][261]~feeder at LABCELL_X12_Y13_N39
X1L967 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][261]);


--X1L969 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][262]~feeder at MLABCELL_X15_Y11_N21
X1L969 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][262]);


--X1L1496 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][263]~feeder at LABCELL_X13_Y14_N54
X1L1496 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][263]);


--X1L971 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][263]~feeder at LABCELL_X13_Y14_N15
X1L971 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][263]);


--X1L1498 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][264]~feeder at LABCELL_X13_Y10_N0
X1L1498 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][264]);


--X1L2046 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]~feeder at LABCELL_X13_Y13_N15
X1L2046 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][265]);


--X1L973 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][264]~feeder at LABCELL_X13_Y10_N33
X1L973 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][264]);


--X1L1500 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][265]~feeder at LABCELL_X13_Y13_N6
X1L1500 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][265]);


--X1L2049 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267]~feeder at MLABCELL_X15_Y8_N15
X1L2049 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][267]);


--X1L976 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][266]~feeder at LABCELL_X11_Y8_N45
X1L976 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][266]);


--X1L1503 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][267]~feeder at MLABCELL_X15_Y8_N6
X1L1503 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][267]);


--X1L2051 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][268]~feeder at LABCELL_X13_Y13_N48
X1L2051 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][268]);


--X1L1506 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][269]~feeder at LABCELL_X13_Y13_N21
X1L1506 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][269]);


--X1L980 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][269]~feeder at LABCELL_X13_Y13_N18
X1L980 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][269]);


--X1L1508 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][270]~feeder at LABCELL_X13_Y14_N45
X1L1508 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][270]);


--X1L2055 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271]~feeder at LABCELL_X12_Y12_N3
X1L2055 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][271]);


--X1L2057 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][272]~feeder at LABCELL_X13_Y14_N27
X1L2057 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][272]);


--X1L983 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][271]~feeder at LABCELL_X12_Y8_N18
X1L983 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][271]);


--X1L1511 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][272]~feeder at LABCELL_X13_Y14_N24
X1L1511 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][272]);


--X1L2059 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][273]~feeder at LABCELL_X23_Y14_N21
X1L2059 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][273]);


--X1L985 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][272]~feeder at LABCELL_X13_Y14_N33
X1L985 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][272]);


--X1L1513 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][273]~feeder at LABCELL_X23_Y14_N18
X1L1513 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][273]);


--X1L987 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][273]~feeder at LABCELL_X23_Y14_N12
X1L987 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][273]);


--X1L2062 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][275]~feeder at MLABCELL_X25_Y17_N54
X1L2062 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][275]);


--X1L989 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][274]~feeder at LABCELL_X23_Y14_N3
X1L989 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][274]);


--X1L1516 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][275]~feeder at MLABCELL_X25_Y17_N51
X1L1516 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][275]);


--X1L2064 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][276]~feeder at MLABCELL_X21_Y16_N42
X1L2064 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][276]);


--X1L991 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][275]~feeder at MLABCELL_X25_Y17_N12
X1L991 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][275]);


--X1L993 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][276]~feeder at MLABCELL_X21_Y16_N27
X1L993 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][276]);


--X1L1519 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][277]~feeder at LABCELL_X27_Y16_N0
X1L1519 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][277]);


--X1L2067 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][278]~feeder at MLABCELL_X21_Y18_N57
X1L2067 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][278]);


--X1L2069 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][279]~feeder at MLABCELL_X21_Y18_N18
X1L2069 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][279]);


--X1L996 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][278]~feeder at MLABCELL_X21_Y18_N36
X1L996 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][278]);


--X1L1522 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][279]~feeder at MLABCELL_X21_Y18_N15
X1L1522 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][279]);


--X1L2071 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][280]~feeder at MLABCELL_X25_Y15_N6
X1L2071 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][280]);


--X1L998 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][279]~feeder at MLABCELL_X21_Y18_N12
X1L998 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][279]);


--X1L1524 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][280]~feeder at MLABCELL_X25_Y15_N27
X1L1524 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][280]);


--X1L1000 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][280]~feeder at MLABCELL_X25_Y15_N24
X1L1000 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][280]);


--X1L1526 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][281]~feeder at MLABCELL_X21_Y18_N27
X1L1526 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][281]);


--X1L2074 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][282]~feeder at MLABCELL_X25_Y17_N21
X1L2074 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][282]);


--X1L2076 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][283]~feeder at LABCELL_X23_Y14_N33
X1L2076 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][283]);


--X1L1529 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][283]~feeder at LABCELL_X22_Y14_N18
X1L1529 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][283]);


--X1L2078 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284]~feeder at MLABCELL_X25_Y17_N36
X1L2078 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][284]);


--X1L1004 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][283]~feeder at LABCELL_X22_Y14_N24
X1L1004 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][283]);


--X1L1531 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][284]~feeder at MLABCELL_X25_Y17_N9
X1L1531 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][284]);


--X1L2080 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][285]~feeder at LABCELL_X27_Y17_N0
X1L2080 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][285]);


--X1L1006 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][284]~feeder at MLABCELL_X25_Y17_N6
X1L1006 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][284]);


--X1L2082 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286]~feeder at LABCELL_X27_Y15_N48
X1L2082 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][286]);


--X1L1008 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][285]~feeder at LABCELL_X27_Y15_N36
X1L1008 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][285]);


--X1L1534 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][286]~feeder at LABCELL_X27_Y15_N57
X1L1534 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][286]);


--X1L2084 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][287]~feeder at LABCELL_X24_Y17_N27
X1L2084 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][287]);


--X1L1536 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][287]~feeder at LABCELL_X24_Y17_N24
X1L1536 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][287]);


--X1L1011 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][287]~feeder at LABCELL_X24_Y17_N21
X1L1011 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][287]);


--X1L1538 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][288]~feeder at LABCELL_X27_Y15_N33
X1L1538 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][288]);


--X1L2087 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]~feeder at MLABCELL_X25_Y17_N57
X1L2087 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][289]);


--X1L1013 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][288]~feeder at LABCELL_X27_Y15_N24
X1L1013 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][288]);


--X1L2089 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][290]~feeder at LABCELL_X23_Y12_N12
X1L2089 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][290]);


--X1L1015 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][289]~feeder at LABCELL_X24_Y17_N0
X1L1015 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][289]);


--X1L1541 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][290]~feeder at LABCELL_X23_Y12_N51
X1L1541 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][290]);


--X1L1017 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][290]~feeder at LABCELL_X23_Y12_N39
X1L1017 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][290]);


--X1L1543 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][291]~feeder at LABCELL_X13_Y16_N57
X1L1543 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][291]);


--X1L1545 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][292]~feeder at LABCELL_X27_Y16_N9
X1L1545 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][292]);


--X1L1020 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][292]~feeder at LABCELL_X27_Y16_N33
X1L1020 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][292]);


--X1L1547 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][293]~feeder at LABCELL_X27_Y16_N15
X1L1547 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][293]);


--X1L2094 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][294]~feeder at LABCELL_X27_Y16_N57
X1L2094 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][294]);


--X1L1023 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][294]~feeder at LABCELL_X27_Y16_N54
X1L1023 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][294]);


--X1L1550 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][295]~feeder at LABCELL_X27_Y16_N27
X1L1550 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][295]);


--X1L2097 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][296]~feeder at LABCELL_X13_Y16_N18
X1L2097 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][296]);


--X1L1025 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][295]~feeder at LABCELL_X27_Y16_N30
X1L1025 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][295]);


--X1L2099 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][297]~feeder at LABCELL_X24_Y14_N54
X1L2099 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][297]);


--X1L1027 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][296]~feeder at LABCELL_X13_Y16_N36
X1L1027 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][296]);


--X1L1553 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][297]~feeder at LABCELL_X24_Y14_N51
X1L1553 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][297]);


--X1L2101 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][298]~feeder at LABCELL_X24_Y14_N33
X1L2101 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][298]);


--X1L1555 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][298]~feeder at LABCELL_X24_Y14_N30
X1L1555 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][298]);


--X1L2103 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][299]~feeder at LABCELL_X24_Y14_N27
X1L2103 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][299]);


--X1L1030 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][298]~feeder at MLABCELL_X25_Y14_N48
X1L1030 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][298]);


--X1L2105 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][300]~feeder at MLABCELL_X25_Y18_N24
X1L2105 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][300]);


--X1L1032 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][299]~feeder at LABCELL_X24_Y14_N21
X1L1032 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][299]);


--X1L1558 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][300]~feeder at MLABCELL_X25_Y18_N9
X1L1558 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][300]);


--X1L2107 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][301]~feeder at MLABCELL_X25_Y14_N21
X1L2107 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][301]);


--X1L1034 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][300]~feeder at MLABCELL_X25_Y18_N6
X1L1034 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][300]);


--X1L1560 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][301]~feeder at MLABCELL_X25_Y14_N18
X1L1560 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][301]);


--X1L2109 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][302]~feeder at MLABCELL_X25_Y18_N15
X1L2109 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][302]);


--X1L1562 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][302]~feeder at MLABCELL_X25_Y18_N12
X1L1562 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][302]);


--X1L2111 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][303]~feeder at LABCELL_X24_Y17_N45
X1L2111 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][303]);


--X1L1037 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][302]~feeder at MLABCELL_X25_Y18_N33
X1L1037 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][302]);


--X1L1039 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][303]~feeder at LABCELL_X24_Y17_N39
X1L1039 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][303]);


--X1L1041 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][304]~feeder at LABCELL_X24_Y14_N45
X1L1041 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][304]);


--X1L2116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][307]~feeder at MLABCELL_X21_Y18_N6
X1L2116 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][307]);


--X1L1044 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][306]~feeder at MLABCELL_X15_Y13_N36
X1L1044 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][306]);


--X1L1568 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][307]~feeder at MLABCELL_X21_Y18_N9
X1L1568 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][307]);


--X1L2118 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][308]~feeder at MLABCELL_X15_Y13_N54
X1L2118 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][308]);


--X1L1046 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][307]~feeder at LABCELL_X18_Y13_N48
X1L1046 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][307]);


--X1L1570 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][308]~feeder at MLABCELL_X15_Y13_N39
X1L1570 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][308]);


--X1L1048 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][308]~feeder at LABCELL_X18_Y13_N30
X1L1048 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][308]);


--X1L1572 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][309]~feeder at LABCELL_X18_Y13_N57
X1L1572 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][309]);


--X1L2121 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][310]~feeder at LABCELL_X13_Y16_N3
X1L2121 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][310]);


--X1L1575 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][311]~feeder at LABCELL_X13_Y16_N51
X1L1575 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][311]);


--X1L2124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][312]~feeder at LABCELL_X18_Y14_N9
X1L2124 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][312]);


--X1L1052 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][311]~feeder at LABCELL_X13_Y16_N24
X1L1052 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][311]);


--X1L2126 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][313]~feeder at LABCELL_X17_Y18_N3
X1L2126 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][313]);


--X1L1054 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][312]~feeder at LABCELL_X18_Y14_N27
X1L1054 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][312]);


--X1L1578 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][313]~feeder at LABCELL_X17_Y18_N6
X1L1578 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][313]);


--X1L2128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][314]~feeder at LABCELL_X17_Y18_N12
X1L2128 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][314]);


--X1L2130 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][315]~feeder at LABCELL_X16_Y16_N24
X1L2130 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][315]);


--X1L1057 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][314]~feeder at LABCELL_X17_Y18_N45
X1L1057 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][314]);


--X1L1581 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][315]~feeder at LABCELL_X16_Y16_N33
X1L1581 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][315]);


--X1L2132 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316]~feeder at LABCELL_X16_Y16_N51
X1L2132 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][316]);


--X1L1059 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][315]~feeder at LABCELL_X16_Y16_N30
X1L1059 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][315]);


--X1L1061 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][316]~feeder at LABCELL_X16_Y16_N21
X1L1061 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][316]);


--X1L1584 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][317]~feeder at LABCELL_X18_Y18_N21
X1L1584 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][317]);


--X1L2137 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][320]~feeder at LABCELL_X18_Y18_N45
X1L2137 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][320]);


--X1L1065 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][319]~feeder at LABCELL_X18_Y18_N0
X1L1065 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][319]);


--X1L2139 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][321]~feeder at LABCELL_X17_Y18_N51
X1L2139 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][321]);


--X1L1067 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][320]~feeder at LABCELL_X18_Y18_N27
X1L1067 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][320]);


--X1L1589 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][321]~feeder at LABCELL_X17_Y18_N30
X1L1589 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][321]);


--X1L2141 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][322]~feeder at LABCELL_X23_Y12_N30
X1L2141 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][322]);


--X1L1069 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][321]~feeder at LABCELL_X17_Y18_N33
X1L1069 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][321]);


--X1L2143 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][323]~feeder at LABCELL_X23_Y12_N33
X1L2143 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][323]);


--X1L1592 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][323]~feeder at LABCELL_X23_Y12_N57
X1L1592 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][323]);


--X1L2145 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][324]~feeder at MLABCELL_X21_Y13_N33
X1L2145 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][324]);


--X1L1594 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][324]~feeder at MLABCELL_X21_Y13_N30
X1L1594 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][324]);


--X1L1073 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][324]~feeder at MLABCELL_X21_Y13_N51
X1L1073 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][324]);


--X1L2148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][326]~feeder at MLABCELL_X21_Y16_N0
X1L2148 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][326]);


--X1L1597 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][326]~feeder at MLABCELL_X21_Y16_N9
X1L1597 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][326]);


--X1L2151 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][328]~feeder at MLABCELL_X21_Y16_N51
X1L2151 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][328]);


--X1L1600 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][328]~feeder at MLABCELL_X21_Y16_N48
X1L1600 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][328]);


--X1L1078 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][328]~feeder at MLABCELL_X21_Y16_N15
X1L1078 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][328]);


--X1L1602 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][329]~feeder at MLABCELL_X21_Y16_N21
X1L1602 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][329]);


--X1L2154 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330]~feeder at MLABCELL_X25_Y15_N33
X1L2154 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][330]);


--X1L1080 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][329]~feeder at MLABCELL_X21_Y16_N18
X1L1080 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][329]);


--X1L1604 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][330]~feeder at MLABCELL_X25_Y15_N30
X1L1604 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][330]);


--X1L2156 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][331]~feeder at MLABCELL_X25_Y17_N27
X1L2156 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][331]);


--X1L1082 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][330]~feeder at MLABCELL_X25_Y15_N15
X1L1082 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][330]);


--X1L2158 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][332]~feeder at MLABCELL_X21_Y13_N45
X1L2158 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][332]);


--X1L1084 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][331]~feeder at MLABCELL_X25_Y17_N45
X1L1084 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][331]);


--X1L1607 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][332]~feeder at MLABCELL_X21_Y13_N42
X1L1607 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][332]);


--X1L2160 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][333]~feeder at MLABCELL_X25_Y15_N48
X1L2160 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][333]);


--X1L1609 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][333]~feeder at MLABCELL_X25_Y15_N21
X1L1609 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][333]);


--X1L2163 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][335]~feeder at LABCELL_X27_Y15_N0
X1L2163 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][335]);


--X1L1088 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][334]~feeder at LABCELL_X23_Y14_N54
X1L1088 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][334]);


--X1L1612 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][335]~feeder at LABCELL_X27_Y15_N18
X1L1612 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][335]);


--X1L1614 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][336]~feeder at LABCELL_X27_Y15_N3
X1L1614 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][336]);


--X1L2166 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][337]~feeder at LABCELL_X24_Y17_N54
X1L2166 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][337]);


--X1L1616 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][337]~feeder at LABCELL_X24_Y17_N33
X1L1616 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][337]);


--X1L1618 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][338]~feeder at LABCELL_X27_Y15_N42
X1L1618 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][338]);


--X1L2169 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][339]~feeder at MLABCELL_X21_Y3_N15
X1L2169 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][339]);


--X1L1620 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][339]~feeder at MLABCELL_X21_Y3_N12
X1L1620 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][339]);


--X1L2171 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][340]~feeder at MLABCELL_X21_Y3_N18
X1L2171 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[2][340]);


--X1L1622 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][340]~feeder at MLABCELL_X21_Y3_N33
X1L1622 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[1][340]);


--X1L1095 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][340]~feeder at MLABCELL_X21_Y3_N30
X1L1095 = AMPP_FUNCTION(!X1_acq_data_in_pipe_reg[0][340]);


--D1L480 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]~feeder at LABCELL_X12_Y13_N0
D1L480 = ( QIC_SIGNALTAP_GND );


--D1L731 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]~feeder at LABCELL_X12_Y13_N33
D1L731 = ( QIC_SIGNALTAP_GND );


--D1L768 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[261]~feeder at LABCELL_X12_Y13_N36
D1L768 = ( QIC_SIGNALTAP_GND );


--D1L677 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]~feeder at LABCELL_X10_Y13_N15
D1L677 = ( QIC_SIGNALTAP_GND );


--D1L696 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]~feeder at LABCELL_X10_Y13_N30
D1L696 = ( QIC_SIGNALTAP_GND );


--D1L711 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]~feeder at LABCELL_X10_Y13_N24
D1L711 = ( QIC_SIGNALTAP_GND );


--D1L716 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]~feeder at LABCELL_X10_Y13_N57
D1L716 = ( QIC_SIGNALTAP_GND );


--D1L504 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]~feeder at MLABCELL_X15_Y13_N15
D1L504 = ( QIC_SIGNALTAP_GND );


--D1L390 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]~feeder at MLABCELL_X15_Y10_N36
D1L390 = ( QIC_SIGNALTAP_GND );


--D1L565 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]~feeder at MLABCELL_X15_Y10_N15
D1L565 = ( QIC_SIGNALTAP_GND );


--D1L516 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]~feeder at MLABCELL_X15_Y10_N45
D1L516 = ( QIC_SIGNALTAP_GND );


--D1L703 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]~feeder at MLABCELL_X15_Y10_N6
D1L703 = ( QIC_SIGNALTAP_GND );


--D1L550 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]~feeder at LABCELL_X11_Y10_N39
D1L550 = ( QIC_SIGNALTAP_GND );


--D1L552 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]~feeder at LABCELL_X11_Y10_N42
D1L552 = ( QIC_SIGNALTAP_GND );


--D1L762 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[258]~feeder at LABCELL_X11_Y10_N3
D1L762 = ( QIC_SIGNALTAP_GND );


--D1L548 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]~feeder at LABCELL_X11_Y10_N36
D1L548 = ( QIC_SIGNALTAP_GND );


--D1L433 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]~feeder at LABCELL_X12_Y8_N45
D1L433 = ( QIC_SIGNALTAP_GND );


--D1L426 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]~feeder at LABCELL_X12_Y8_N27
D1L426 = ( QIC_SIGNALTAP_GND );


--D1L360 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder at LABCELL_X12_Y8_N0
D1L360 = ( QIC_SIGNALTAP_GND );


--D1L399 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]~feeder at LABCELL_X12_Y8_N24
D1L399 = ( QIC_SIGNALTAP_GND );


--D1L665 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]~feeder at LABCELL_X11_Y7_N12
D1L665 = ( QIC_SIGNALTAP_GND );


--D1L478 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]~feeder at LABCELL_X11_Y7_N15
D1L478 = ( QIC_SIGNALTAP_GND );


--D1L607 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]~feeder at LABCELL_X11_Y7_N21
D1L607 = ( QIC_SIGNALTAP_GND );


--D1L616 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]~feeder at LABCELL_X11_Y7_N36
D1L616 = ( QIC_SIGNALTAP_GND );


--D1L633 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]~feeder at MLABCELL_X3_Y8_N54
D1L633 = ( QIC_SIGNALTAP_GND );


--D1L631 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]~feeder at MLABCELL_X3_Y8_N51
D1L631 = ( QIC_SIGNALTAP_GND );


--D1L629 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]~feeder at MLABCELL_X3_Y8_N42
D1L629 = ( QIC_SIGNALTAP_GND );


--D1L531 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]~feeder at LABCELL_X2_Y8_N33
D1L531 = ( QIC_SIGNALTAP_GND );


--D1L440 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]~feeder at LABCELL_X2_Y8_N3
D1L440 = ( QIC_SIGNALTAP_GND );


--D1L573 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]~feeder at LABCELL_X2_Y8_N36
D1L573 = ( QIC_SIGNALTAP_GND );


--D1L667 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]~feeder at LABCELL_X2_Y8_N42
D1L667 = ( QIC_SIGNALTAP_GND );


--D1L622 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]~feeder at LABCELL_X1_Y8_N3
D1L622 = ( QIC_SIGNALTAP_GND );


--D1L624 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]~feeder at LABCELL_X1_Y8_N18
D1L624 = ( QIC_SIGNALTAP_GND );


--D1L626 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]~feeder at LABCELL_X1_Y8_N39
D1L626 = ( QIC_SIGNALTAP_GND );


--D1L637 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]~feeder at LABCELL_X1_Y8_N6
D1L637 = ( QIC_SIGNALTAP_GND );


--D1L653 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]~feeder at LABCELL_X12_Y3_N51
D1L653 = ( QIC_SIGNALTAP_GND );


--D1L613 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]~feeder at LABCELL_X12_Y3_N54
D1L613 = ( QIC_SIGNALTAP_GND );


--D1L662 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]~feeder at LABCELL_X12_Y3_N42
D1L662 = ( QIC_SIGNALTAP_GND );


--D1L451 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]~feeder at LABCELL_X12_Y3_N3
D1L451 = ( QIC_SIGNALTAP_GND );


--D1L472 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]~feeder at LABCELL_X11_Y3_N54
D1L472 = ( QIC_SIGNALTAP_GND );


--D1L474 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]~feeder at LABCELL_X11_Y3_N24
D1L474 = ( QIC_SIGNALTAP_GND );


--D1L641 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]~feeder at LABCELL_X11_Y3_N9
D1L641 = ( QIC_SIGNALTAP_GND );


--D1L469 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]~feeder at LABCELL_X11_Y3_N15
D1L469 = ( QIC_SIGNALTAP_GND );


--D1L463 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]~feeder at MLABCELL_X15_Y3_N42
D1L463 = ( QIC_SIGNALTAP_GND );


--D1L465 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]~feeder at MLABCELL_X15_Y3_N24
D1L465 = ( QIC_SIGNALTAP_GND );


--D1L467 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]~feeder at MLABCELL_X15_Y3_N9
D1L467 = ( QIC_SIGNALTAP_GND );


--D1L460 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]~feeder at MLABCELL_X15_Y3_N39
D1L460 = ( QIC_SIGNALTAP_GND );


--D1L745 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]~feeder at LABCELL_X4_Y9_N30
D1L745 = ( QIC_SIGNALTAP_GND );


--D1L749 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]~feeder at LABCELL_X4_Y9_N27
D1L749 = ( QIC_SIGNALTAP_GND );


--D1L537 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]~feeder at LABCELL_X4_Y9_N48
D1L537 = ( QIC_SIGNALTAP_GND );


--D1L741 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]~feeder at LABCELL_X4_Y9_N51
D1L741 = ( QIC_SIGNALTAP_GND );


--D1L416 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]~feeder at LABCELL_X1_Y6_N30
D1L416 = ( QIC_SIGNALTAP_GND );


--D1L533 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]~feeder at LABCELL_X1_Y6_N45
D1L533 = ( QIC_SIGNALTAP_GND );


--D1L436 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]~feeder at LABCELL_X1_Y6_N3
D1L436 = ( QIC_SIGNALTAP_GND );


--D1L414 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]~feeder at LABCELL_X1_Y6_N15
D1L414 = ( QIC_SIGNALTAP_GND );


--D1L651 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]~feeder at LABCELL_X4_Y2_N48
D1L651 = ( QIC_SIGNALTAP_GND );


--D1L438 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]~feeder at LABCELL_X4_Y2_N3
D1L438 = ( QIC_SIGNALTAP_GND );


--QC1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]~feeder at MLABCELL_X25_Y11_N27
QC1L12 = ( A1L21 );


--F1L13 is clock_synchronizer:switch_sync|prev_data_1[6]~feeder at LABCELL_X24_Y4_N57
F1L13 = ( A1L612 );


--F1L15 is clock_synchronizer:switch_sync|prev_data_1[7]~feeder at LABCELL_X24_Y4_N51
F1L15 = ( A1L614 );


--F1L7 is clock_synchronizer:switch_sync|prev_data_1[2]~feeder at LABCELL_X24_Y4_N33
F1L7 = ( A1L604 );


--D1L892 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[339]~feeder at MLABCELL_X21_Y3_N51
D1L892 = ( A1L600 );


--F1L3 is clock_synchronizer:switch_sync|prev_data_1[0]~feeder at LABCELL_X24_Y4_N45
F1L3 = ( A1L600 );


--D1L894 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[340]~feeder at MLABCELL_X21_Y3_N6
D1L894 = ( A1L602 );


--F1L5 is clock_synchronizer:switch_sync|prev_data_1[1]~feeder at LABCELL_X24_Y4_N12
F1L5 = ( A1L602 );


--F1L10 is clock_synchronizer:switch_sync|prev_data_1[4]~feeder at LABCELL_X24_Y4_N18
F1L10 = ( A1L608 );


--PD1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X33_Y10_N48
PD1L42 = AMPP_FUNCTION();


--EG1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X12_Y5_N9
EG1L2 = VCC;


--AE5L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X31_Y10_N33
AE5L3 = VCC;


--RF1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at MLABCELL_X28_Y6_N42
RF1L14 = VCC;


--SG1L5 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X21_Y4_N9
SG1L5 = VCC;


--EB1L195 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder at MLABCELL_X8_Y9_N33
EB1L195 = AMPP_FUNCTION();


--X1L2324 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder at LABCELL_X12_Y8_N48
X1L2324 = AMPP_FUNCTION();


--JF1L865Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]~DUPLICATE at FF_X37_Y5_N40
--register power-up is low

JF1L865Q = DFFEAS(JF1L359, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  , JF1L387,  );


--JF1L475Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X40_Y4_N52
--register power-up is low

JF1L475Q = DFFEAS(JF1L510, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[22],  ,  , JF1_E_new_inst);


--JF1L478Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X40_Y4_N28
--register power-up is low

JF1L478Q = DFFEAS(JF1L512, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[24],  ,  , JF1_E_new_inst);


--JF1L470Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]~DUPLICATE at FF_X40_Y5_N43
--register power-up is low

JF1L470Q = DFFEAS(JF1L507, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[19],  ,  , JF1_E_new_inst);


--JF1L473Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X40_Y4_N43
--register power-up is low

JF1L473Q = DFFEAS(JF1L509, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[21],  ,  , JF1_E_new_inst);


--JF1L467Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE at FF_X40_Y5_N7
--register power-up is low

JF1L467Q = DFFEAS(JF1L505, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[17],  ,  , JF1_E_new_inst);


--JF1L461Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE at FF_X40_Y5_N55
--register power-up is low

JF1L461Q = DFFEAS(JF1L500, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[12],  ,  , JF1_E_new_inst);


--JF1L458Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X40_Y5_N11
--register power-up is low

JF1L458Q = DFFEAS(JF1L498, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[10],  ,  , JF1_E_new_inst);


--JF1L1117Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~DUPLICATE at FF_X40_Y10_N4
--register power-up is low

JF1L1117Q = DFFEAS(JF1L1118, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[17],  ,  , JF1L606);


--JF1L1124Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~DUPLICATE at FF_X40_Y10_N1
--register power-up is low

JF1L1124Q = DFFEAS(JF1L1125, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[20],  ,  , JF1L606);


--JF1L1129Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~DUPLICATE at FF_X40_Y10_N58
--register power-up is low

JF1L1129Q = DFFEAS(JF1L1130, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , PF2_q_b[22],  ,  , JF1L606);


--YB1L19Q is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync~DUPLICATE at FF_X37_Y13_N49
--register power-up is low

YB1L19Q = DFFEAS(YB1L18, GLOBAL(VG1L41),  ,  ,  ,  ,  , KC1_r_sync_rst,  );


--CD1L40Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]~DUPLICATE at FF_X33_Y13_N1
--register power-up is low

CD1L40Q = DFFEAS(CD1L2, GLOBAL(VG1L41),  ,  , CD1L34,  ,  , ZB1_internal_reset,  );


--JF1L320Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]~DUPLICATE at FF_X37_Y8_N25
--register power-up is low

JF1L320Q = DFFEAS(JF1L669, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1L482Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X40_Y4_N50
--register power-up is low

JF1L482Q = DFFEAS(JF1L515, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[27],  ,  , JF1_E_new_inst);


--JF1L322Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]~DUPLICATE at FF_X37_Y8_N28
--register power-up is low

JF1L322Q = DFFEAS(JF1L670, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1L317Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]~DUPLICATE at FF_X37_Y8_N46
--register power-up is low

JF1L317Q = DFFEAS(JF1L667, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1L752,  ,  , JF1L1146,  );


--JF1L448Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE at FF_X40_Y3_N19
--register power-up is low

JF1L448Q = DFFEAS(JF1L489, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[1],  ,  , JF1_E_new_inst);


--ED1L27Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~DUPLICATE at FF_X34_Y15_N8
--register power-up is low

ED1L27Q = DFFEAS(ED1L3, GLOBAL(VG1L41),  ,  ,  ,  ,  , ZB1_internal_reset,  );


--JF1L698Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]~DUPLICATE at FF_X36_Y5_N22
--register power-up is low

JF1L698Q = DFFEAS(JF1L724, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1L704Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]~DUPLICATE at FF_X36_Y5_N1
--register power-up is low

JF1L704Q = DFFEAS(JF1L728, GLOBAL(VG1L41), !KC1_r_sync_rst,  , JF1_W_valid,  ,  , JF1_R_ctrl_exception,  );


--JF1L1072Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X33_Y8_N31
--register power-up is low

JF1L1072Q = DFFEAS(TE1L96, GLOBAL(VG1L41), !KC1_r_sync_rst,  , !JF1L1073, JF1L959,  ,  , JF1_av_ld_aligning_data);


--BG1L42Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X24_Y5_N7
--register power-up is low

BG1L42Q = DFFEAS(BG1L11, GLOBAL(VG1L41),  ,  , DG1L70, DG1_jdo[28],  ,  , DG1_take_action_ocimem_a);


--AD3L35Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE at FF_X34_Y11_N11
--register power-up is low

AD3L35Q = DFFEAS(AD3_counter_comb_bita3, GLOBAL(VG1L41),  ,  , AD3L1,  ,  , !YB1L13,  );


--JF1L487Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X40_Y3_N49
--register power-up is low

JF1L487Q = DFFEAS(JF1L519, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , JF1_E_src1[31],  ,  , JF1_E_new_inst);


--ED1L48Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]~DUPLICATE at FF_X34_Y13_N31
--register power-up is low

ED1L48Q = DFFEAS(ED1L77, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--ED1L43Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]~DUPLICATE at FF_X29_Y14_N43
--register power-up is low

ED1L43Q = DFFEAS(ED1L81, GLOBAL(VG1L41),  ,  , ED1L119,  ,  , ZB1_internal_reset,  );


--WC2L11Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~DUPLICATE at FF_X31_Y12_N13
--register power-up is low

WC2L11Q = DFFEAS(WC2L3, GLOBAL(VG1L41),  ,  ,  ,  ,  , YB1L14,  );


--BG1L85Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~DUPLICATE at FF_X25_Y5_N10
--register power-up is low

BG1L85Q = DFFEAS(BG1L86, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[21],  , BG1L84, !DG1_take_action_ocimem_b);


--BG1L92Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE at FF_X25_Y5_N22
--register power-up is low

BG1L92Q = DFFEAS(BG1L93, GLOBAL(VG1L41),  ,  , BG1L51, NG1_q_a[24],  , BG1L84, !DG1_take_action_ocimem_b);


--AE4L30Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE at FF_X23_Y12_N1
--register power-up is low

AE4L30Q = DFFEAS(AE4L31, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1141Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE at FF_X31_Y7_N52
--register power-up is low

JF1L1141Q = DFFEAS(JF1_E_st_stall, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LE1L13Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE at FF_X31_Y7_N49
--register power-up is low

LE1L13Q = DFFEAS(LE1L12, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1086Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE at FF_X34_Y8_N34
--register power-up is low

JF1L1086Q = DFFEAS(JF1_d_read_nxt, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HF1L118Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE at FF_X25_Y4_N49
--register power-up is low

HF1L118Q = DFFEAS(HF1L117, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L185Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]~DUPLICATE at FF_X35_Y2_N52
--register power-up is low

EC1L185Q = DFFEAS(HF1L150, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L197Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]~DUPLICATE at FF_X35_Y2_N38
--register power-up is low

EC1L197Q = DFFEAS(HF1L160, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L191Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]~DUPLICATE at FF_X36_Y3_N32
--register power-up is low

EC1L191Q = DFFEAS(HF1L155, GLOBAL(VG1L41),  ,  , EC1L224,  ,  ,  ,  );


--EC1L349Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000~DUPLICATE at FF_X25_Y2_N43
--register power-up is low

EC1L349Q = DFFEAS(EC1L101, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L266Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done~DUPLICATE at FF_X23_Y3_N4
--register power-up is low

EC1L266Q = DFFEAS(EC1L265, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L344Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100~DUPLICATE at FF_X27_Y2_N49
--register power-up is low

EC1L344Q = DFFEAS(EC1L90, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE4L27Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:filter_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE at FF_X23_Y12_N43
--register power-up is low

AE4L27Q = DFFEAS(AE4L32, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JE3L11Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:filter_0_avalon_slave_0_cmd_width_adapter|count[0]~DUPLICATE at FF_X25_Y10_N59
--register power-up is low

JE3L11Q = DFFEAS(JE3L10, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YE2L6Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE at FF_X36_Y6_N10
--register power-up is low

YE2L6Q = DFFEAS(YE2L8, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD8L6Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X31_Y6_N56
--register power-up is low

ZD8L6Q = DFFEAS(ZD8L5, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE10L12Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE at FF_X28_Y8_N40
--register power-up is low

AE10L12Q = DFFEAS(AE10L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD9L78Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X30_Y5_N1
--register power-up is low

ZD9L78Q = DFFEAS(ZD9L77, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE1L3Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X30_Y9_N52
--register power-up is low

AE1L3Q = DFFEAS(AE1L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L770Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld~DUPLICATE at FF_X37_Y7_N55
--register power-up is low

JF1L770Q = DFFEAS(JF1L273, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L551Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]~DUPLICATE at FF_X40_Y4_N37
--register power-up is low

JF1L551Q = DFFEAS(JF1L819, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L553Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]~DUPLICATE at FF_X40_Y6_N37
--register power-up is low

JF1L553Q = DFFEAS(JF1L820, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L546Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]~DUPLICATE at FF_X40_Y4_N35
--register power-up is low

JF1L546Q = DFFEAS(JF1L815, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L540Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]~DUPLICATE at FF_X40_Y6_N4
--register power-up is low

JF1L540Q = DFFEAS(JF1L810, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L532Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]~DUPLICATE at FF_X39_Y5_N13
--register power-up is low

JF1L532Q = DFFEAS(JF1L803, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L526Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]~DUPLICATE at FF_X39_Y6_N29
--register power-up is low

JF1L526Q = DFFEAS(JF1L798, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L263Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111~DUPLICATE at FF_X23_Y2_N32
--register power-up is low

EC1L263Q = DFFEAS(EC1L71, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L261Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~DUPLICATE at FF_X23_Y2_N25
--register power-up is low

EC1L261Q = DFFEAS(EC1L260, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L388Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]~DUPLICATE at FF_X23_Y10_N5
--register power-up is low

EC1L388Q = DFFEAS(EC1L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L3Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk~DUPLICATE at FF_X31_Y12_N28
--register power-up is low

PC1L3Q = DFFEAS( , GLOBAL(VG1L41),  ,  ,  , PC1_cur_test_clk,  ,  , VCC);


--JF1L762Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break~DUPLICATE at FF_X40_Y6_N55
--register power-up is low

JF1L762Q = DFFEAS(JF1L253, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE6L8Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE at FF_X29_Y10_N46
--register power-up is low

AE6L8Q = DFFEAS(AE6L9, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L779Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right~DUPLICATE at FF_X40_Y4_N4
--register power-up is low

JF1L779Q = DFFEAS(JF1L288, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L766Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16~DUPLICATE at FF_X45_Y7_N13
--register power-up is low

JF1L766Q = DFFEAS(JF1L264, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PD1L87Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE at FF_X21_Y7_N13
--register power-up is low

PD1L87Q = AMPP_FUNCTION(A1L6, PD1L86, !Q1_clr_reg);


--EC1L245Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]~DUPLICATE at FF_X23_Y2_N58
--register power-up is low

EC1L245Q = DFFEAS(EC1L73, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L556Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~DUPLICATE at FF_X40_Y4_N1
--register power-up is low

JF1L556Q = DFFEAS(JF1L822, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L559Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~DUPLICATE at FF_X40_Y4_N31
--register power-up is low

JF1L559Q = DFFEAS(JF1L824, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD10L43Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE at FF_X25_Y4_N55
--register power-up is low

ZD10L43Q = DFFEAS(ZD10L42, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD10_write,  ,  ,  ,  );


--ZD10L46Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE at FF_X25_Y4_N58
--register power-up is low

ZD10L46Q = DFFEAS(ZD10L2, GLOBAL(VG1L41), !KC1_r_sync_rst,  , ZD10_write,  ,  ,  ,  );


--RF1L12Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE at FF_X21_Y6_N31
--register power-up is low

RF1L12Q = DFFEAS(RF1L11, GLOBAL(VG1L41), !KC1_r_sync_rst,  , RF1L20,  ,  ,  ,  );


--JC1L51Q is nios_system:NiosII|nios_system_pio_0:pio_0|irq_mask[2]~DUPLICATE at FF_X29_Y6_N10
--register power-up is low

JC1L51Q = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , JC1L6, JF1_d_writedata[2],  ,  , VCC);


--CC1L79Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~DUPLICATE at FF_X29_Y9_N4
--register power-up is low

CC1L79Q = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  , CC1L78, JF1_d_writedata[1],  ,  , VCC);


--RF1L7Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE at FF_X21_Y6_N16
--register power-up is low

RF1L7Q = DFFEAS(RF1L6, GLOBAL(VG1L41), !KC1_r_sync_rst,  , RF1L20,  ,  ,  ,  );


--RF1L19Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE at FF_X22_Y6_N49
--register power-up is low

RF1L19Q = DFFEAS(RF1L18, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1028Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE at FF_X35_Y9_N49
--register power-up is low

JF1L1028Q = DFFEAS(JF1L1057, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE6L29Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]~DUPLICATE at FF_X39_Y9_N1
--register power-up is low

AE6L29Q = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , MF1_readdata[20],  ,  , VCC);


--AE6L12Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~DUPLICATE at FF_X29_Y10_N43
--register power-up is low

AE6L12Q = DFFEAS(AE6L13, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JF1L1022Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE at FF_X36_Y8_N22
--register power-up is low

JF1L1022Q = DFFEAS(JF1L1035, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MF1L9Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]~DUPLICATE at FF_X29_Y5_N43
--register power-up is low

MF1L9Q = DFFEAS(GE1_src_data[44], GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--JC1L9Q is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[0]~DUPLICATE at FF_X29_Y3_N22
--register power-up is low

JC1L9Q = DFFEAS( , GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  , F1_prev_data_2[0],  ,  , VCC);


--UD1L5Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X25_Y9_N55
--register power-up is low

UD1L5Q = DFFEAS(UD1L4, GLOBAL(VG1L41), !KC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XD1L31Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE at FF_X25_Y9_N40
--register power-up is low

XD1L31Q = DFFEAS(XD1_counter_comb_bita3, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--XD1L28Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X25_Y9_N34
--register power-up is low

XD1L28Q = DFFEAS(XD1_counter_comb_bita1, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--XD1L34Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X25_Y9_N46
--register power-up is low

XD1L34Q = DFFEAS(XD1_counter_comb_bita5, GLOBAL(VG1L41), !KC1_r_sync_rst,  , UD1L1,  ,  ,  ,  );


--UF1L7Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE at FF_X21_Y6_N49
--register power-up is low

UF1L7Q = DFFEAS(UF1L6, GLOBAL(VG1L41),  ,  ,  ,  ,  ,  ,  );


--BG1L75Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE at FF_X23_Y6_N43
--register power-up is low

BG1L75Q = DFFEAS(BG1L110, GLOBAL(VG1L41),  ,  , BG1L51,  ,  ,  ,  );


--Q1L131Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE at FF_X6_Y6_N41
--register power-up is low

Q1L131Q = AMPP_FUNCTION(A1L6, Q1_jtag_ir_reg[8], S1_state[0], GND, S1_state[11]);


--Q1L128Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE at FF_X6_Y6_N37
--register power-up is low

Q1L128Q = AMPP_FUNCTION(A1L6, Q1L129, S1_state[0], S1_state[11]);


--R2L8Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X3_Y5_N40
--register power-up is low

R2L8Q = AMPP_FUNCTION(A1L6, R2L20, R2L12);


--R2L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE at FF_X3_Y5_N22
--register power-up is low

R2L6Q = AMPP_FUNCTION(A1L6, R2L15, R2L12);


--R2L10Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE at FF_X3_Y5_N37
--register power-up is low

R2L10Q = AMPP_FUNCTION(A1L6, R2L19, R2L12);


--R2L13Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X3_Y5_N43
--register power-up is low

R2L13Q = AMPP_FUNCTION(A1L6, R2L18, R2L12);


--Q1L142Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE at FF_X3_Y4_N7
--register power-up is low

Q1L142Q = AMPP_FUNCTION(A1L6, Q1L145, Q1L144);


--Q1L140Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE at FF_X3_Y4_N55
--register power-up is low

Q1L140Q = AMPP_FUNCTION(A1L6, Q1L147, Q1L144);


--Q1L137Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE at FF_X3_Y4_N1
--register power-up is low

Q1L137Q = AMPP_FUNCTION(A1L6, Q1L148, Q1L144);


--X1L2405Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~DUPLICATE at FF_X2_Y2_N19
--register power-up is low

X1L2405Q = AMPP_FUNCTION(A1L6, X1L2297, X1_tdo_crc_len_reg[27], X1L2362, X1L2363, X1L2393);


--EB1L17Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]~DUPLICATE at FF_X8_Y9_N4
--register power-up is low

EB1L17Q = AMPP_FUNCTION(A1L40, EB1L18, !X1_reset_all, EB1L246, X1_collect_data);


--EB1L20Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]~DUPLICATE at FF_X8_Y7_N46
--register power-up is low

EB1L20Q = AMPP_FUNCTION(A1L40, EB1L83, !X1_reset_all, EB1L246, GND, X1_collect_data);


--EB1L30Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]~DUPLICATE at FF_X8_Y7_N49
--register power-up is low

EB1L30Q = AMPP_FUNCTION(A1L40, EB1L103, !X1_reset_all, EB1L246, GND, X1_collect_data);


--R1L3Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE at FF_X8_Y5_N25
--register power-up is low

R1L3Q = AMPP_FUNCTION(A1L6, R1L8, !R1L7);


--X1L2339Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]~DUPLICATE at FF_X9_Y6_N16
--register power-up is low

X1L2339Q = AMPP_FUNCTION(A1L40, X1L2340);


--X1L2351Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]~DUPLICATE at FF_X9_Y6_N40
--register power-up is low

X1L2351Q = AMPP_FUNCTION(A1L40, X1L2352);


