// Seed: 3023577028
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  tri1 id_3;
  assign module_1.id_2 = 0;
  always @(1 or posedge 1) begin : LABEL_0
    cover (id_1);
  end
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply1 id_1,
    input  supply0 id_2,
    output supply1 id_3,
    output uwire   id_4,
    input  supply0 id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  xnor primCall (id_4, id_10, id_7, id_13);
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
