module IO_Block
(
	input clk, nrst,
	input [31:0] A,
	input [31:0] WD,
	input WE, 
	output [31:0] RD,
);





endmodule 

//-----------------------Select SWITCH----------------------

module Select_SW
(
	input [31:0] addr_in,	// Address for MEM
	output Select_SW
);


assign Select_SW =  (addr_in == 32'hFFFF_FFF0);

endmodule 

//-----------------------Select 7SegLed----------------------

module Select_7SegLed
(
	input [31:0] addr_in,	// Address for MEM
	output Select_7SegLed
);

assign Select_7SegLed =  (addr_in == 32'hFFFF_FFF8);

endmodule 