{
    "name": "stm32f0",
    "peripherals": [
        {
            "name": "stm32f051:exti",
            "desc": "External interrupt/event controller (PWR)",
            "default_access_flags": "32_word",
            "registers": [
                {
                    "name": "imr",
                    "desc": "Interrupt mask register (EXTI_IMR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x0F940000",
                    "readable_bits": "0xFFFFFFFF",
                    "writable_bits": "0xFFFFFFFF"
                },
                {
                    "name": "emr",
                    "desc": "Event mask register (EXTI_EMR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007BFFFF",
                    "writable_bits": "0x007BFFFF"
                },
                {
                    "name": "rtsr",
                    "desc": "Rising trigger selection register (EXTI_RTSR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007BFFFF",
                    "writable_bits": "0x007BFFFF"
                },
                {
                    "name": "ftsr",
                    "desc": "Falling trigger selection register (EXTI_FTSR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007BFFFF",
                    "writable_bits": "0x007BFFFF"
                },
                {
                    "name": "swier",
                    "desc": "Software interrupt event register (EXTI_SWIER)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007BFFFF",
                    "writable_bits": "0x007BFFFF"
                },
                {
                    "name": "pr",
                    "desc": "Pending register (EXTI_PR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007BFFFF",
                    "writable_bits": "0x007BFFFF"
                }
            ]
        },
        {
            "name": "stm32f051:flash",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_word",
            "registers": [
                {
                    "name": "acr",
                    "desc": "Flash access control register (FLASH_ACR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "latency",
                            "first_bit": 0,
                            "width_bits": 3
                        },
                        {
                            "name": "prftbe",
                            "desc": "Prefetch buffer enable",
                            "first_bit": 4
                        },
                        {
                            "name": "prftbs",
                            "desc": "Prefetch buffer status",
                            "first_bit": 5,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "keyr",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optkeyr",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "ar",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "obr",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "wrpr",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f051:gpio",
            "desc": "General-purpose I/Os (GPIO)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "moder",
                    "desc": "GPIO port mode register (GPIOx_MODER)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "otyper",
                    "desc": "GPIO port output type register (GPIOx_OTYPER)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0000FFFF",
                    "writable_bits": "0x0000FFFF"
                },
                {
                    "name": "ospeeder",
                    "desc": "GPIO port output speed register (GPIOx_OSPEEDR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "pupdr",
                    "desc": "GPIO port pull-up/pull-down register (GPIOx_PUPDR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "idr",
                    "desc": "GPIO Port input data register (GPIOx_IDR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "reset_mask": "0xFFFF0000",
                    "readable_bits": "0x0000FFFF",
                    "rw_mode": "r"
                },
                {
                    "name": "odr",
                    "desc": "GPIO Port output data register (GPIOx_ODR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0000FFFF",
                    "writable_bits": "0x0000FFFF"
                },
                {
                    "name": "bsrr",
                    "desc": "GPIO Port bit set/reset register (GPIOx_BSRR) ",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "rw_mode": "w"
                },
                {
                    "name": "lckr",
                    "desc": "GPIO Port configuration lock register (GPIOx_LCKR)",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0001FFFF",
                    "writable_bits": "0x0001FFFF"
                },
                {
                    "name": "afrl",
                    "desc": "GPIO alternate function low register (GPIOx_AFRL)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "afrh",
                    "desc": "GPIO alternate function low register (GPIOx_AFRH)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "brr",
                    "desc": "GPIO Port bit reset register (GPIOx_BRR) ",
                    "offset_bytes": "0x028",
                    "reset_value": "0x00000000",
                    "rw_mode": "w"
                }
            ]
        },
        {
            "name": "stm32f051:pwr",
            "desc": "Power controller (PWR)",
            "default_access_flags": "32_word_halfword",
            "registers": [
                {
                    "name": "cr",
                    "desc": "PWR power control register (PWR_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lpds",
                            "desc": "Low-power deep sleep",
                            "first_bit": 0
                        },
                        {
                            "name": "pdds",
                            "desc": "Power-down deep sleep",
                            "first_bit": 1
                        },
                        {
                            "name": "cwuf",
                            "desc": "Clear wakeup flag",
                            "first_bit": 2,
                            "rw_mode": "w"
                        },
                        {
                            "name": "csbf",
                            "desc": "Clear standby flag",
                            "first_bit": 3,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pvde",
                            "desc": "Power voltage detector enable",
                            "first_bit": 4
                        },
                        {
                            "name": "pls",
                            "desc": "PVD level selection",
                            "first_bit": 5,
                            "width_bits": 3
                        },
                        {
                            "name": "dbp",
                            "desc": "Disable backup domain write protection",
                            "first_bit": 8
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "PWR power control/status register (PWR_CSR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "wuf",
                            "desc": "Wakeup flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "sbf",
                            "desc": "Standby flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pvdo",
                            "desc": "PVD output",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "ewup1",
                            "desc": "Enable WKUP1 pin",
                            "first_bit": 8
                        },
                        {
                            "name": "ewup2",
                            "desc": "Enable WKUP2 pin",
                            "first_bit": 9
                        },
                        {
                            "name": "ewup3",
                            "desc": "Enable WKUP3 pin",
                            "first_bit": 10
                        },
                        {
                            "name": "ewup4",
                            "desc": "Enable WKUP4 pin",
                            "first_bit": 11
                        },
                        {
                            "name": "ewup5",
                            "desc": "Enable WKUP5 pin",
                            "first_bit": 12
                        },
                        {
                            "name": "ewup6",
                            "desc": "Enable WKUP6 pin",
                            "first_bit": 13
                        },
                        {
                            "name": "ewup7",
                            "desc": "Enable WKUP7 pin",
                            "first_bit": 14
                        },
                        {
                            "name": "ewup8",
                            "desc": "Enable WKUP8 pin",
                            "first_bit": 15
                        }
                    ]
                }
            ]
        },
        {
            "name": "stm32f051:rcc",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "Clock control register (RCC_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000083",
                    "reset_mask": "0xFFFF00FF",
                    "bitfields": [
                        {
                            "name": "hsion",
                            "desc": "HSI clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "hsirdy",
                            "desc": "HSI clock ready flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsitrim",
                            "desc": "HSI clock trimming",
                            "first_bit": 3,
                            "width_bits": 5
                        },
                        {
                            "name": "hsical",
                            "desc": "HSI clock calibration",
                            "first_bit": 8,
                            "width_bits": 8,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hseon",
                            "desc": "HSE clock enable",
                            "first_bit": 16
                        },
                        {
                            "name": "hserdy",
                            "desc": "EHSE clock ready flag",
                            "first_bit": 17,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsebyp",
                            "desc": "HSE crystal oscillator bypass",
                            "first_bit": 18
                        },
                        {
                            "name": "csson",
                            "desc": "Clock security system enable",
                            "first_bit": 19
                        },
                        {
                            "name": "pllon",
                            "desc": "PLL enable",
                            "first_bit": 24
                        },
                        {
                            "name": "pllrdy",
                            "desc": "PLL clock ready flag",
                            "first_bit": 25,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "cfgr",
                    "desc": "Clock configuration register (RCC_CFGR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "sw",
                            "desc": "System clock switch",
                            "first_bit": 0,
                            "width_bits": 2
                        },
                        {
                            "name": "sws",
                            "desc": "System clock switch status",
                            "first_bit": 2,
                            "width_bits": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hpre",
                            "desc": "HLCK prescaler",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "ppre",
                            "desc": "PCLK prescaler",
                            "first_bit": 8,
                            "width_bits": 3
                        },
                        {
                            "name": "adcpre",
                            "desc": "ADC prescaler",
                            "first_bit": 14,
                            "width_bits": 1
                        },
                        {
                            "name": "pllsrc",
                            "desc": "PLL input clock source",
                            "first_bit": 15,
                            "width_bits": 2
                        },
                        {
                            "name": "pllxtpre",
                            "desc": "HSE divider for PLL entry",
                            "first_bit": 17
                        },
                        {
                            "name": "pllmul",
                            "desc": "PLL multiplication factor",
                            "first_bit": 18,
                            "width_bits": 4
                        },
                        {
                            "name": "mco",
                            "desc": "Microcontroller clock output",
                            "first_bit": 24,
                            "width_bits": 3
                        },
                        {
                            "name": "mcopre",
                            "desc": "Microcontroller Clock Output Prescaler (not available on STM32F05x devices)",
                            "first_bit": 28,
                            "width_bits": 3
                        },
                        {
                            "name": "pllnodiv",
                            "desc": "PLL clock not divided for MCO (not available on STM32F05x devices)",
                            "first_bit": 31
                        }
                    ]
                },
                {
                    "name": "cir",
                    "desc": "Clock interrupt register (RCC_CIR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lsirdyf",
                            "desc": "LSI ready interrupt flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lserdyf",
                            "desc": "LSE ready interrupt flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsirdyf",
                            "desc": "HSI ready interrupt flag",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hserdyf",
                            "desc": "HSE ready interrupt flag",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllrdyf",
                            "desc": "PLL ready interrupt flag",
                            "first_bit": 4,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsi14rdyf",
                            "desc": "HSI14 ready interrupt flag",
                            "first_bit": 5,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsi48rdyf",
                            "desc": "HSI48 ready interrupt flag",
                            "first_bit": 6,
                            "rw_mode": "r"
                        },
                        {
                            "name": "cssf",
                            "desc": "Clock security system interrupt flag",
                            "first_bit": 7,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsirdyie",
                            "desc": "LSI ready interrupt enable",
                            "first_bit": 8
                        },
                        {
                            "name": "lserdyie",
                            "desc": "LSE ready interrupt enable",
                            "first_bit": 9
                        },
                        {
                            "name": "hsirdyie",
                            "desc": "HSI ready interrupt enable",
                            "first_bit": 10
                        },
                        {
                            "name": "hserdyie",
                            "desc": "HSE ready interrupt enable",
                            "first_bit": 11
                        },
                        {
                            "name": "pllrdyie",
                            "desc": "PLL ready interrupt enable",
                            "first_bit": 12
                        },
                        {
                            "name": "hsi14rdye",
                            "desc": "HSI14 ready interrupt enable",
                            "first_bit": 13
                        },
                        {
                            "name": "hsi48rdye",
                            "desc": "HSI48 ready interrupt enable",
                            "first_bit": 14
                        },
                        {
                            "name": "lsirdyc",
                            "desc": "LSI ready interrupt clear",
                            "first_bit": 16,
                            "rw_mode": "w"
                        },
                        {
                            "name": "lserdyc",
                            "desc": "LSE ready interrupt clear",
                            "first_bit": 17,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsirdyc",
                            "desc": "HSI ready interrupt clear",
                            "first_bit": 18,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hserdyc",
                            "desc": "HSE ready interrupt clear",
                            "first_bit": 19,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pllrdyc",
                            "desc": "PLL ready interrupt clear",
                            "first_bit": 20,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsi14rdyc",
                            "desc": "HSI14 ready interrupt clear",
                            "first_bit": 21,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsi48rdyc",
                            "desc": "HSI48 ready interrupt clear",
                            "first_bit": 22,
                            "rw_mode": "w"
                        },
                        {
                            "name": "cssc",
                            "desc": "Clock security system interrupt clear",
                            "first_bit": 23,
                            "rw_mode": "w"
                        }
                    ]
                },
                {
                    "name": "apb2rstr",
                    "desc": "APB2 peripheral reset register (RCC_APB2RSTR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00475DE1",
                    "writable_bits": "0x00475DE1"
                },
                {
                    "name": "apb1rstr",
                    "desc": "APB1 peripheral reset register (RCC_APB1RSTR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x7AFE4933",
                    "writable_bits": "0x7AFE4933"
                },
                {
                    "name": "ahbenr",
                    "desc": "AHB peripheral clock enable register (RCC_AHBENR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x017E0057",
                    "writable_bits": "0x017E0057"
                },
                {
                    "name": "apb2enr",
                    "desc": "APB2 peripheral clock enable register (RCC_APB2ENR)",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00475AE1",
                    "writable_bits": "0x00475AE1"
                },
                {
                    "name": "apb1enr",
                    "desc": "APB1 peripheral clock enable register (RCC_APB1ENR)",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x3E7EC83F",
                    "writable_bits": "0x3E7EC83F"
                },
                {
                    "name": "bdcr",
                    "desc": "Backup domain control register (RCC_BDCR)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lseon",
                            "desc": "LSE oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lserdy",
                            "desc": "LSE oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsebyp",
                            "desc": "LSE oscillator bypass",
                            "first_bit": 2
                        },
                        {
                            "name": "lsedrv",
                            "desc": "LSE oscillator drive capability",
                            "first_bit": 3,
                            "width_bits": 2
                        },
                        {
                            "name": "rtcsel",
                            "desc": "RTC clock source selection",
                            "first_bit": 8,
                            "width_bits": 2
                        },
                        {
                            "name": "rtcen",
                            "desc": "RTC clock enable",
                            "first_bit": 15
                        },
                        {
                            "name": "bdrst",
                            "desc": "RTC domain software reset",
                            "first_bit": 16
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "Control/status register (RCC_CSR)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x0C000000",
                    "reset_mask": "0x000FFFFF",
                    "bitfields": [
                        {
                            "name": "lsion",
                            "desc": "Internal low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lsirdy",
                            "desc": "Internal low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "v18pwrrstf",
                            "desc": "Remove reset flag",
                            "first_bit": 23,
                            "rw_mode": "r"
                        },
                        {
                            "name": "rmvf",
                            "desc": "Remove reset flag",
                            "first_bit": 24
                        },
                        {
                            "name": "oblrstf",
                            "desc": "Option byte loader reset flag",
                            "first_bit": 25,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pinrstf",
                            "desc": "PIN reset flag",
                            "first_bit": 26,
                            "rw_mode": "r"
                        },
                        {
                            "name": "porrstf",
                            "desc": "POR/PDR reset flag",
                            "first_bit": 27,
                            "rw_mode": "r"
                        },
                        {
                            "name": "stfrstf",
                            "desc": "Software reset flag",
                            "first_bit": 28,
                            "rw_mode": "r"
                        },
                        {
                            "name": "iwdgrstf",
                            "desc": "Independent watchdog reset flag",
                            "first_bit": 29,
                            "rw_mode": "r"
                        },
                        {
                            "name": "wwdgrstf",
                            "desc": "Window watchdog reset flag",
                            "first_bit": 30,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lpwrrstf",
                            "desc": "Low-power reset flag",
                            "first_bit": 31,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "ahbrstr",
                    "desc": "AHB peripheral clock reset register (RCC_AHBRSTR)",
                    "offset_bytes": "0x028",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x017E0000",
                    "writable_bits": "0x017E0000"
                },
                {
                    "name": "cfgr2",
                    "desc": "Clock configuration register 2 (RCC_CFGR2)",
                    "offset_bytes": "0x02C",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "prediv",
                            "desc": "PREDIV1 division factor",
                            "first_bit": 0,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "cfgr3",
                    "desc": "Clock configuration register 3 (RCC_CFGR3)",
                    "offset_bytes": "0x030",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000F01D3",
                    "writable_bits": "0x000F01D3"
                },
                {
                    "name": "cr2",
                    "desc": "Clock control register 2 (RCC_CR2)",
                    "offset_bytes": "0x034",
                    "reset_value": "0x00000080",
                    "reset_mask": "0x00FF00FF",
                    "readable_bits": "0xFF03FFFF",
                    "writable_bits": "0x000100FD"
                }
            ]
        },
        {
            "name": "stm32f051:syscfg",
            "desc": "System configuration controller (SYSCFG)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cfgr1",
                    "desc": "Configuration register 1 (SYSCFG_CFGR1)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x7FFF7FD3",
                    "writable_bits": "0x7FFF7FD3"
                },
                {
                    "name": "exticr1",
                    "desc": "External interrupt configuration register 1 (SYSCFG_EXTICR1)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti0",
                            "desc": "EXTI 0 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti1",
                            "desc": "EXTI 1 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti2",
                            "desc": "EXTI 2 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti3",
                            "desc": "EXTI 3 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "exticr2",
                    "desc": "External interrupt configuration register 2 (SYSCFG_EXTICR2)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti4",
                            "desc": "EXTI 4 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti5",
                            "desc": "EXTI 5 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti6",
                            "desc": "EXTI 6 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti7",
                            "desc": "EXTI 7 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "exticr3",
                    "desc": "External interrupt configuration register 3 (SYSCFG_EXTICR3)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti8",
                            "desc": "EXTI 8 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti9",
                            "desc": "EXTI 9 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti10",
                            "desc": "EXTI 10 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti11",
                            "desc": "EXTI 11 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "exticr4",
                    "desc": "External interrupt configuration register 4 (SYSCFG_EXTICR1)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti12",
                            "desc": "EXTI 12 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti13",
                            "desc": "EXTI 13 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti14",
                            "desc": "EXTI 14 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti15",
                            "desc": "EXTI 15 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "cfgr2",
                    "desc": "Configuration register 2 (SYSCFG_CFGR2)",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00000107",
                    "writable_bits": "0x00000107"
                }
            ]
        }
    ]
}
