INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dominik/Documents/GitHub/PUL-temp/PUL-temp.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
