INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_7/sim/bd_36cd_slot_1_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_1_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_8/sim/bd_36cd_slot_1_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_1_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_9/sim/bd_36cd_slot_1_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_1_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_10/sim/bd_36cd_slot_1_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_1_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_11/sim/bd_36cd_slot_1_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd_slot_1_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_36cd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_ila_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R706YB
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_3HM21E
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1W60HW0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_ps7_0_50M_0
