-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                ymh15@EEWS104A-007                                  
-- Generated date:              Thu May 12 13:50:24 +0100 2016                      

Solution Settings: rectangle_detect.v4
  Current state: schedule
  Project: rectangle_detect
  
  Design Input Files Specified
    $PROJECT_HOME/rectangle_detect.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process                Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------- ----------------------- ------- ---------- ------------ -- --------
    /rectangle_detect/core                      49       2          3            0  0          
    Design Total:                               49       2          3            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /rectangle_detect/core   
    
  I/O Data Ranges
    Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------- ---- -------- --------- --------- ------- -------- --------
    vga_xy:rsc.z     IN   Unsigned        20                                     
    video_in:rsc.z   IN   Unsigned        30                                     
    x_top_left:rsc.z IN   Unsigned        10                                     
    y_top_left:rsc.z IN   Unsigned        10                                     
    width:rsc.z      IN   Unsigned        10                                     
    height:rsc.z     IN   Unsigned        10                                     
    reset:rsc.z      IN   Unsigned         1                                     
    clk              IN   Unsigned         1                                     
    en               IN   Unsigned         1                                     
    arst_n           IN   Unsigned         1                                     
    video_out:rsc.z  OUT  Unsigned        30                                     
    filled:rsc.z     OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /rectangle_detect/vga_xy:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /rectangle_detect/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/video_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                   Indices Phys Memory Address     
      -------------------------- ------- -----------------------
      /rectangle_detect/video_in    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/x_top_left:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                     Indices Phys Memory Address     
      ---------------------------- ------- -----------------------
      /rectangle_detect/x_top_left     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/y_top_left:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                     Indices Phys Memory Address     
      ---------------------------- ------- -----------------------
      /rectangle_detect/y_top_left     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/width:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /rectangle_detect/width     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/height:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /rectangle_detect/height     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/video_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /rectangle_detect/video_out    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/filled:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /rectangle_detect/filled     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /rectangle_detect/reset:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /rectangle_detect/reset     0:0 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /rectangle_detect/core core:rlp           Infinite       0            3  60.00 ns                       
    /rectangle_detect/core   main             Infinite       3            3  60.00 ns                       
    
  Loop Execution Profile
    Process                Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------- ---------------- ------------ -------------------------- ----------------- --------
    /rectangle_detect/core core:rlp                   0                        0.00                3           
    /rectangle_detect/core   main                     3                      100.00                3           
    
  End of Report
