

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_28_13'
================================================================
* Date:           Wed Dec 20 21:42:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |       16|       16|         6|          5|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%activations3_1 = alloca i32 1"   --->   Operation 10 'alloca' 'activations3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%activations3_1_5 = alloca i32 1"   --->   Operation 11 'alloca' 'activations3_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%activations3_1_6 = alloca i32 1"   --->   Operation 12 'alloca' 'activations3_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%activations3_0_41_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_41_reload"   --->   Operation 14 'read' 'activations3_0_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%activations3_1_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_4_reload"   --->   Operation 15 'read' 'activations3_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%activations3_2_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_4_reload"   --->   Operation 16 'read' 'activations3_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %activations3_2_4_reload_read, i64 %activations3_1_6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %activations3_1_4_reload_read, i64 %activations3_1_5"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %activations3_0_41_reload_read, i64 %activations3_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i76"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_10 = load i2 %i" [backprop.c:28]   --->   Operation 22 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%icmp_ln28 = icmp_eq  i2 %i_10, i2 3" [backprop.c:28]   --->   Operation 23 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.i.i76.split, void %for.inc.i88.preheader.exitStub" [backprop.c:28]   --->   Operation 24 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln29_cast = zext i2 %i_10" [backprop.c:28]   --->   Operation 25 'zext' 'trunc_ln29_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %trunc_ln29_cast" [backprop.c:29]   --->   Operation 26 'getelementptr' 'biases3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.14ns)   --->   "%biases3_load = load i2 %biases3_addr" [backprop.c:29]   --->   Operation 27 'load' 'biases3_load' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%switch_ln29 = switch i2 %i_10, void %branch5, i2 0, void %for.inc.i.i76.split.for.inc.i.i76.split358_crit_edge, i2 1, void %for.inc.i.i76.split.for.inc.i.i76.split358_crit_edge5" [backprop.c:29]   --->   Operation 28 'switch' 'switch_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%add_ln28 = add i2 %i_10, i2 1" [backprop.c:28]   --->   Operation 31 'add' 'add_ln28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%activations3_1_load_1 = load i64 %activations3_1" [backprop.c:29]   --->   Operation 32 'load' 'activations3_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%activations3_1_5_load_1 = load i64 %activations3_1_5" [backprop.c:29]   --->   Operation 33 'load' 'activations3_1_5_load_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%activations3_1_6_load_1 = load i64 %activations3_1_6" [backprop.c:29]   --->   Operation 34 'load' 'activations3_1_6_load_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_1_load_1, i64 %activations3_1_5_load_1, i64 %activations3_1_6_load_1, i2 %i_10" [backprop.c:29]   --->   Operation 35 'mux' 'tmp_5' <Predicate = (!icmp_ln28)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.14ns)   --->   "%biases3_load = load i2 %biases3_addr" [backprop.c:29]   --->   Operation 36 'load' 'biases3_load' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %biases3_load" [backprop.c:29]   --->   Operation 37 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 38 [5/5] (5.86ns)   --->   "%activations3_1_8 = dadd i64 %tmp_5, i64 %bitcast_ln29" [backprop.c:29]   --->   Operation 38 'dadd' 'activations3_1_8' <Predicate = (!icmp_ln28)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.84ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %i" [backprop.c:28]   --->   Operation 39 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.84>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i.i76" [backprop.c:28]   --->   Operation 40 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%activations3_1_load = load i64 %activations3_1"   --->   Operation 52 'load' 'activations3_1_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%activations3_1_5_load = load i64 %activations3_1_5"   --->   Operation 53 'load' 'activations3_1_5_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%activations3_1_6_load = load i64 %activations3_1_6"   --->   Operation 54 'load' 'activations3_1_6_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_2_6_out, i64 %activations3_1_6_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_1_6_out, i64 %activations3_1_5_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_0_63_out, i64 %activations3_1_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.86>
ST_3 : Operation 41 [4/5] (5.86ns)   --->   "%activations3_1_8 = dadd i64 %tmp_5, i64 %bitcast_ln29" [backprop.c:29]   --->   Operation 41 'dadd' 'activations3_1_8' <Predicate = (!icmp_ln28)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.86>
ST_4 : Operation 42 [3/5] (5.86ns)   --->   "%activations3_1_8 = dadd i64 %tmp_5, i64 %bitcast_ln29" [backprop.c:29]   --->   Operation 42 'dadd' 'activations3_1_8' <Predicate = (!icmp_ln28)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.86>
ST_5 : Operation 43 [2/5] (5.86ns)   --->   "%activations3_1_8 = dadd i64 %tmp_5, i64 %bitcast_ln29" [backprop.c:29]   --->   Operation 43 'dadd' 'activations3_1_8' <Predicate = (!icmp_ln28)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.70>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [backprop.c:27]   --->   Operation 44 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/5] (5.86ns)   --->   "%activations3_1_8 = dadd i64 %tmp_5, i64 %bitcast_ln29" [backprop.c:29]   --->   Operation 45 'dadd' 'activations3_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.84ns)   --->   "%store_ln29 = store i64 %activations3_1_8, i64 %activations3_1_5" [backprop.c:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = (i_10 == 1)> <Delay = 0.84>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i.i76.split358" [backprop.c:29]   --->   Operation 47 'br' 'br_ln29' <Predicate = (i_10 == 1)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.84ns)   --->   "%store_ln29 = store i64 %activations3_1_8, i64 %activations3_1" [backprop.c:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = (i_10 == 0)> <Delay = 0.84>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i.i76.split358" [backprop.c:29]   --->   Operation 49 'br' 'br_ln29' <Predicate = (i_10 == 0)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.84ns)   --->   "%store_ln29 = store i64 %activations3_1_8, i64 %activations3_1_6" [backprop.c:29]   --->   Operation 50 'store' 'store_ln29' <Predicate = (i_10 != 0 & i_10 != 1)> <Delay = 0.84>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i.i76.split358" [backprop.c:29]   --->   Operation 51 'br' 'br_ln29' <Predicate = (i_10 != 0 & i_10 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activations3_2_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_1_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_0_41_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activations3_2_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ activations3_1_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ activations3_0_63_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca           ) [ 0110000]
activations3_1                (alloca           ) [ 0111111]
activations3_1_5              (alloca           ) [ 0111111]
activations3_1_6              (alloca           ) [ 0111111]
specinterface_ln0             (specinterface    ) [ 0000000]
activations3_0_41_reload_read (read             ) [ 0000000]
activations3_1_4_reload_read  (read             ) [ 0000000]
activations3_2_4_reload_read  (read             ) [ 0000000]
store_ln0                     (store            ) [ 0000000]
store_ln0                     (store            ) [ 0000000]
store_ln0                     (store            ) [ 0000000]
store_ln0                     (store            ) [ 0000000]
br_ln0                        (br               ) [ 0000000]
i_10                          (load             ) [ 0111111]
icmp_ln28                     (icmp             ) [ 0111110]
br_ln28                       (br               ) [ 0000000]
trunc_ln29_cast               (zext             ) [ 0000000]
biases3_addr                  (getelementptr    ) [ 0010000]
switch_ln29                   (switch           ) [ 0000000]
specpipeline_ln0              (specpipeline     ) [ 0000000]
empty                         (speclooptripcount) [ 0000000]
add_ln28                      (add              ) [ 0000000]
activations3_1_load_1         (load             ) [ 0000000]
activations3_1_5_load_1       (load             ) [ 0000000]
activations3_1_6_load_1       (load             ) [ 0000000]
tmp_5                         (mux              ) [ 0101111]
biases3_load                  (load             ) [ 0000000]
bitcast_ln29                  (bitcast          ) [ 0101111]
store_ln28                    (store            ) [ 0000000]
br_ln28                       (br               ) [ 0000000]
specloopname_ln27             (specloopname     ) [ 0000000]
activations3_1_8              (dadd             ) [ 0000000]
store_ln29                    (store            ) [ 0000000]
br_ln29                       (br               ) [ 0000000]
store_ln29                    (store            ) [ 0000000]
br_ln29                       (br               ) [ 0000000]
store_ln29                    (store            ) [ 0000000]
br_ln29                       (br               ) [ 0000000]
activations3_1_load           (load             ) [ 0000000]
activations3_1_5_load         (load             ) [ 0000000]
activations3_1_6_load         (load             ) [ 0000000]
write_ln0                     (write            ) [ 0000000]
write_ln0                     (write            ) [ 0000000]
write_ln0                     (write            ) [ 0000000]
ret_ln0                       (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activations3_2_4_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_2_4_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="activations3_1_4_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_1_4_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activations3_0_41_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_0_41_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="biases3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activations3_2_6_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_2_6_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activations3_1_6_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_1_6_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activations3_0_63_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_0_63_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="activations3_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations3_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="activations3_1_5_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations3_1_5/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="activations3_1_6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations3_1_6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="activations3_0_41_reload_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_0_41_reload_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="activations3_1_4_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_1_4_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="activations3_2_4_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_2_4_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln0_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="64" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="biases3_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biases3_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="activations3_1_8/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_10_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln28_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln29_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln29_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln28_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="activations3_1_load_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations3_1_load_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="activations3_1_5_load_1_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations3_1_5_load_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="activations3_1_6_load_1_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations3_1_6_load_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="0" index="3" bw="64" slack="0"/>
<pin id="177" dir="0" index="4" bw="2" slack="1"/>
<pin id="178" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="bitcast_ln29_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln28_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="1"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln29_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="5"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln29_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="5"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln29_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="5"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="activations3_1_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations3_1_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="activations3_1_5_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations3_1_5_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="activations3_1_6_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations3_1_6_load/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="228" class="1005" name="activations3_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations3_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="activations3_1_5_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations3_1_5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="activations3_1_6_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations3_1_6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_10_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="1"/>
<pin id="254" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln28_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="262" class="1005" name="biases3_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_5_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="bitcast_ln29_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="50" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="128"><net_src comp="80" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="68" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="163" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="166" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="183"><net_src comp="172" pin="5"/><net_sink comp="120" pin=0"/></net>

<net id="187"><net_src comp="114" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="193"><net_src comp="158" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="120" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="120" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="120" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="224"><net_src comp="52" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="231"><net_src comp="56" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="239"><net_src comp="60" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="247"><net_src comp="64" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="255"><net_src comp="144" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="261"><net_src comp="147" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="107" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="270"><net_src comp="172" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="275"><net_src comp="184" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activations3_2_6_out | {2 }
	Port: activations3_1_6_out | {2 }
	Port: activations3_0_63_out | {2 }
 - Input state : 
	Port: backprop_Pipeline_VITIS_LOOP_28_13 : activations3_2_4_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_28_13 : activations3_1_4_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_28_13 : activations3_0_41_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_28_13 : biases3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln28 : 2
		br_ln28 : 3
		trunc_ln29_cast : 2
		biases3_addr : 3
		biases3_load : 4
		switch_ln29 : 2
	State 2
		tmp_5 : 1
		bitcast_ln29 : 1
		activations3_1_8 : 2
		store_ln28 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
	State 4
	State 5
	State 6
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   dadd   |                grp_fu_120                |    3    |   445   |   782   |
|----------|------------------------------------------|---------|---------|---------|
|    mux   |               tmp_5_fu_172               |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |              add_ln28_fu_158             |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln28_fu_147             |    0    |    0    |    8    |
|----------|------------------------------------------|---------|---------|---------|
|          | activations3_0_41_reload_read_read_fu_68 |    0    |    0    |    0    |
|   read   |  activations3_1_4_reload_read_read_fu_74 |    0    |    0    |    0    |
|          |  activations3_2_4_reload_read_read_fu_80 |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |           write_ln0_write_fu_86          |    0    |    0    |    0    |
|   write  |           write_ln0_write_fu_93          |    0    |    0    |    0    |
|          |          write_ln0_write_fu_100          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |          trunc_ln29_cast_fu_153          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    3    |   445   |   813   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|activations3_1_5_reg_236|   64   |
|activations3_1_6_reg_244|   64   |
| activations3_1_reg_228 |   64   |
|  biases3_addr_reg_262  |    2   |
|  bitcast_ln29_reg_272  |   64   |
|      i_10_reg_252      |    2   |
|        i_reg_221       |    2   |
|    icmp_ln28_reg_258   |    1   |
|      tmp_5_reg_267     |   64   |
+------------------------+--------+
|          Total         |   327  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_120    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_120    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   260  ||  2.532  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   445  |   813  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   772  |   840  |
+-----------+--------+--------+--------+--------+
