--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.912ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X42Y51.C5), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 6)
  Clock Path Skew:      -0.314ns (0.998 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y49.C6      net (fanout=1)        0.512   XLXN_559<23>
    SLICE_X44Y49.C       Tilo                  0.043   U6/M2/buffer<15>
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X43Y50.C6      net (fanout=2)        0.380   Data_in<23>
    SLICE_X43Y50.CMUX    Tilo                  0.244   U1/m_Mips/m_TargetPC/targetPC<25>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X42Y49.A4      net (fanout=13)       0.502   Disp_num<23>
    SLICE_X42Y49.A       Tilo                  0.043   U6/XLXN_390<18>
                                                       U6/SM1/HTS2/MSEG/XLXI_7
    SLICE_X42Y50.B3      net (fanout=2)        0.663   U6/SM1/HTS2/MSEG/XLXN_27
    SLICE_X42Y50.B       Tilo                  0.043   U6/XLXN_390<21>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X42Y51.D6      net (fanout=1)        0.193   U6/XLXN_390<23>
    SLICE_X42Y51.D       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/M2/mux7911
    SLICE_X42Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X42Y51.CLK     Tas                  -0.023   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (2.193ns logic, 2.414ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.495ns (Levels of Logic = 6)
  Clock Path Skew:      -0.314ns (0.998 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y49.C6      net (fanout=1)        0.512   XLXN_559<23>
    SLICE_X44Y49.C       Tilo                  0.043   U6/M2/buffer<15>
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X43Y50.C6      net (fanout=2)        0.380   Data_in<23>
    SLICE_X43Y50.CMUX    Tilo                  0.244   U1/m_Mips/m_TargetPC/targetPC<25>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X43Y48.B4      net (fanout=13)       0.572   Disp_num<23>
    SLICE_X43Y48.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X42Y50.B5      net (fanout=2)        0.481   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X42Y50.B       Tilo                  0.043   U6/XLXN_390<21>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X42Y51.D6      net (fanout=1)        0.193   U6/XLXN_390<23>
    SLICE_X42Y51.D       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/M2/mux7911
    SLICE_X42Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X42Y51.CLK     Tas                  -0.023   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (2.193ns logic, 2.302ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.314ns (0.998 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y46.C6      net (fanout=1)        0.512   XLXN_559<20>
    SLICE_X44Y46.C       Tilo                  0.043   N253
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X43Y47.C6      net (fanout=2)        0.318   Data_in<20>
    SLICE_X43Y47.CMUX    Tilo                  0.244   Disp_num<20>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X42Y49.A3      net (fanout=13)       0.401   Disp_num<20>
    SLICE_X42Y49.A       Tilo                  0.043   U6/XLXN_390<18>
                                                       U6/SM1/HTS2/MSEG/XLXI_7
    SLICE_X42Y50.B3      net (fanout=2)        0.663   U6/SM1/HTS2/MSEG/XLXN_27
    SLICE_X42Y50.B       Tilo                  0.043   U6/XLXN_390<21>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X42Y51.D6      net (fanout=1)        0.193   U6/XLXN_390<23>
    SLICE_X42Y51.D       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/M2/mux7911
    SLICE_X42Y51.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X42Y51.CLK     Tas                  -0.023   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (2.193ns logic, 2.251ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X51Y51.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.991 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y48.B6      net (fanout=1)        0.500   XLXN_559<31>
    SLICE_X48Y48.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X48Y48.C6      net (fanout=2)        0.110   Data_in<31>
    SLICE_X48Y48.CMUX    Tilo                  0.244   Data_in<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X49Y49.A3      net (fanout=13)       0.791   Disp_num<31>
    SLICE_X49Y49.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X48Y50.B3      net (fanout=1)        0.446   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X48Y50.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X51Y51.B5      net (fanout=1)        0.247   U6/XLXN_390<7>
    SLICE_X51Y51.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X51Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X51Y51.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (2.225ns logic, 2.326ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.397ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.991 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X51Y50.C6      net (fanout=1)        0.665   XLXN_559<30>
    SLICE_X51Y50.C       Tilo                  0.043   Data_in<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X48Y50.C6      net (fanout=2)        0.197   Data_in<30>
    SLICE_X48Y50.CMUX    Tilo                  0.244   U6/XLXN_390<7>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X49Y49.A5      net (fanout=13)       0.385   Disp_num<30>
    SLICE_X49Y49.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X48Y50.B3      net (fanout=1)        0.446   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X48Y50.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X51Y51.B5      net (fanout=1)        0.247   U6/XLXN_390<7>
    SLICE_X51Y51.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X51Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X51Y51.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (2.225ns logic, 2.172ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.991 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y48.B6      net (fanout=1)        0.500   XLXN_559<31>
    SLICE_X48Y48.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X48Y48.C6      net (fanout=2)        0.110   Data_in<31>
    SLICE_X48Y48.CMUX    Tilo                  0.244   Data_in<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X49Y50.C5      net (fanout=13)       0.586   Disp_num<31>
    SLICE_X49Y50.C       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X48Y50.B4      net (fanout=2)        0.352   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X48Y50.B       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X51Y51.B5      net (fanout=1)        0.247   U6/XLXN_390<7>
    SLICE_X51Y51.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X51Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X51Y51.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (2.225ns logic, 2.027ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X42Y48.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.559 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO23  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y49.C6      net (fanout=1)        0.512   XLXN_559<23>
    SLICE_X44Y49.C       Tilo                  0.043   U6/M2/buffer<15>
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X43Y50.C6      net (fanout=2)        0.380   Data_in<23>
    SLICE_X43Y50.CMUX    Tilo                  0.244   U1/m_Mips/m_TargetPC/targetPC<25>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X43Y48.B4      net (fanout=13)       0.572   Disp_num<23>
    SLICE_X43Y48.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X43Y49.B6      net (fanout=2)        0.308   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X43Y49.B       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X43Y49.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X43Y49.A       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X42Y48.B6      net (fanout=1)        0.189   U6/XLXN_390<20>
    SLICE_X42Y48.B       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X42Y48.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X42Y48.CLK     Tas                  -0.021   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (2.238ns logic, 2.437ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.559 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO21  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y45.C6      net (fanout=1)        0.527   XLXN_559<21>
    SLICE_X47Y45.C       Tilo                  0.043   N211
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X42Y49.C6      net (fanout=2)        0.427   Data_in<21>
    SLICE_X42Y49.CMUX    Tilo                  0.239   U6/XLXN_390<18>
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X42Y50.A3      net (fanout=12)       0.495   Disp_num<21>
    SLICE_X42Y50.A       Tilo                  0.043   U6/XLXN_390<21>
                                                       U6/SM1/HTS2/MSEG/XLXI_5
    SLICE_X43Y49.B5      net (fanout=2)        0.326   U6/SM1/HTS2/MSEG/XLXN_119
    SLICE_X43Y49.B       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X43Y49.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X43Y49.A       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X42Y48.B6      net (fanout=1)        0.189   U6/XLXN_390<20>
    SLICE_X42Y48.B       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X42Y48.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X42Y48.CLK     Tas                  -0.021   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (2.233ns logic, 2.440ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.540ns (Levels of Logic = 7)
  Clock Path Skew:      -0.069ns (0.559 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO21  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y45.C6      net (fanout=1)        0.527   XLXN_559<21>
    SLICE_X47Y45.C       Tilo                  0.043   N211
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X42Y49.C6      net (fanout=2)        0.427   Data_in<21>
    SLICE_X42Y49.CMUX    Tilo                  0.239   U6/XLXN_390<18>
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X43Y48.B3      net (fanout=12)       0.380   Disp_num<21>
    SLICE_X43Y48.B       Tilo                  0.043   U6/SM1/HTS2/MSEG/XLXN_26
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X43Y49.B6      net (fanout=2)        0.308   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X43Y49.B       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X43Y49.A4      net (fanout=1)        0.232   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X43Y49.A       Tilo                  0.043   U6/XLXN_390<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X42Y48.B6      net (fanout=1)        0.189   U6/XLXN_390<20>
    SLICE_X42Y48.B       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X42Y48.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X42Y48.CLK     Tas                  -0.021   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (2.233ns logic, 2.307ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U9/counter1_16 (SLICE_X92Y50.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_11 (FF)
  Destination:          U9/counter1_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 3)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_11 to U9/counter1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.100   U9/counter1<11>
                                                       U9/counter1_11
    SLICE_X92Y48.D5      net (fanout=3)        0.099   U9/counter1<11>
    SLICE_X92Y48.COUT    Topcyd                0.105   U9/Mcount_counter1_cy<11>
                                                       U9/counter1<11>_rt
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.051   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_16
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.181ns logic, 0.100ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_8 (FF)
  Destination:          U9/counter1_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 3)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_8 to U9/counter1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.AQ      Tcko                  0.100   U9/counter1<11>
                                                       U9/counter1_8
    SLICE_X92Y48.A5      net (fanout=3)        0.098   U9/counter1<8>
    SLICE_X92Y48.COUT    Topcya                0.134   U9/Mcount_counter1_cy<11>
                                                       U9/counter1<8>_rt
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.051   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_16
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.210ns logic, 0.099ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_15 (FF)
  Destination:          U9/counter1_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 2)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_15 to U9/counter1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y49.DQ      Tcko                  0.118   U9/counter1<15>
                                                       U9/counter1_15
    SLICE_X92Y49.D3      net (fanout=2)        0.148   U9/counter1<15>
    SLICE_X92Y49.COUT    Topcyd                0.105   U9/counter1<15>
                                                       U9/counter1<15>_rt
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.051   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_16
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.172ns logic, 0.149ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter1_18 (SLICE_X92Y50.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_11 (FF)
  Destination:          U9/counter1_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 3)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_11 to U9/counter1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.100   U9/counter1<11>
                                                       U9/counter1_11
    SLICE_X92Y48.D5      net (fanout=3)        0.099   U9/counter1<11>
    SLICE_X92Y48.COUT    Topcyd                0.105   U9/Mcount_counter1_cy<11>
                                                       U9/counter1<11>_rt
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.039   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_18
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.193ns logic, 0.100ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_8 (FF)
  Destination:          U9/counter1_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 3)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_8 to U9/counter1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.AQ      Tcko                  0.100   U9/counter1<11>
                                                       U9/counter1_8
    SLICE_X92Y48.A5      net (fanout=3)        0.098   U9/counter1<8>
    SLICE_X92Y48.COUT    Topcya                0.134   U9/Mcount_counter1_cy<11>
                                                       U9/counter1<8>_rt
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.039   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_18
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.222ns logic, 0.099ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_15 (FF)
  Destination:          U9/counter1_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 2)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_15 to U9/counter1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y49.DQ      Tcko                  0.118   U9/counter1<15>
                                                       U9/counter1_15
    SLICE_X92Y49.D3      net (fanout=2)        0.148   U9/counter1<15>
    SLICE_X92Y49.COUT    Topcyd                0.105   U9/counter1<15>
                                                       U9/counter1<15>_rt
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.039   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_18
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.184ns logic, 0.149ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter1_17 (SLICE_X92Y50.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_11 (FF)
  Destination:          U9/counter1_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 3)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_11 to U9/counter1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.DQ      Tcko                  0.100   U9/counter1<11>
                                                       U9/counter1_11
    SLICE_X92Y48.D5      net (fanout=3)        0.099   U9/counter1<11>
    SLICE_X92Y48.COUT    Topcyd                0.105   U9/Mcount_counter1_cy<11>
                                                       U9/counter1<11>_rt
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.032   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_17
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.200ns logic, 0.100ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_8 (FF)
  Destination:          U9/counter1_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 3)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_8 to U9/counter1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y48.AQ      Tcko                  0.100   U9/counter1<11>
                                                       U9/counter1_8
    SLICE_X92Y48.A5      net (fanout=3)        0.098   U9/counter1<8>
    SLICE_X92Y48.COUT    Topcya                0.134   U9/Mcount_counter1_cy<11>
                                                       U9/counter1<8>_rt
                                                       U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.CIN     net (fanout=1)        0.000   U9/Mcount_counter1_cy<11>
    SLICE_X92Y49.COUT    Tbyp                  0.027   U9/counter1<15>
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.032   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_17
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.229ns logic, 0.099ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_15 (FF)
  Destination:          U9/counter1_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 2)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_15 to U9/counter1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y49.DQ      Tcko                  0.118   U9/counter1<15>
                                                       U9/counter1_15
    SLICE_X92Y49.D3      net (fanout=2)        0.148   U9/counter1<15>
    SLICE_X92Y49.COUT    Topcyd                0.105   U9/counter1<15>
                                                       U9/counter1<15>_rt
                                                       U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CIN     net (fanout=1)        0.001   U9/Mcount_counter1_cy<15>
    SLICE_X92Y50.CLK     Tckcin      (-Th)     0.032   U9/counter1<19>
                                                       U9/Mcount_counter1_cy<19>
                                                       U9/counter1_17
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.191ns logic, 0.149ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.049|    4.956|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2186 connections

Design statistics:
   Minimum period:   9.912ns{1}   (Maximum frequency: 100.888MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 02 21:44:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 722 MB



