INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:11:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 buffer42/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer33/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 1.318ns (17.891%)  route 6.049ns (82.109%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=841, unset)          0.508     0.508    buffer42/clk
                         FDRE                                         r  buffer42/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer42/outs_reg[4]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer42/outs_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer42/result0_i_1/O
                         net (fo=1, unplaced)         0.248     1.630    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.826 f  cmpi1/result0/CO[3]
                         net (fo=22, unplaced)        0.650     2.476    buffer42/control/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.519 r  buffer42/control/dataReg[5]_i_4__0/O
                         net (fo=16, unplaced)        0.298     2.817    buffer4/control/dataReg_reg[6]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.860 f  buffer4/control/dataReg[1]_i_2/O
                         net (fo=7, unplaced)         0.412     3.272    buffer4/control/dataReg_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.049     3.321 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, unplaced)         0.255     3.576    buffer4/control/dataReg[4]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     3.619 r  buffer4/control/dataReg[6]_i_3/O
                         net (fo=2, unplaced)         0.233     3.852    buffer4/control/dataReg[6]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.895 f  buffer4/control/dataReg[5]_i_1__7/O
                         net (fo=4, unplaced)         0.246     4.141    buffer13/control/mux2_outs[5]
                         LUT5 (Prop_lut5_I2_O)        0.048     4.189 r  buffer13/control/outs[31]_i_10/O
                         net (fo=1, unplaced)         0.000     4.189    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.392 f  cmpi2/outs_reg[31]_i_5/CO[3]
                         net (fo=35, unplaced)        0.661     5.053    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.047     5.100 f  buffer23/fifo/ctrlEnd_ready_i_5/O
                         net (fo=3, unplaced)         0.262     5.362    buffer23/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I5_O)        0.043     5.405 r  buffer23/fifo/a_storeAddr[1]_INST_0_i_8/O
                         net (fo=16, unplaced)        0.298     5.703    control_merge2/tehb/control/outs_reg[5]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.746 r  control_merge2/tehb/control/i__i_7/O
                         net (fo=4, unplaced)         0.401     6.147    control_merge2/fork_valid/generateBlocks[1].regblock/buffer31_outs
                         LUT6 (Prop_lut6_I0_O)        0.043     6.190 r  control_merge2/fork_valid/generateBlocks[1].regblock/i__i_4/O
                         net (fo=2, unplaced)         0.255     6.445    fork13/control/generateBlocks[4].regblock/fullReg_i_2__3_1
                         LUT6 (Prop_lut6_I3_O)        0.043     6.488 r  fork13/control/generateBlocks[4].regblock/fullReg_i_3__0/O
                         net (fo=1, unplaced)         0.705     7.193    fork13/control/generateBlocks[4].regblock/fullReg_i_3__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.236 f  fork13/control/generateBlocks[4].regblock/fullReg_i_2__3/O
                         net (fo=7, unplaced)         0.279     7.515    fork13/control/generateBlocks[4].regblock/transmitValue_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.043     7.558 r  fork13/control/generateBlocks[4].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     7.875    buffer33/E[0]
                         FDRE                                         r  buffer33/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=841, unset)          0.483    13.683    buffer33/clk
                         FDRE                                         r  buffer33/dataReg_reg[0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.455    buffer33/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  5.580    




