1 compiled /home/khang/Documents/my_code/SystemVerilog/arrays/arrays_literal/work
