\hypertarget{stm32f10x__dma_8c}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+dma.c File Reference}
\label{stm32f10x__dma_8c}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+dma.\+c@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+dma.\+c}}


This file provides all the D\+MA firmware functions.  


{\ttfamily \#include \char`\"{}stm32f10x\+\_\+dma.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f10x\+\_\+rcc.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+dma.\+c\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=342pt]{stm32f10x__dma_8c__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga76177263f2b9878765606f3bb8b9cc64}{D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F1}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga255d8869e69919c3b5c434088239ae8c}{D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F2}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_gabbe4f28c48dc0c3b678cbf4a4fd79e54}{D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F3}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga6b67cd69dbebc4d39a13b3d863a4122b}{D\+M\+A1\+\_\+\+Channel4\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F4}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga44192309991b50231e3af515bf27bef7}{D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F5} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F5} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F5} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F5}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga4d6e7845da3456440a947a86e1827244}{D\+M\+A1\+\_\+\+Channel6\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F6} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F6} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F6} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F6}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga510bb442153092ff35e73dcaa845d8d1}{D\+M\+A1\+\_\+\+Channel7\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F7} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F7} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F7} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F7}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga1a8a861830805d87d8f487920525125d}{D\+M\+A2\+\_\+\+Channel1\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F1}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga93ffc8595a8b0f1410b9e8a348fcd480}{D\+M\+A2\+\_\+\+Channel2\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F2}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga96bd8d986420e19b3ce94bd67a48b24a}{D\+M\+A2\+\_\+\+Channel3\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F3}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_gae844f9b933a07a6f75472c3f849cbb5c}{D\+M\+A2\+\_\+\+Channel4\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F4}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_gaedaf3e94d362754266807d6ccbab2e3e}{D\+M\+A2\+\_\+\+Channel5\+\_\+\+I\+T\+\_\+\+Mask}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+G\+I\+F5} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+C\+I\+F5} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+H\+T\+I\+F5} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{D\+M\+A\+\_\+\+I\+S\+R\+\_\+\+T\+E\+I\+F5}))
\item 
\#define \hyperlink{group___d_m_a___private___defines_ga2be62bf481cd44de9ab604efe5595ff6}{F\+L\+A\+G\+\_\+\+Mask}~((uint32\+\_\+t)0x10000000)
\item 
\#define \hyperlink{group___d_m_a___private___defines_gac2c71cc75907c7c3467907e766dc4188}{C\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F\+F800\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___d_m_a___private___functions_ga21ca0d50b13e502db5ab5feb484f9ece}{D\+M\+A\+\_\+\+De\+Init} (\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$D\+M\+Ay\+\_\+\+Channelx)
\begin{DoxyCompactList}\small\item\em Deinitializes the D\+M\+Ay Channelx registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___private___functions_ga7c3d1b9dc041f8e5f2cfc8d5dd858278}{D\+M\+A\+\_\+\+Init} (\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$D\+M\+Ay\+\_\+\+Channelx, \hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def} $\ast$D\+M\+A\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the D\+M\+Ay Channelx according to the specified parameters in the D\+M\+A\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___private___functions_ga0f7f95f750a90a6824f4e9b6f58adc7e}{D\+M\+A\+\_\+\+Struct\+Init} (\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def} $\ast$D\+M\+A\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each D\+M\+A\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___private___functions_ga8e7cb6b9ae5f142e2961df879cdaba65}{D\+M\+A\+\_\+\+Cmd} (\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$D\+M\+Ay\+\_\+\+Channelx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\+M\+Ay Channelx. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___private___functions_ga0bb60360be9cd57f96399be2f3b5eb2b}{D\+M\+A\+\_\+\+I\+T\+Config} (\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$D\+M\+Ay\+\_\+\+Channelx, uint32\+\_\+t D\+M\+A\+\_\+\+IT, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\+M\+Ay Channelx interrupts. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___private___functions_gade5d9e532814eaa46514cb385fdff709}{D\+M\+A\+\_\+\+Set\+Curr\+Data\+Counter} (\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$D\+M\+Ay\+\_\+\+Channelx, uint16\+\_\+t Data\+Number)
\begin{DoxyCompactList}\small\item\em Sets the number of data units in the current D\+M\+Ay Channelx transfer. \end{DoxyCompactList}\item 
uint16\+\_\+t \hyperlink{group___d_m_a___private___functions_ga511b4c402d1ff32d53f28736956cac5d}{D\+M\+A\+\_\+\+Get\+Curr\+Data\+Counter} (\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$D\+M\+Ay\+\_\+\+Channelx)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current D\+M\+Ay Channelx transfer. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___d_m_a___private___functions_gafb30b7a891834c267eefd5d30b688a9f}{D\+M\+A\+\_\+\+Get\+Flag\+Status} (uint32\+\_\+t D\+M\+Ay\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\+M\+Ay Channelx flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___private___functions_ga25cdca360f309c8ceb7c206cd9ad9119}{D\+M\+A\+\_\+\+Clear\+Flag} (uint32\+\_\+t D\+M\+Ay\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the D\+M\+Ay Channelx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_gaacbd7ed539db0aacd973a0f6eca34074}{I\+T\+Status} \hyperlink{group___d_m_a___private___functions_ga9287331247150fe84d03ecd7ad8adb52}{D\+M\+A\+\_\+\+Get\+I\+T\+Status} (uint32\+\_\+t D\+M\+Ay\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\+M\+Ay Channelx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___private___functions_ga91a7340e5b334a942f3eb1e05ed5f67a}{D\+M\+A\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint32\+\_\+t D\+M\+Ay\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the D\+M\+Ay Channelx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides all the D\+MA firmware functions. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }