// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign(in,out);

// Design a module that assigns the output to the input
module wire_assign2( input in, output out );
// assign out to in
wire_assign2(in,out);

// Design a module that assigns the output to the input
module wire_assign3( input in, output out );
// assign out to in
wire_assign3(in,out);

// Design a module that assigns the output to the input
module wire_assign4( input in, output out );
// assign out to in
wire_assign4(in,out);

// Design a module that assigns the output to the input
module wire_assign5( input in, output out );
// assign out to in
wire_assign5(in,out);

// Design a module that assigns the output to the input
moduleendmodule
