
---------- Begin Simulation Statistics ----------
final_tick                                 3700076000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128027                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   250905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    91.81                       # Real time elapsed on the host
host_tick_rate                               40301628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11754119                       # Number of instructions simulated
sim_ops                                      23035442                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003700                       # Number of seconds simulated
sim_ticks                                  3700076000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12257962                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9752804                       # number of cc regfile writes
system.cpu.committedInsts                    11754119                       # Number of Instructions Simulated
system.cpu.committedOps                      23035442                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.629580                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.629580                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463836                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332210                       # number of floating regfile writes
system.cpu.idleCycles                          135014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122511                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2442339                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.437382                       # Inst execution rate
system.cpu.iew.exec_refs                      4914830                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     535032                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  500515                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4684018                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9920                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717940                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27253103                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4379798                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            275043                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25437155                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    555                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 83686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117203                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 84750                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            330                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41935                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80576                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33968858                       # num instructions consuming a value
system.cpu.iew.wb_count                      25274461                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.626639                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21286210                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.415397                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25327170                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31886253                       # number of integer regfile reads
system.cpu.int_regfile_writes                19251805                       # number of integer regfile writes
system.cpu.ipc                               1.588362                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.588362                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166333      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17471382     67.95%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18968      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630577      2.45%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198420      0.77%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324149      1.26%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11149      0.04%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55481      0.22%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98704      0.38%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49222      0.19%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2551058      9.92%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370907      1.44%     92.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866314      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178975      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25712198                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4606566                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9130260                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510555                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5034482                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      177047                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006886                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   80493     45.46%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.16%     45.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     69      0.04%     45.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    92      0.05%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 1      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     45.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  11078      6.26%     51.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1370      0.77%     52.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             80083     45.23%     97.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3579      2.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21116346                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49746422                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20763906                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26436569                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27250835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25712198                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2268                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4217655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10100                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2069                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6275239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7265139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.539120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.364258                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1460492     20.10%     20.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              344917      4.75%     24.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              466801      6.43%     31.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              941681     12.96%     44.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1186666     16.33%     60.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1241160     17.08%     77.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              987382     13.59%     91.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              356440      4.91%     96.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              279600      3.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7265139                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.474550                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283697                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236997                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4684018                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717940                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9804101                       # number of misc regfile reads
system.cpu.numCycles                          7400153                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          101                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        72103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       146245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4411                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1657                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1375                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3126                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3059                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        15402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        15402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       501888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       501888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  501888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6185                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17429000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32883750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             67056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        59037                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          888                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1905                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        65152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4695                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215690                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                220385                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       178560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8295552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8474112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6945                       # Total snoops (count)
system.tol2bus.snoopTraffic                    106176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            81086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056964                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.237089                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  76568     94.43%     94.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4417      5.45%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    101      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          131390500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108357499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2856499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   62                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                67892                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67954                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  62                       # number of overall hits
system.l2.overall_hits::.cpu.data               67892                       # number of overall hits
system.l2.overall_hits::total                   67954                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4346                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1841                       # number of overall misses
system.l2.overall_misses::.cpu.data              4346                       # number of overall misses
system.l2.overall_misses::total                  6187                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148086500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    347630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        495716500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148086500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    347630000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       495716500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1903                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            72238                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74141                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1903                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           72238                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74141                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.060162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083449                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.060162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083449                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80438.077132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79988.495168                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80122.272507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80438.077132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79988.495168                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80122.272507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1657                       # number of writebacks
system.l2.writebacks::total                      1657                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6186                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6186                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129686500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    304120500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    433807000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129686500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    304120500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    433807000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.060148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.060148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083436                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70443.508963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69993.210587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70127.222761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70443.508963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69993.210587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70127.222761                       # average overall mshr miss latency
system.l2.replacements                           6943                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        57380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            57380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        57380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        57380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          887                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              887                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          887                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          887                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          499                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           499                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3960                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3126                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    241490500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     241490500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.441152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.441152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77252.239283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77252.239283                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    210230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    210230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.441152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.441152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67252.239283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67252.239283                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             62                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 62                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148086500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148086500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80438.077132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80438.077132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129686500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129686500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70443.508963                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70443.508963                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    106139500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    106139500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        65152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         65152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86999.590164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86999.590164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     93890000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     93890000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77022.149303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77022.149303                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1964.584154                       # Cycle average of tags in use
system.l2.tags.total_refs                      145638                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.198198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     529.649513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       168.004284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1266.930356                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.258618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.082033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.618618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.959270                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    301269                       # Number of tag accesses
system.l2.tags.data_accesses                   301269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      1657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004292830750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14630                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1657                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6185                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1657                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.547368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.128517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    321.401246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            91     95.79%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      2.11%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      1.05%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      1.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.130233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.634729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               51     53.68%     53.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.16%     56.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27     28.42%     85.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      9.47%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      2.11%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.05%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      2.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  395840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               106048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    106.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3700001500                       # Total gap between requests
system.mem_ctrls.avgGap                     471818.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       117760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       275328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       104576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31826373.296116080135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 74411444.521680086851                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 28263203.242311779410                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1840                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4345                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1657                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     53981250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    125917250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  74655160000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29337.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28979.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  45054411.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       117760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       278080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        395840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       117760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       117760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1840                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6185                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1657                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1657                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31826373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     75155213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        106981586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31826373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31826373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     28661033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        28661033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     28661033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31826373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     75155213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       135642619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6142                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1634                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          155                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                64736000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30710000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          179898500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10539.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29289.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4604                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1308                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   266.959612                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   162.152626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   285.241751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          794     42.76%     42.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          376     20.25%     63.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          192     10.34%     73.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          149      8.02%     81.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          102      5.49%     86.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           54      2.91%     89.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           45      2.42%     92.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      1.35%     93.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          120      6.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                393088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             104576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              106.237818                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               28.263203                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5562060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2937330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       18235560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3335580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 291954000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    619506780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    899139360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1840670670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.468341                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2331339750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    123500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1245236250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         7746900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4109985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25618320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       5193900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 291954000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    654993270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    869256000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1858872375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   502.387620                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2253384500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    123500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1323191500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117203                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   995728                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  639842                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1788                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4511157                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                999421                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28312300                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 370647                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 191931                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 291483                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27315                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37093565                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69057491                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36638623                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6953364                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30399224                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6694335                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      14                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2160898                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751424                       # number of overall hits
system.cpu.icache.overall_hits::total          751424                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2855                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2855                       # number of overall misses
system.cpu.icache.overall_misses::total          2855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    202964000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    202964000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    202964000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    202964000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       754279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       754279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003785                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003785                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003785                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003785                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71090.718039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71090.718039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71090.718039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71090.718039                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1426                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          888                       # number of writebacks
system.cpu.icache.writebacks::total               888                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          950                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          950                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          950                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          950                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1905                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1905                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1905                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1905                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151630500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151630500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79596.062992                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79596.062992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79596.062992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79596.062992                       # average overall mshr miss latency
system.cpu.icache.replacements                    888                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751424                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2855                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    202964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    202964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       754279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71090.718039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71090.718039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151630500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151630500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79596.062992                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79596.062992                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           991.918819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              753328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1904                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            395.655462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   991.918819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          945                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3019020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3019020                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82771                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  598885                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  602                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 330                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 263353                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  248                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    722                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4472123                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535704                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           347                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           275                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      755130                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1010                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   736059                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1578944                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4355851                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                477082                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117203                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2387783                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2824                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28948844                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11630                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31654671                       # The number of ROB reads
system.cpu.rob.writes                        54990145                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      4236824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4236824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4238917                       # number of overall hits
system.cpu.dcache.overall_hits::total         4238917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       604406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         604406                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       605031                       # number of overall misses
system.cpu.dcache.overall_misses::total        605031                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5941771498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5941771498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5941771498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5941771498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4841230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4843948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4843948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124846                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124846                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9830.761935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9830.761935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9820.606709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9820.606709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12067                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               939                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.850905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57380                       # number of writebacks
system.cpu.dcache.writebacks::total             57380                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       532581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       532581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       532581                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       532581                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        72238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72238                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1164850498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1164850498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1171612498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1171612498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014913                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16217.897640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16217.897640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16218.783715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16218.783715                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3788659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3788659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       597316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        597316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5640014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5640014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4385975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4385975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.136188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.136188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9442.262554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9442.262554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       532577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       532577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        64739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    870475000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    870475000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13445.913591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13445.913591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       448165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         448165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    301756998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    301756998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015574                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42560.930606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42560.930606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    294375498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    294375498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015565                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015565                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41543.254022                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41543.254022                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2093                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2093                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2718                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2718                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.229948                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.229948                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      6762000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6762000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.151950                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.151950                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 16372.881356                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 16372.881356                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.571080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4311155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             72238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.679878                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.571080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19448030                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19448030                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3700076000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3064177                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2900954                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117419                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2518716                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2514727                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.841626                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37157                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           12012                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8665                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3347                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          477                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4164421                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115458                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6677677                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.449619                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.462404                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2132638     31.94%     31.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1039787     15.57%     47.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          494872      7.41%     54.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          295916      4.43%     59.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          289680      4.34%     63.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           80630      1.21%     64.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           56076      0.84%     65.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84787      1.27%     67.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2203291     32.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6677677                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11754119                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035442                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539720                       # Number of memory references committed
system.cpu.commit.loads                       4085133                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257348                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468545                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15319157     66.50%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245231      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286836      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035442                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2203291                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11754119                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035442                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             843003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15792663                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3064177                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2560549                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6295531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239854                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1226                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5395                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    754282                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20833                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7265139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.144249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.400452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1806082     24.86%     24.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    65942      0.91%     25.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1816331     25.00%     50.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134753      1.85%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   155625      2.14%     54.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114183      1.57%     56.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   178258      2.45%     58.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   209001      2.88%     61.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2784964     38.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7265139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.414069                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.134100                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
