<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Minimum Clock to Output Times</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Data Port</TH>
<TH>Clock Port</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Clock Edge</TH>
<TH>Clock Reference</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >16.096</TD>
<TD >16.096</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >16.444</TD>
<TD >16.444</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >16.565</TD>
<TD >16.565</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >17.004</TD>
<TD >17.004</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >16.245</TD>
<TD >16.245</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >16.612</TD>
<TD >16.612</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >17.797</TD>
<TD >17.797</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >16.968</TD>
<TD >16.968</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >18.344</TD>
<TD >18.344</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[8]</TD>
<TD >sclk</TD>
<TD >16.832</TD>
<TD >16.832</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[9]</TD>
<TD >sclk</TD>
<TD >16.678</TD>
<TD >16.678</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[10]</TD>
<TD >sclk</TD>
<TD >17.063</TD>
<TD >17.063</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[11]</TD>
<TD >sclk</TD>
<TD >16.096</TD>
<TD >16.096</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[12]</TD>
<TD >sclk</TD>
<TD >16.508</TD>
<TD >16.508</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[13]</TD>
<TD >sclk</TD>
<TD >17.580</TD>
<TD >17.580</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[14]</TD>
<TD >sclk</TD>
<TD >17.298</TD>
<TD >17.298</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[15]</TD>
<TD >sclk</TD>
<TD >18.558</TD>
<TD >18.558</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >10.682</TD>
<TD >10.682</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >13.352</TD>
<TD >13.352</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >11.460</TD>
<TD >11.460</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >10.682</TD>
<TD >10.682</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >11.837</TD>
<TD >11.837</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >11.500</TD>
<TD >11.500</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >11.415</TD>
<TD >11.415</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >11.942</TD>
<TD >11.942</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >12.197</TD>
<TD >12.197</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >12.708</TD>
<TD >12.708</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >11.348</TD>
<TD >11.348</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >11.395</TD>
<TD >11.395</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >11.900</TD>
<TD >11.900</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >11.452</TD>
<TD >11.452</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >12.014</TD>
<TD >12.014</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >12.405</TD>
<TD >12.405</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >11.932</TD>
<TD >11.932</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >10.995</TD>
<TD >10.995</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DS_IO</TD>
<TD >sclk</TD>
<TD >11.647</TD>
<TD >11.647</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >13.646</TD>
<TD >13.646</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >14.322</TD>
<TD >14.322</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >13.646</TD>
<TD >13.646</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >13.449</TD>
<TD >13.449</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >14.958</TD>
<TD >14.958</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >13.659</TD>
<TD >13.659</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >16.227</TD>
<TD >16.227</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >13.449</TD>
<TD >13.449</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >15.141</TD>
<TD >15.141</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >14.915</TD>
<TD >14.915</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >15.147</TD>
<TD >15.147</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >15.283</TD>
<TD >15.283</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_OE_</TD>
<TD >sclk</TD>
<TD >14.097</TD>
<TD >14.097</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >INT</TD>
<TD >sclk</TD>
<TD >10.945</TD>
<TD >10.945</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >13.520</TD>
<TD >13.520</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_IOR</TD>
<TD >sclk</TD>
<TD >12.507</TD>
<TD >12.507</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_IOW</TD>
<TD >sclk</TD>
<TD >12.439</TD>
<TD >12.439</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_LED_RD</TD>
<TD >sclk</TD>
<TD >13.345</TD>
<TD >13.345</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_LED_WR</TD>
<TD >sclk</TD>
<TD >12.878</TD>
<TD >12.878</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >BR</TD>
<TD >sclk</TD>
<TD >15.494</TD>
<TD >15.494</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >19.355</TD>
<TD >19.355</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >22.240</TD>
<TD >22.240</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >22.697</TD>
<TD >22.697</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >21.132</TD>
<TD >21.132</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[3]</TD>
<TD >sclk</TD>
<TD >20.748</TD>
<TD >20.748</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >22.487</TD>
<TD >22.487</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >22.406</TD>
<TD >22.406</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >22.173</TD>
<TD >22.173</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >22.406</TD>
<TD >22.406</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >20.985</TD>
<TD >20.985</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >19.995</TD>
<TD >19.995</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >19.667</TD>
<TD >19.667</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >20.269</TD>
<TD >20.269</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >19.581</TD>
<TD >19.581</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >20.392</TD>
<TD >20.392</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >19.687</TD>
<TD >19.687</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >20.319</TD>
<TD >20.319</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >19.969</TD>
<TD >19.969</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >19.971</TD>
<TD >19.971</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >21.291</TD>
<TD >21.291</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >20.363</TD>
<TD >20.363</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >20.694</TD>
<TD >20.694</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >19.751</TD>
<TD >19.751</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >19.472</TD>
<TD >19.472</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >19.502</TD>
<TD >19.502</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >20.753</TD>
<TD >20.753</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >20.222</TD>
<TD >20.222</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >19.355</TD>
<TD >19.355</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >20.331</TD>
<TD >20.331</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >19.380</TD>
<TD >19.380</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >19.752</TD>
<TD >19.752</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >20.129</TD>
<TD >20.129</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >19.891</TD>
<TD >19.891</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_OE_</TD>
<TD >sclk</TD>
<TD >19.886</TD>
<TD >19.886</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >OWN</TD>
<TD >sclk</TD>
<TD >16.040</TD>
<TD >16.040</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >PDATA_OE_</TD>
<TD >sclk</TD>
<TD >17.280</TD>
<TD >17.280</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >19.721</TD>
<TD >19.721</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >20.133</TD>
<TD >20.133</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >20.138</TD>
<TD >20.138</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >20.074</TD>
<TD >20.074</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >20.338</TD>
<TD >20.338</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >20.183</TD>
<TD >20.183</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >19.938</TD>
<TD >19.938</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >20.497</TD>
<TD >20.497</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >19.821</TD>
<TD >19.821</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[8]</TD>
<TD >sclk</TD>
<TD >20.521</TD>
<TD >20.521</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[9]</TD>
<TD >sclk</TD>
<TD >20.251</TD>
<TD >20.251</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[10]</TD>
<TD >sclk</TD>
<TD >20.133</TD>
<TD >20.133</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[11]</TD>
<TD >sclk</TD>
<TD >20.189</TD>
<TD >20.189</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[12]</TD>
<TD >sclk</TD>
<TD >20.079</TD>
<TD >20.079</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[13]</TD>
<TD >sclk</TD>
<TD >19.721</TD>
<TD >19.721</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[14]</TD>
<TD >sclk</TD>
<TD >20.827</TD>
<TD >20.827</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[15]</TD>
<TD >sclk</TD>
<TD >20.035</TD>
<TD >20.035</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BGACK_IO</TD>
<TD >sclk</TD>
<TD >18.402</TD>
<TD >18.402</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_CSS</TD>
<TD >sclk</TD>
<TD >15.838</TD>
<TD >15.838</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DACK</TD>
<TD >sclk</TD>
<TD >15.831</TD>
<TD >15.831</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DMAEN</TD>
<TD >sclk</TD>
<TD >16.017</TD>
<TD >16.017</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_IOR</TD>
<TD >sclk</TD>
<TD >16.447</TD>
<TD >16.447</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_IOW</TD>
<TD >sclk</TD>
<TD >16.347</TD>
<TD >16.347</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_LED_DMA</TD>
<TD >sclk</TD>
<TD >16.316</TD>
<TD >16.316</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_LED_RD</TD>
<TD >sclk</TD>
<TD >18.490</TD>
<TD >18.490</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_LED_WR</TD>
<TD >sclk</TD>
<TD >18.022</TD>
<TD >18.022</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_SIZ1</TD>
<TD >sclk</TD>
<TD >15.938</TD>
<TD >15.938</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >23.128</TD>
<TD >23.128</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >23.194</TD>
<TD >23.194</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >25.391</TD>
<TD >25.391</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >23.956</TD>
<TD >23.956</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[3]</TD>
<TD >sclk</TD>
<TD >23.964</TD>
<TD >23.964</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >24.763</TD>
<TD >24.763</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >23.359</TD>
<TD >23.359</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >23.128</TD>
<TD >23.128</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >23.359</TD>
<TD >23.359</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >27.249</TD>
<TD >27.249</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >23.140</TD>
<TD >23.140</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >24.997</TD>
<TD >24.997</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >24.544</TD>
<TD >24.544</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >24.613</TD>
<TD >24.613</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >25.805</TD>
<TD >25.805</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >24.155</TD>
<TD >24.155</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >24.680</TD>
<TD >24.680</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >24.944</TD>
<TD >24.944</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >24.872</TD>
<TD >24.872</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >25.177</TD>
<TD >25.177</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >25.274</TD>
<TD >25.274</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >25.669</TD>
<TD >25.669</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >25.687</TD>
<TD >25.687</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >25.418</TD>
<TD >25.418</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >25.467</TD>
<TD >25.467</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >25.583</TD>
<TD >25.583</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >24.577</TD>
<TD >24.577</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >24.289</TD>
<TD >24.289</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >24.506</TD>
<TD >24.506</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >24.490</TD>
<TD >24.490</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >24.491</TD>
<TD >24.491</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >24.870</TD>
<TD >24.870</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >24.796</TD>
<TD >24.796</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >25.815</TD>
<TD >25.815</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >26.159</TD>
<TD >26.159</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >26.358</TD>
<TD >26.358</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >26.301</TD>
<TD >26.301</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >25.964</TD>
<TD >25.964</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >26.065</TD>
<TD >26.065</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >26.694</TD>
<TD >26.694</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >25.920</TD>
<TD >25.920</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >28.318</TD>
<TD >28.318</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[8]</TD>
<TD >sclk</TD>
<TD >26.547</TD>
<TD >26.547</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[9]</TD>
<TD >sclk</TD>
<TD >26.471</TD>
<TD >26.471</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[10]</TD>
<TD >sclk</TD>
<TD >26.360</TD>
<TD >26.360</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[11]</TD>
<TD >sclk</TD>
<TD >25.815</TD>
<TD >25.815</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[12]</TD>
<TD >sclk</TD>
<TD >25.961</TD>
<TD >25.961</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[13]</TD>
<TD >sclk</TD>
<TD >26.477</TD>
<TD >26.477</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[14]</TD>
<TD >sclk</TD>
<TD >26.250</TD>
<TD >26.250</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[15]</TD>
<TD >sclk</TD>
<TD >28.532</TD>
<TD >28.532</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >24.673</TD>
<TD >24.673</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >25.349</TD>
<TD >25.349</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >24.673</TD>
<TD >24.673</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
