# compile verilog/system verilog design source files
verilog xil_defaultlib  "./../../../demo2.srcs/sources_1/bd/AndLogic/ipshared/xilinx.com/xup_and2_v1_0/xup_and2.srcs/sources_1/new/xup_and2.v"
verilog xil_defaultlib  "./../../../demo2.srcs/sources_1/bd/AndLogic/ip/AndLogic_xup_and2_0_0/sim/AndLogic_xup_and2_0_0.v"
verilog xil_defaultlib  "./../../../demo2.srcs/sources_1/bd/AndLogic/hdl/AndLogic.v"
verilog xil_defaultlib  "../../../demo2.srcs/sources_1/bd/AndLogic/hdl/AndLogic_wrapper.v"
verilog xil_defaultlib  "../../../../3_Create_IPI/sources/AndLogic_and_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
