{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 18:41:53 2024 " "Info: Processing started: Sat Mar 16 18:41:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "start " "Info: Assuming node \"start\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "start" "" } { 920 -528 -464 936 "start" "" } { 816 -152 -80 832 "start" "" } { 736 -8 38 752 "start" "" } { 280 568 648 296 "start" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[8\] " "Info: Assuming node \"key\[8\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[7\] " "Info: Assuming node \"key\[7\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[5\] " "Info: Assuming node \"key\[5\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[4\] " "Info: Assuming node \"key\[4\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[0\] " "Info: Assuming node \"key\[0\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[6\] " "Info: Assuming node \"key\[6\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[2\] " "Info: Assuming node \"key\[2\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[3\] " "Info: Assuming node \"key\[3\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst39~1 " "Info: Detected gated clock \"inst39~1\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst39~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst39 " "Info: Detected gated clock \"inst39\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst35 " "Info: Detected ripple clock \"inst35\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 856 560 624 936 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst33 " "Info: Detected ripple clock \"inst33\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 760 560 624 840 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst32 " "Info: Detected ripple clock \"inst32\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 664 560 624 744 "inst32" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst36 " "Info: Detected ripple clock \"inst36\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 952 560 624 1032 "inst36" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register inst28 memory single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg4 206.02 MHz 4.854 ns Internal " "Info: Clock \"clk\" has Internal fmax of 206.02 MHz between source register \"inst28\" and destination memory \"single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg4\" (period= 4.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.817 ns + Longest register memory " "Info: + Longest register to memory delay is 0.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst28 1 REG LCFF_X11_Y1_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y1_N13; Fanout = 1; REG Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 528 168 232 608 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.131 ns) 0.817 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M512_X16_Y1 4 " "Info: 2: + IC(0.686 ns) + CELL(0.131 ns) = 0.817 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { inst28 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.131 ns ( 16.03 % ) " "Info: Total cell delay = 0.131 ns ( 16.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.686 ns ( 83.97 % ) " "Info: Total interconnect delay = 0.686 ns ( 83.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { inst28 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.817 ns" { inst28 {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.686ns } { 0.000ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.921 ns - Smallest " "Info: - Smallest clock skew is -3.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.315 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M512_X16_Y1 4 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.236 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.378 ns) 2.862 ns inst39 2 COMB LCCOMB_X11_Y1_N10 1 " "Info: 2: + IC(1.630 ns) + CELL(0.378 ns) = 2.862 ns; Loc. = LCCOMB_X11_Y1_N10; Fanout = 1; COMB Node = 'inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { clk inst39 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.084 ns) + CELL(0.000 ns) 4.946 ns inst39~clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(2.084 ns) + CELL(0.000 ns) = 4.946 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'inst39~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { inst39 inst39~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.236 ns inst28 4 REG LCFF_X11_Y1_N13 1 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 6.236 ns; Loc. = LCFF_X11_Y1_N13; Fanout = 1; REG Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst39~clkctrl inst28 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 528 168 232 608 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.850 ns ( 29.67 % ) " "Info: Total cell delay = 1.850 ns ( 29.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.386 ns ( 70.33 % ) " "Info: Total interconnect delay = 4.386 ns ( 70.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.236 ns" { clk inst39 inst39~clkctrl inst28 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.236 ns" { clk {} clk~combout {} inst39 {} inst39~clkctrl {} inst28 {} } { 0.000ns 0.000ns 1.630ns 2.084ns 0.672ns } { 0.000ns 0.854ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.236 ns" { clk inst39 inst39~clkctrl inst28 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.236 ns" { clk {} clk~combout {} inst39 {} inst39~clkctrl {} inst28 {} } { 0.000ns 0.000ns 1.630ns 2.084ns 0.672ns } { 0.000ns 0.854ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 528 168 232 608 "inst28" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { inst28 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.817 ns" { inst28 {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.686ns } { 0.000ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.236 ns" { clk inst39 inst39~clkctrl inst28 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.236 ns" { clk {} clk~combout {} inst39 {} inst39~clkctrl {} inst28 {} } { 0.000ns 0.000ns 1.630ns 2.084ns 0.672ns } { 0.000ns 0.854ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "start register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"start\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X15_Y1_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X15_Y1_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X15_Y1_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X15_Y1_N18; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X15_Y1_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X15_Y1_N20; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X15_Y1_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X15_Y1_N21; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 5.026 ns + Shortest register " "Info: + Shortest clock path from clock \"start\" to destination register is 5.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns start 1 CLK PIN_W19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 8; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "start" "" } { 920 -528 -464 936 "start" "" } { 816 -152 -80 832 "start" "" } { 736 -8 38 752 "start" "" } { 280 568 648 296 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.378 ns) 2.330 ns inst25 2 COMB LCCOMB_X11_Y1_N18 1 " "Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.330 ns; Loc. = LCCOMB_X11_Y1_N18; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { start inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.000 ns) 3.766 ns inst25~clkctrl 3 COMB CLKCTRL_G7 3 " "Info: 3: + IC(1.436 ns) + CELL(0.000 ns) = 3.766 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.026 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 4 REG LCFF_X15_Y1_N21 2 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 5.026 ns; Loc. = LCFF_X15_Y1_N21; Fanout = 2; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 36.33 % ) " "Info: Total cell delay = 1.826 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 63.67 % ) " "Info: Total interconnect delay = 3.200 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { start inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { start {} start~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.122ns 1.436ns 0.642ns } { 0.000ns 0.830ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 5.026 ns - Longest register " "Info: - Longest clock path from clock \"start\" to source register is 5.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns start 1 CLK PIN_W19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 8; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "start" "" } { 920 -528 -464 936 "start" "" } { 816 -152 -80 832 "start" "" } { 736 -8 38 752 "start" "" } { 280 568 648 296 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.378 ns) 2.330 ns inst25 2 COMB LCCOMB_X11_Y1_N18 1 " "Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.330 ns; Loc. = LCCOMB_X11_Y1_N18; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { start inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.000 ns) 3.766 ns inst25~clkctrl 3 COMB CLKCTRL_G7 3 " "Info: 3: + IC(1.436 ns) + CELL(0.000 ns) = 3.766 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.026 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 4 REG LCFF_X15_Y1_N17 3 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 5.026 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 36.33 % ) " "Info: Total cell delay = 1.826 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 63.67 % ) " "Info: Total interconnect delay = 3.200 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { start inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { start {} start~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.122ns 1.436ns 0.642ns } { 0.000ns 0.830ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { start inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { start {} start~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.122ns 1.436ns 0.642ns } { 0.000ns 0.830ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { start inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { start {} start~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.122ns 1.436ns 0.642ns } { 0.000ns 0.830ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { start inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { start {} start~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.122ns 1.436ns 0.642ns } { 0.000ns 0.830ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { start inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { start {} start~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.122ns 1.436ns 0.642ns } { 0.000ns 0.830ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[8\] " "Info: No valid register-to-register data paths exist for clock \"key\[8\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[7\] " "Info: No valid register-to-register data paths exist for clock \"key\[7\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[5\] " "Info: No valid register-to-register data paths exist for clock \"key\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[4\] " "Info: No valid register-to-register data paths exist for clock \"key\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[0\] " "Info: No valid register-to-register data paths exist for clock \"key\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[6\] " "Info: No valid register-to-register data paths exist for clock \"key\[6\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[2\] " "Info: No valid register-to-register data paths exist for clock \"key\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[3\] " "Info: No valid register-to-register data paths exist for clock \"key\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "key\[1\] " "Info: No valid register-to-register data paths exist for clock \"key\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] clk 734 ps " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" for clock \"clk\" (Hold time is 734 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.288 ns + Largest " "Info: + Largest clock skew is 1.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.463 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.712 ns) 3.155 ns inst32 2 REG LCFF_X11_Y1_N29 2 " "Info: 2: + IC(1.589 ns) + CELL(0.712 ns) = 3.155 ns; Loc. = LCFF_X11_Y1_N29; Fanout = 2; REG Node = 'inst32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { clk inst32 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 664 560 624 744 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.357 ns) 3.767 ns inst25 3 COMB LCCOMB_X11_Y1_N18 1 " "Info: 3: + IC(0.255 ns) + CELL(0.357 ns) = 3.767 ns; Loc. = LCCOMB_X11_Y1_N18; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { inst32 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.000 ns) 5.203 ns inst25~clkctrl 4 COMB CLKCTRL_G7 3 " "Info: 4: + IC(1.436 ns) + CELL(0.000 ns) = 5.203 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 6.463 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X15_Y1_N17 3 " "Info: 5: + IC(0.642 ns) + CELL(0.618 ns) = 6.463 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.541 ns ( 39.32 % ) " "Info: Total cell delay = 2.541 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.922 ns ( 60.68 % ) " "Info: Total interconnect delay = 3.922 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.463 ns" { clk inst32 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.463 ns" { clk {} clk~combout {} inst32 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.589ns 0.255ns 1.436ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.175 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.053 ns) 2.479 ns inst25 2 COMB LCCOMB_X11_Y1_N18 1 " "Info: 2: + IC(1.572 ns) + CELL(0.053 ns) = 2.479 ns; Loc. = LCCOMB_X11_Y1_N18; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { clk inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.000 ns) 3.915 ns inst25~clkctrl 3 COMB CLKCTRL_G7 3 " "Info: 3: + IC(1.436 ns) + CELL(0.000 ns) = 3.915 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 5.175 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 4 REG LCFF_X15_Y1_N17 3 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 5.175 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 29.47 % ) " "Info: Total cell delay = 1.525 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 70.53 % ) " "Info: Total interconnect delay = 3.650 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.572ns 1.436ns 0.642ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.463 ns" { clk inst32 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.463 ns" { clk {} clk~combout {} inst32 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.589ns 0.255ns 1.436ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.572ns 1.436ns 0.642ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y1_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0 2 COMB LCCOMB_X15_Y1_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X15_Y1_N16; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y1_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X15_Y1_N17; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.463 ns" { clk inst32 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.463 ns" { clk {} clk~combout {} inst32 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.589ns 0.255ns 1.436ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.572ns 1.436ns 0.642ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] start clk 4.007 ns register " "Info: tsu for register \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]\" (data pin = \"start\", clock pin = \"clk\") is 4.007 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.414 ns + Longest pin register " "Info: + Longest pin to register delay is 6.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns start 1 CLK PIN_W19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 8; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "start" "" } { 920 -528 -464 936 "start" "" } { 816 -152 -80 832 "start" "" } { 736 -8 38 752 "start" "" } { 280 568 648 296 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.165 ns) + CELL(0.378 ns) 5.373 ns inst11 2 COMB LCCOMB_X11_Y1_N20 5 " "Info: 2: + IC(4.165 ns) + CELL(0.378 ns) = 5.373 ns; Loc. = LCCOMB_X11_Y1_N20; Fanout = 5; COMB Node = 'inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { start inst11 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.503 ns) 6.414 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 3 REG LCFF_X10_Y2_N7 3 " "Info: 3: + IC(0.538 ns) + CELL(0.503 ns) = 6.414 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { inst11 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.711 ns ( 26.68 % ) " "Info: Total cell delay = 1.711 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.703 ns ( 73.32 % ) " "Info: Total interconnect delay = 4.703 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { start inst11 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.414 ns" { start {} start~combout {} inst11 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.165ns 0.538ns } { 0.000ns 0.830ns 0.378ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.497 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\] 3 REG LCFF_X10_Y2_N7 3 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { start inst11 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.414 ns" { start {} start~combout {} inst11 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 4.165ns 0.538ns } { 0.000ns 0.830ns 0.378ns 0.503ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clk clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk reload_out inst36 8.246 ns register " "Info: tco from clock \"clk\" to destination pin \"reload_out\" through register \"inst36\" is 8.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.061 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.618 ns) 3.061 ns inst36 2 REG LCFF_X11_Y1_N17 2 " "Info: 2: + IC(1.589 ns) + CELL(0.618 ns) = 3.061 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 2; REG Node = 'inst36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { clk inst36 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 952 560 624 1032 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 48.09 % ) " "Info: Total cell delay = 1.472 ns ( 48.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.589 ns ( 51.91 % ) " "Info: Total interconnect delay = 1.589 ns ( 51.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.061 ns" { clk inst36 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.061 ns" { clk {} clk~combout {} inst36 {} } { 0.000ns 0.000ns 1.589ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 952 560 624 1032 "inst36" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.091 ns + Longest register pin " "Info: + Longest register to pin delay is 5.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst36 1 REG LCFF_X11_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 2; REG Node = 'inst36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 952 560 624 1032 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 0.531 ns inst11 2 COMB LCCOMB_X11_Y1_N20 5 " "Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X11_Y1_N20; Fanout = 5; COMB Node = 'inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { inst36 inst11 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(1.962 ns) 5.091 ns reload_out 3 PIN PIN_C14 0 " "Info: 3: + IC(2.598 ns) + CELL(1.962 ns) = 5.091 ns; Loc. = PIN_C14; Fanout = 0; PIN Node = 'reload_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { inst11 reload_out } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 440 784 960 456 "reload_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 43.88 % ) " "Info: Total cell delay = 2.234 ns ( 43.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.857 ns ( 56.12 % ) " "Info: Total interconnect delay = 2.857 ns ( 56.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.091 ns" { inst36 inst11 reload_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.091 ns" { inst36 {} inst11 {} reload_out {} } { 0.000ns 0.259ns 2.598ns } { 0.000ns 0.272ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.061 ns" { clk inst36 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.061 ns" { clk {} clk~combout {} inst36 {} } { 0.000ns 0.000ns 1.589ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.091 ns" { inst36 inst11 reload_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.091 ns" { inst36 {} inst11 {} reload_out {} } { 0.000ns 0.259ns 2.598ns } { 0.000ns 0.272ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "start reload_out 9.933 ns Longest " "Info: Longest tpd from source pin \"start\" to destination pin \"reload_out\" is 9.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns start 1 CLK PIN_W19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 8; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "start" "" } { 920 -528 -464 936 "start" "" } { 816 -152 -80 832 "start" "" } { 736 -8 38 752 "start" "" } { 280 568 648 296 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.165 ns) + CELL(0.378 ns) 5.373 ns inst11 2 COMB LCCOMB_X11_Y1_N20 5 " "Info: 2: + IC(4.165 ns) + CELL(0.378 ns) = 5.373 ns; Loc. = LCCOMB_X11_Y1_N20; Fanout = 5; COMB Node = 'inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { start inst11 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 704 56 120 752 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(1.962 ns) 9.933 ns reload_out 3 PIN PIN_C14 0 " "Info: 3: + IC(2.598 ns) + CELL(1.962 ns) = 9.933 ns; Loc. = PIN_C14; Fanout = 0; PIN Node = 'reload_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { inst11 reload_out } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 440 784 960 456 "reload_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.170 ns ( 31.91 % ) " "Info: Total cell delay = 3.170 ns ( 31.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.763 ns ( 68.09 % ) " "Info: Total interconnect delay = 6.763 ns ( 68.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.933 ns" { start inst11 reload_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.933 ns" { start {} start~combout {} inst11 {} reload_out {} } { 0.000ns 0.000ns 4.165ns 2.598ns } { 0.000ns 0.830ns 0.378ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst29 key\[3\] key\[4\] 1.893 ns register " "Info: th for register \"inst29\" (data pin = \"key\[3\]\", clock pin = \"key\[4\]\") is 1.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[4\] destination 6.518 ns + Longest register " "Info: + Longest clock path from clock \"key\[4\]\" to destination register is 6.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns key\[4\] 1 CLK PIN_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 2; CLK Node = 'key\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[4] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.272 ns) 2.728 ns inst39~1 2 COMB LCCOMB_X11_Y1_N2 1 " "Info: 2: + IC(1.684 ns) + CELL(0.272 ns) = 2.728 ns; Loc. = LCCOMB_X11_Y1_N2; Fanout = 1; COMB Node = 'inst39~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { key[4] inst39~1 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.053 ns) 3.144 ns inst39 3 COMB LCCOMB_X11_Y1_N10 1 " "Info: 3: + IC(0.363 ns) + CELL(0.053 ns) = 3.144 ns; Loc. = LCCOMB_X11_Y1_N10; Fanout = 1; COMB Node = 'inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { inst39~1 inst39 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.084 ns) + CELL(0.000 ns) 5.228 ns inst39~clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(2.084 ns) + CELL(0.000 ns) = 5.228 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'inst39~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { inst39 inst39~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.518 ns inst29 5 REG LCFF_X11_Y1_N31 1 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.518 ns; Loc. = LCFF_X11_Y1_N31; Fanout = 1; REG Node = 'inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst39~clkctrl inst29 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 624 168 232 704 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 26.31 % ) " "Info: Total cell delay = 1.715 ns ( 26.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.803 ns ( 73.69 % ) " "Info: Total interconnect delay = 4.803 ns ( 73.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.518 ns" { key[4] inst39~1 inst39 inst39~clkctrl inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.518 ns" { key[4] {} key[4]~combout {} inst39~1 {} inst39 {} inst39~clkctrl {} inst29 {} } { 0.000ns 0.000ns 1.684ns 0.363ns 2.084ns 0.672ns } { 0.000ns 0.772ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 624 168 232 704 "inst29" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.774 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns key\[3\] 1 CLK PIN_AB17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB17; Fanout = 3; CLK Node = 'key\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.709 ns) + CELL(0.053 ns) 4.619 ns inst22~0 2 COMB LCCOMB_X11_Y1_N30 1 " "Info: 2: + IC(3.709 ns) + CELL(0.053 ns) = 4.619 ns; Loc. = LCCOMB_X11_Y1_N30; Fanout = 1; COMB Node = 'inst22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.762 ns" { key[3] inst22~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 576 -80 -16 656 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.774 ns inst29 3 REG LCFF_X11_Y1_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.774 ns; Loc. = LCFF_X11_Y1_N31; Fanout = 1; REG Node = 'inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst22~0 inst29 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 624 168 232 704 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 22.31 % ) " "Info: Total cell delay = 1.065 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.709 ns ( 77.69 % ) " "Info: Total interconnect delay = 3.709 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.774 ns" { key[3] inst22~0 inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.774 ns" { key[3] {} key[3]~combout {} inst22~0 {} inst29 {} } { 0.000ns 0.000ns 3.709ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.518 ns" { key[4] inst39~1 inst39 inst39~clkctrl inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.518 ns" { key[4] {} key[4]~combout {} inst39~1 {} inst39 {} inst39~clkctrl {} inst29 {} } { 0.000ns 0.000ns 1.684ns 0.363ns 2.084ns 0.672ns } { 0.000ns 0.772ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.774 ns" { key[3] inst22~0 inst29 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.774 ns" { key[3] {} key[3]~combout {} inst22~0 {} inst29 {} } { 0.000ns 0.000ns 3.709ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 18:41:53 2024 " "Info: Processing ended: Sat Mar 16 18:41:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
