<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May 15 16:21:33 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="Master" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="CS" SIGIS="undef" SIGNAME="Chip_Select_0_CS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Chip_Select_0" PORT="CS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MISO" SIGIS="undef" SIGNAME="External_Ports_MISO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="shift_register_gener_0" PORT="data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="MOSI" SIGIS="undef" SIGNAME="shift_register_gener_0_carry_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="shift_register_gener_0" PORT="carry_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SCLK" SIGIS="undef" SIGNAME="NOT_gate_1_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NOT_gate_1" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_0" PORT="clk"/>
        <CONNECTION INSTANCE="clock_div_1" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="shift_register_gener_0" PORT="rst"/>
        <CONNECTION INSTANCE="latch_0" PORT="rst"/>
        <CONNECTION INSTANCE="rx_mod_0" PORT="rst"/>
        <CONNECTION INSTANCE="tx_mod_0" PORT="rst"/>
        <CONNECTION INSTANCE="clock_div_0" PORT="rst"/>
        <CONNECTION INSTANCE="clock_div_1" PORT="rst"/>
        <CONNECTION INSTANCE="prescaler_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sin" SIGIS="undef" SIGNAME="External_Ports_sin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_mod_0" PORT="sin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="tx_mod_0_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tx_mod_0" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_0" HWVERSION="1.0" INSTANCE="AND_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Master_AND_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="NOT_gate_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT_gate_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="AND_gate_0_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT_gate_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AND_gate_1" HWVERSION="1.0" INSTANCE="AND_gate_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AND_gate" VLNV="xilinx.com:module_ref:AND_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Master_AND_gate_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="prescaler_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="prescaler_0" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="tx_mod_0_xmitmt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="xmitmt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="AND_gate_1_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="shift_load"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Chip_Select_0" HWVERSION="1.0" INSTANCE="Chip_Select_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Chip_Select" VLNV="xilinx.com:module_ref:Chip_Select:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Master_Chip_Select_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="CS" SIGIS="undef" SIGNAME="Chip_Select_0_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CS"/>
            <CONNECTION INSTANCE="NOT_gate_0" PORT="A"/>
            <CONNECTION INSTANCE="shift_register_gener_0" PORT="chip_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="rx_mod_0_intr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mod_0" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/NOT_gate_0" HWVERSION="1.0" INSTANCE="NOT_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NOT_gate" VLNV="xilinx.com:module_ref:NOT_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Master_NOT_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="Chip_Select_0_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Chip_Select_0" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B" SIGIS="undef" SIGNAME="NOT_gate_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="prescaler_0" PORT="en"/>
            <CONNECTION INSTANCE="AND_gate_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/NOT_gate_1" HWVERSION="1.0" INSTANCE="NOT_gate_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NOT_gate" VLNV="xilinx.com:module_ref:NOT_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Master_NOT_gate_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="AND_gate_0_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_0" PORT="C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B" SIGIS="undef" SIGNAME="NOT_gate_1_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SCLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_div_0" HWVERSION="1.0" INSTANCE="clock_div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div" VLNV="xilinx.com:module_ref:clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="half_val" VALUE="4096"/>
        <PARAMETER NAME="n_bits" VALUE="13"/>
        <PARAMETER NAME="Component_Name" VALUE="Master_clock_div_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shift_register_gener_0" PORT="sample"/>
            <CONNECTION INSTANCE="prescaler_0" PORT="sample"/>
            <CONNECTION INSTANCE="AND_gate_0" PORT="A"/>
            <CONNECTION INSTANCE="Chip_Select_0" PORT="SCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_div_1" HWVERSION="1.0" INSTANCE="clock_div_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div" VLNV="xilinx.com:module_ref:clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="half_val" VALUE="407"/>
        <PARAMETER NAME="n_bits" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="Master_clock_div_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_div_1_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mod_0" PORT="clk"/>
            <CONNECTION INSTANCE="tx_mod_0" PORT="clkfast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/latch_0" HWVERSION="1.0" INSTANCE="latch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="latch" VLNV="xilinx.com:module_ref:latch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="data_length" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Master_latch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="shift_register_gener_0_register_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shift_register_gener_0" PORT="register_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="latch_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cnt" SIGIS="undef" SIGNAME="prescaler_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="prescaler_0" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/prescaler_0" HWVERSION="1.0" INSTANCE="prescaler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="prescaler" VLNV="xilinx.com:module_ref:prescaler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="data_length" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Master_prescaler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="cnt" SIGIS="undef" SIGNAME="prescaler_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="latch_0" PORT="cnt"/>
            <CONNECTION INSTANCE="AND_gate_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="NOT_gate_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT_gate_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sample" SIGIS="undef" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_mod_0" HWVERSION="1.0" INSTANCE="rx_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rx_mod" VLNV="xilinx.com:module_ref:rx_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Master_rx_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_div_1_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_1" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="rx_mod_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shift_register_gener_0" PORT="register_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="intr" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="rx_mod_0_intr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Chip_Select_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sin" SIGIS="undef" SIGNAME="External_Ports_sin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/shift_register_gener_0" HWVERSION="1.0" INSTANCE="shift_register_gener_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shift_register_generic" VLNV="xilinx.com:module_ref:shift_register_generic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="register_length" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Master_shift_register_gener_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="carry_out" SIGIS="undef" SIGNAME="shift_register_gener_0_carry_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chip_select" SIGIS="undef" SIGNAME="Chip_Select_0_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Chip_Select_0" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data" SIGIS="undef" SIGNAME="External_Ports_MISO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MISO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="register_in" RIGHT="0" SIGIS="undef" SIGNAME="rx_mod_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mod_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="register_out" RIGHT="0" SIGIS="undef" SIGNAME="shift_register_gener_0_register_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="latch_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sample" SIGIS="undef" SIGNAME="clock_div_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_mod_0" HWVERSION="1.0" INSTANCE="tx_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tx_mod" VLNV="xilinx.com:module_ref:tx_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Master_tx_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkfast" SIGIS="undef" SIGNAME="clock_div_1_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_1" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="latch_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="latch_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="shift_load" SIGIS="undef" SIGNAME="AND_gate_1_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_1" PORT="C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="tx_mod_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="xmitmt" SIGIS="undef" SIGNAME="tx_mod_0_xmitmt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AND_gate_1" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
