#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Apr 27 17:18:53 2020
# Process ID: 24496
# Current directory: C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9488 C:\Users\kaibr\Desktop\My Files\UCT Work\EEE4120F\Prac 4\Prac_4_KAI\Prac_4.xpr
# Log file: C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/vivado.log
# Journal file: C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_WallClock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_WallClock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/Clock.v:14]
INFO: [VRFC 10-2458] undeclared symbol CLK100MWHZ, assumed default net type wire [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/Clock.v:23]
INFO: [VRFC 10-2458] undeclared symbol Mbutton, assumed default net type wire [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/Clock.v:23]
INFO: [VRFC 10-2458] undeclared symbol Hbutton, assumed default net type wire [C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/Clock.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sim_1/new/testbench_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_WallClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.sim/sim_1/behav/xsim'
"xelab -wto 34d7617bf3c44126aafb24e4589bfe29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_WallClock_behav xil_defaultlib.testbench_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34d7617bf3c44126aafb24e4589bfe29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_WallClock_behav xil_defaultlib.testbench_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.WallClock
Compiling module xil_defaultlib.testbench_WallClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_WallClock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_WallClock_behav -key {Behavioral:sim_1:Functional:testbench_WallClock} -tclbatch {testbench_WallClock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
