ISim log file
Running: D:\githome\projects\AvrStuff\JammaTestBoard\Verilog\Mojo-SDRAM\syn\sample_checker_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/syn/sample_checker_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/sample_checker_tb.v" Line 33.  For instance sample_checker_tb/DUT/, width 32 of formal port data_out is not equal to width 1 of actual signal data_out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 72604 ns : File "D:/githome/projects/AvrStuff/JammaTestBoard/Verilog/Mojo-SDRAM/sample_checker_tb.v" Line 101
