// Copyright Â© 2019-2023
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include <vx_spawn.h>
#include <vx_intrinsics.h>
#include <vx_print.h>
#include <vx_csr_defs.h>

#ifdef __cplusplus
extern "C" {
#endif

#ifndef MIN
#define MIN(a, b) ((a) < (b) ? (a) : (b))
#endif

__thread dim3_t blockIdx;
__thread dim3_t threadIdx;
dim3_t gridDim;
dim3_t blockDim;

__thread uint32_t __local_group_id;
uint32_t __warps_per_group;

void interrupt_simt_handler();
void return_handler();
void (*return_handler_ptr)();
void (*interrupt_simt_handler_ptr)();

typedef struct {
	vx_kernel_func_cb callback;
	const void* arg;
	uint32_t group_offset;
	uint32_t warp_batches;
	uint32_t remaining_warps;
  uint32_t warps_per_group;
  uint32_t groups_per_core;
  uint32_t remaining_mask;
} wspawn_groups_args_t;

typedef struct {
	vx_kernel_func_cb callback;
	const void* arg;
	uint32_t all_tasks_offset;
  uint32_t remain_tasks_offset;
	uint32_t warp_batches;
	uint32_t remaining_warps;
} wspawn_threads_args_t;


// Add returnhandler funct.                       --- done
// write handler to the hw csr reg VXX_HW_ITR_RHA --- done
// write the interrupt handler to the CSR reg     --- done
// write the itnerupt handler                     --- done
// turn on the return function jump jal overload flag - right before the warp spawn. --- done. 
// overloading for the 2 extra regs for local tid, and wid. 

// return handler
// load in to r1 the correct thing. and jump there.

void return_handler() {
  int core_id = vx_core_id();

  if (core_id == 0) { // simt core, get wid.
    if (vx_warp_id() == 0) {
        asm volatile("csrr x1, %0" : : "i"(VXX_HW_ITR_RAVW0) :);
    }
    else {
      asm volatile("csrr x1, %0" : : "i"(VXX_HW_ITR_RAV) :);
    }
  }
  else if (core_id == 1) { // scalar core.
    asm volatile("csrr x1, %0" : : "i"(VXX_HW_ITR_RAS) :);
    // do something to the csr here to reset the stupid ass wid tid regs. 
  }
  // automatically ret to the link register.
}

void interrupt_simt_handler() {
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R1), "r"(1));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R2), "r"(2));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R3), "r"(3));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R4), "r"(4));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R5), "r"(5));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R6), "r"(6));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R7), "r"(7));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R8), "r"(8));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R9), "r"(9));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R10), "r"(10));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R11), "r"(11));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R12), "r"(12));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R13), "r"(13));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R14), "r"(14));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R15), "r"(15));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R16), "r"(16));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R17), "r"(17));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R18), "r"(18));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R19), "r"(19));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R20), "r"(20));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R21), "r"(21));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R22), "r"(22));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R23), "r"(23));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R24), "r"(24));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R25), "r"(25));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R26), "r"(26));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R27), "r"(27));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R28), "r"(28));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R29), "r"(29));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R30), "r"(30));
  asm volatile("csrw %0, %1" :: "i"(VXX_HW_ITR_R31), "r"(31));
}

static void __attribute__ ((noinline)) process_threads() {
  wspawn_threads_args_t* targs = (wspawn_threads_args_t*)csr_read(VX_CSR_MSCRATCH);

  uint32_t threads_per_warp = vx_num_threads();
  uint32_t warp_id = vx_warp_id();
  uint32_t thread_id = vx_thread_id();

  uint32_t start_warp = (warp_id * targs->warp_batches) + MIN(warp_id, targs->remaining_warps);
  uint32_t iterations = targs->warp_batches + (warp_id < targs->remaining_warps);

  uint32_t start_task_id = targs->all_tasks_offset + (start_warp * threads_per_warp) + thread_id;
  uint32_t end_task_id = start_task_id + iterations * threads_per_warp;

  __local_group_id = 0;
  threadIdx.x = 0;
  threadIdx.y = 0;
  threadIdx.z = 0;

  vx_kernel_func_cb callback = targs->callback;
  const void* arg = targs->arg;

  for (uint32_t task_id = start_task_id; task_id < end_task_id; task_id += threads_per_warp) {
    blockIdx.x = task_id % gridDim.x;
    blockIdx.y = (task_id / gridDim.x) % gridDim.y;
    blockIdx.z = task_id / (gridDim.x * gridDim.y);
    callback((void*)arg);
  }
}

static void __attribute__ ((noinline)) process_remaining_threads() {
  wspawn_threads_args_t* targs = (wspawn_threads_args_t*)csr_read(VX_CSR_MSCRATCH);

  uint32_t thread_id = vx_thread_id();
  uint32_t task_id = targs->remain_tasks_offset + thread_id;

  (targs->callback)((void*)targs->arg);
}

static void __attribute__ ((noinline)) process_threads_stub() {
  // activate all threads
  vx_tmc(-1);

  // process all tasks
  process_threads();

  // disable warp
  vx_tmc_zero();
}

static void __attribute__ ((noinline)) process_thread_groups() {
  wspawn_groups_args_t* targs = (wspawn_groups_args_t*)csr_read(VX_CSR_MSCRATCH);

  uint32_t threads_per_warp = vx_num_threads();
  uint32_t warp_id = vx_warp_id();
  uint32_t thread_id = vx_thread_id();

  uint32_t warps_per_group = targs->warps_per_group;
  uint32_t groups_per_core = targs->groups_per_core;

  uint32_t iterations = targs->warp_batches + (warp_id < targs->remaining_warps);

  uint32_t local_group_id = warp_id / warps_per_group;
  uint32_t group_warp_id = warp_id - local_group_id * warps_per_group;
  uint32_t local_task_id = group_warp_id * threads_per_warp + thread_id;

  uint32_t start_group = targs->group_offset + local_group_id;
  uint32_t end_group = start_group + iterations * groups_per_core;

  __local_group_id = local_group_id;

  threadIdx.x = local_task_id % blockDim.x;
  threadIdx.y = (local_task_id / blockDim.x) % blockDim.y;
  threadIdx.z = local_task_id / (blockDim.x * blockDim.y);

  vx_kernel_func_cb callback = targs->callback;
  const void* arg = targs->arg;

  for (uint32_t group_id = start_group; group_id < end_group; group_id += groups_per_core) {
    blockIdx.x = group_id % gridDim.x;
    blockIdx.y = (group_id / gridDim.x) % gridDim.y;
    blockIdx.z = group_id / (gridDim.x * gridDim.y);
    callback((void*)arg);
  }
}

static void __attribute__ ((noinline)) process_thread_groups_stub() {
  wspawn_groups_args_t* targs = (wspawn_groups_args_t*)csr_read(VX_CSR_MSCRATCH);
  uint32_t warps_per_group = targs->warps_per_group;
  uint32_t remaining_mask = targs->remaining_mask;
  uint32_t warp_id = vx_warp_id();
  uint32_t group_warp_id = warp_id % warps_per_group;
  uint32_t threads_mask = (group_warp_id == warps_per_group-1) ? remaining_mask : -1;

  // activate threads
  vx_tmc(threads_mask);

  // process thread groups
  process_thread_groups();

  // disable all warps except warp0
  vx_tmc(0 == vx_warp_id());
}


// Used to be vx_spawn_task_groups
int vx_spawn_threads(uint32_t dimension,
                     const uint32_t* grid_dim,
                     const uint32_t * block_dim,
                     vx_kernel_func_cb kernel_func,
                     const void* arg) {

  // return_handler_ptr = return_handler;
  // interrupt_simt_handler_ptr = interrupt_simt_handler;

  // csr_write(VXX_HW_ITR_RHA, return_handler_ptr);
  // csr_write(VXX_HW_ITR_IRQ, interrupt_simt_handler_ptr);

  // calculate number of groups and group size
  uint32_t num_groups = 1;
  uint32_t group_size = 1;
  for (uint32_t i = 0; i < 3; ++i) {
    uint32_t gd = (grid_dim && (i < dimension)) ? grid_dim[i] : 1;
    uint32_t bd = (block_dim && (i < dimension)) ? block_dim[i] : 1;
    num_groups *= gd;
    group_size *= bd;
    gridDim.m[i] = gd;
    blockDim.m[i] = bd;
  }

  // device specifications
  uint32_t num_cores = vx_num_cores();
  uint32_t warps_per_core = vx_num_warps();
  uint32_t threads_per_warp = vx_num_threads();
  uint32_t core_id = vx_core_id();

  // assign non-priority threads only to the first half cores
  if (core_id >= (num_cores / 2)) {
    vx_printf("Vx_spawn_threads core_id too high, so returning core_id:%d, total cores=%d\n", core_id, num_cores);
    return;
  }

  // *******************************
  // NEW
  // check group size
  uint32_t threads_per_core = warps_per_core * threads_per_warp;
  if (threads_per_core < group_size) {
    vx_printf("error: group_size > threads_per_core (%d,%d)\n", group_size, threads_per_core);
    return -1;
  }

  if (group_size > 1) {
    // calculate number of warps per group
    uint32_t warps_per_group = group_size / threads_per_warp;
    uint32_t remaining_threads = group_size - warps_per_group * threads_per_warp;
    uint32_t remaining_mask = -1;
    if (remaining_threads != 0) {
      remaining_mask = (1 << remaining_threads) - 1;
      ++warps_per_group;
    }
    // *******************************

    // calculate necessary active cores
    uint32_t needed_warps = num_groups * warps_per_group;
    uint32_t needed_cores = (needed_warps + warps_per_core-1) / warps_per_core;
    uint32_t active_cores = MIN(needed_cores, num_cores);

    // only active cores participate
    if (core_id >= active_cores)
      return 0;

    // total number of groups per core
    uint32_t total_groups_per_core = num_groups / active_cores;
    uint32_t remaining_groups_per_core = num_groups - active_cores * total_groups_per_core;
    if (core_id < remaining_groups_per_core)
      ++total_groups_per_core;

    // calculate number of warps to activate
    uint32_t groups_per_core = warps_per_core / warps_per_group;
    uint32_t total_warps_per_core = total_groups_per_core * warps_per_group;
    uint32_t active_warps = total_warps_per_core;
    uint32_t warp_batches = 1, remaining_warps = 0;
    if (active_warps > warps_per_core) {
      active_warps = groups_per_core * warps_per_group;
      warp_batches = total_warps_per_core / active_warps;
      remaining_warps = total_warps_per_core - warp_batches * active_warps;
    }

    // calculate offsets for group distribution
    uint32_t group_offset = core_id * total_groups_per_core + MIN(core_id, remaining_groups_per_core);

    // set scheduler arguments
    wspawn_groups_args_t wspawn_args = {
      kernel_func,
      arg,
      group_offset,
      warp_batches,
      remaining_warps,
      warps_per_group,
      groups_per_core,
      remaining_mask
    };
    csr_write(VX_CSR_MSCRATCH, &wspawn_args);

    // set global variables
    __warps_per_group = warps_per_group;

    // execute callback on other warps
    vx_wspawn(active_warps, process_thread_groups_stub);

    // execute callback on warp0
    process_thread_groups_stub();
  } else {
    uint32_t num_tasks = num_groups;
    __warps_per_group = 0;

    // calculate necessary active cores
    uint32_t needed_cores = (num_tasks + threads_per_core - 1) / threads_per_core;
    uint32_t active_cores = MIN(needed_cores, num_cores);

    // only active cores participate
    if (core_id >= active_cores)
      return 0;

    // number of tasks per core
    uint32_t tasks_per_core = num_tasks / active_cores;
    uint32_t remaining_tasks_per_core = num_tasks - tasks_per_core * active_cores;
    if (core_id < remaining_tasks_per_core)
      ++tasks_per_core;

    // calculate number of warps to activate
    uint32_t total_warps_per_core = tasks_per_core / threads_per_warp;
    uint32_t remaining_tasks = tasks_per_core - total_warps_per_core * threads_per_warp;
    uint32_t active_warps = total_warps_per_core;
    uint32_t warp_batches = 1, remaining_warps = 0;
    if (active_warps > warps_per_core) {
      active_warps = warps_per_core;
      warp_batches = total_warps_per_core / active_warps;
      remaining_warps = total_warps_per_core - warp_batches * active_warps;
    }

    // calculate offsets for task distribution
    uint32_t all_tasks_offset = core_id * tasks_per_core + MIN(core_id, remaining_tasks_per_core);
    uint32_t remain_tasks_offset = all_tasks_offset + (tasks_per_core - remaining_tasks);

    // prepare scheduler arguments
    wspawn_threads_args_t wspawn_args = {
      kernel_func,
      arg,
      all_tasks_offset,
      remain_tasks_offset,
      warp_batches,
      remaining_warps
    };
    csr_write(VX_CSR_MSCRATCH, &wspawn_args);

    if (active_warps >= 1) {
      // execute callback on other warps
      vx_wspawn(active_warps, process_threads_stub);

      // activate all threads
      vx_tmc(-1);

      // process threads
      process_threads();

      // back to single-threaded
      vx_tmc_one();
    }

    if (remaining_tasks != 0) {
      // activate remaining threads
      uint32_t tmask = (1 << remaining_tasks) - 1;
      vx_tmc(tmask);

      // process remaining threads
      process_remaining_threads();

      // back to single-threaded
      vx_tmc_one();
    }
  }

  // wait for spawned warps to complete
  vx_wspawn(1, 0);

  return 0;
}


void vx_spawn_priority_tasks(int num_tasks, int priority_tasks_offset, vx_spawn_tasks_cb callback, void *arg) {
  vx_printf("VXPSpawn: Priority thread scheduler on scalar core has begun");

  int priority_threads[16] = {0, 3, 6, 8, 9, 10, 12, 1, 2, 4, 5, 7, 11, 13, 15, 14};

  volatile int accel = csr_read(VXX_HW_ITR_ACC);
  volatile int accel_end = csr_read(VXX_HW_ITR_ACCEND);
  volatile int temp = 0;

  // poll loop on the accel register.
  // once this is turned on: leave the loop
  while (!accel) {
    accel = csr_read(VXX_HW_ITR_ACC);
    accel_end = csr_read(VXX_HW_ITR_ACCEND);

    if (accel_end) {
      return;
    }
  }

  // start pulling all the threads from the SIMT core.
  int idx = 0;

  accel_end = csr_read(VXX_HW_ITR_ACCEND);
  while (!accel_end && idx < 16) {
    //================================= Request a Thread from the Scalar Core ======================================
    csr_write(VXX_HW_ITR_TID, priority_threads[idx]);
    csr_write(VXX_HW_ITR_S2V, 1);
    idx++;

    //================================= Wait for hardware interrupt controller to respond ===========================
    temp = csr_read(VXX_HW_ITR_V2S);
    while (!temp) {
      temp = csr_read(VXX_HW_ITR_V2S);
    }

    //================================= Check the error register, if it fails, get the next thread id ==============
    temp = csr_read(VXX_HW_ITR_ERR);
    if (temp) {
      csr_write(VXX_HW_ITR_S2V, 0);
      continue;
    }

    //================================ Copy in all the correct regs, and mark the clobbers  ========================

    asm volatile("csrr x1, %0" : : "i"(VXX_HW_ITR_R1) : "x1"); // return address, has to get saved properly.
    asm volatile("csrr x3, %0" : : "i"(VXX_HW_ITR_R3) : "x3");
    asm volatile("csrr x4, %0" : : "i"(VXX_HW_ITR_R4) : "x4");
    asm volatile("csrr x5, %0" : : "i"(VXX_HW_ITR_R5) : "x5");
    asm volatile("csrr x6, %0" : : "i"(VXX_HW_ITR_R6) : "x6");
    asm volatile("csrr x7, %0" : : "i"(VXX_HW_ITR_R7) : "x7");
    asm volatile("csrr x8, %0" : : "i"(VXX_HW_ITR_R8) : "x8");
    asm volatile("csrr x9, %0" : : "i"(VXX_HW_ITR_R9) : "x9");
    asm volatile("csrr x10, %0" : : "i"(VXX_HW_ITR_R10) : "x10");
    asm volatile("csrr x11, %0" : : "i"(VXX_HW_ITR_R11) : "x11");
    asm volatile("csrr x12, %0" : : "i"(VXX_HW_ITR_R12) : "x12");
    asm volatile("csrr x13, %0" : : "i"(VXX_HW_ITR_R13) : "x13");
    asm volatile("csrr x14, %0" : : "i"(VXX_HW_ITR_R14) : "x14");
    asm volatile("csrr x15, %0" : : "i"(VXX_HW_ITR_R15) : "x15");
    asm volatile("csrr x16, %0" : : "i"(VXX_HW_ITR_R16) : "x16");
    asm volatile("csrr x17, %0" : : "i"(VXX_HW_ITR_R17) : "x17");
    asm volatile("csrr x18, %0" : : "i"(VXX_HW_ITR_R18) : "x18");
    asm volatile("csrr x19, %0" : : "i"(VXX_HW_ITR_R19) : "x19");
    asm volatile("csrr x20, %0" : : "i"(VXX_HW_ITR_R20) : "x20");
    asm volatile("csrr x21, %0" : : "i"(VXX_HW_ITR_R21) : "x21");
    asm volatile("csrr x22, %0" : : "i"(VXX_HW_ITR_R22) : "x22");
    asm volatile("csrr x23, %0" : : "i"(VXX_HW_ITR_R23) : "x23");
    asm volatile("csrr x24, %0" : : "i"(VXX_HW_ITR_R24) : "x24");
    asm volatile("csrr x25, %0" : : "i"(VXX_HW_ITR_R25) : "x25");
    asm volatile("csrr x26, %0" : : "i"(VXX_HW_ITR_R26) : "x26");
    asm volatile("csrr x27, %0" : : "i"(VXX_HW_ITR_R27) : "x27");
    asm volatile("csrr x28, %0" : : "i"(VXX_HW_ITR_R28) : "x28");
    asm volatile("csrr x29, %0" : : "i"(VXX_HW_ITR_R29) : "x29");
    asm volatile("csrr x30, %0" : : "i"(VXX_HW_ITR_R30) : "x30");
    asm volatile("csrr x31, %0" : : "i"(VXX_HW_ITR_R31) : "x31");

    // Stack pointer has to be safe.
    // I have to first save the stack pointer to the HW_ITR_CTRL.
    // Then we have to load in the new stack pointer.
    // Don't need to throw this on the clobber list.
    // we might need to store this into a safe space first on our own.
    asm volatile("csrw %0, %1" ::"i"(VXX_HW_ITR_SSP), "r"(2));
    asm volatile("csrr x2, %0" : : "i"(VXX_HW_ITR_R2) :); // dont mark this reg as a clobber.
    asm volatile("csrw %0, %1" ::"i"(VXX_HW_ITR_S2V), "i"(0));

    // vx spawn itself is as follows.
    asm volatile(".insn r %0, 1, 0, x0, %1, %2" ::"i"(RISCV_CUSTOM0), "r"("x0"), "r"("x0")); // this should result in a wspawn call to 1 warp, and pc 0.
    // vx_wspawn(1, 0);
    // vx_wspawn_wait(); Doesn't have to wait anymore?

    asm volatile("csrr x2, %0" : : "i"(VXX_HW_ITR_SSP) :); // restore the stack ptr.
    accel_end = csr_read(VXX_HW_ITR_ACCEND);
  }
}


#ifdef __cplusplus
}
#endif