{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615031210230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615031210232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 12:46:49 2021 " "Processing started: Sat Mar 06 12:46:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615031210232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031210232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c bladerf_pll " "Command: quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c bladerf_pll" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031210232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615031213568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615031213569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_readwrite_p " "Found design unit 1: fifo_readwrite_p" {  } { { "../fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241379 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo_readwrite_p-body " "Found design unit 2: fifo_readwrite_p-body" {  } { { "../fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/fifo_readwrite_p.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps_sync-arch " "Found design unit 1: ps_sync-arch" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241392 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps_sync " "Found entity 1: ps_sync" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reset-fsm " "Found design unit 1: pll_reset-fsm" {  } { { "../fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241402 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reset " "Found entity 1: pll_reset" {  } { { "../fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/pll_reset/vhdl/pll_reset.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_dcfifo_p " "Found design unit 1: common_dcfifo_p" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common_dcfifo_p-body " "Found design unit 2: common_dcfifo_p-body" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 common_dcfifo-arch " "Found design unit 3: common_dcfifo-arch" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241409 ""} { "Info" "ISGN_ENTITY_NAME" "1 common_dcfifo " "Found entity 1: common_dcfifo" {  } { { "../fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/altera/common_dcfifo/common_dcfifo.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_p " "Found design unit 1: bladerf_p" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241420 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bladerf_p-body " "Found design unit 2: bladerf_p-body" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sys-rtl " "Found design unit 1: i2c_sys-rtl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241429 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sys " "Found entity 1: i2c_sys" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241429 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241446 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v(199)" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu-rtl " "Found design unit 1: nios_cpu-rtl" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241524 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller-rtl " "Found design unit 1: nios_cpu_rst_controller-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241532 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller " "Found entity 1: nios_cpu_rst_controller" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller_001-rtl " "Found design unit 1: nios_cpu_rst_controller_001-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241542 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller_001 " "Found entity 1: nios_cpu_rst_controller_001" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_irq_mapper " "Found entity 1: nios_cpu_irq_mapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0 " "Found entity 1: nios_cpu_mm_interconnect_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241681 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux_002" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241775 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241775 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241775 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241775 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_cpu/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_004_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241849 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_004 " "Found entity 2: nios_cpu_mm_interconnect_0_router_004" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241859 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_003 " "Found entity 2: nios_cpu_mm_interconnect_0_router_003" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241869 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_002 " "Found entity 2: nios_cpu_mm_interconnect_0_router_002" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241877 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_001 " "Found entity 2: nios_cpu_mm_interconnect_0_router_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615031241885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241887 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router " "Found entity 2: nios_cpu_mm_interconnect_0_router" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_xb_gpio " "Found entity 1: nios_cpu_xb_gpio" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_xb_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_ram " "Found entity 1: nios_cpu_ram" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_peripheral_spi " "Found entity 1: nios_cpu_peripheral_spi" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_peripheral_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031241993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031241993 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v(199)" {  } { { "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file nios_cpu/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "nios_cpu/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file nios_cpu/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2 " "Found entity 1: nios_cpu_nios2" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_register_bank_a_module " "Found entity 1: nios_cpu_nios2_cpu_register_bank_a_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_nios2_cpu_register_bank_b_module " "Found entity 2: nios_cpu_nios2_cpu_register_bank_b_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_nios2_cpu_nios2_oci_debug" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_nios2_cpu_nios2_oci_break " "Found entity 4: nios_cpu_nios2_cpu_nios2_oci_break" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_cpu_nios2_cpu_nios2_oci_xbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_cpu_nios2_cpu_nios2_oci_dbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_cpu_nios2_cpu_nios2_oci_itrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_cpu_nios2_cpu_nios2_oci_td_mode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_cpu_nios2_cpu_nios2_oci_dtrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_cpu_nios2_cpu_nios2_oci_fifo" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_cpu_nios2_cpu_nios2_oci_pib" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_nios2_cpu_nios2_oci_im " "Found entity 15: nios_cpu_nios2_cpu_nios2_oci_im" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_cpu_nios2_cpu_nios2_performance_monitors" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_cpu_nios2_cpu_nios2_avalon_reg" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_cpu_nios2_cpu_ociram_sp_ram_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_nios2_cpu_nios2_ocimem " "Found entity 19: nios_cpu_nios2_cpu_nios2_ocimem" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_nios2_cpu_nios2_oci " "Found entity 20: nios_cpu_nios2_cpu_nios2_oci" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_nios2_cpu " "Found entity 21: nios_cpu_nios2_cpu" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_nios2_cpu_debug_slave_sysclk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_debug_slave_tck " "Found entity 1: nios_cpu_nios2_cpu_debug_slave_tck" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_nios2_cpu_debug_slave_wrapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_cpu_test_bench " "Found entity 1: nios_cpu_nios2_cpu_test_bench" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_uart_sim_scfifo_w " "Found entity 1: nios_cpu_jtag_uart_sim_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242151 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_jtag_uart_scfifo_w " "Found entity 2: nios_cpu_jtag_uart_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242151 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_jtag_uart_sim_scfifo_r " "Found entity 3: nios_cpu_jtag_uart_sim_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242151 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_jtag_uart_scfifo_r " "Found entity 4: nios_cpu_jtag_uart_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242151 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_jtag_uart " "Found entity 5: nios_cpu_jtag_uart" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_intern_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_intern_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_intern_pio " "Found entity 1: nios_cpu_intern_pio" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_intern_pio.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_intern_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_control " "Found entity 1: nios_cpu_control" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_control.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_adf5610.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_adf5610.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_adf5610 " "Found entity 1: nios_cpu_adf5610" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_adf5610.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_adf5610.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_micro.vhd 1 1 " "Found 1 design units, including 1 entities, in source file bladerf_micro.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bladerf_micro " "Found entity 1: bladerf_micro" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_qip.vhd 1 0 " "Found 1 design units, including 0 entities, in source file test_qip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_micro-test_ip " "Found design unit 1: bladerf_micro-test_ip" {  } { { "test_qip.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/test_qip.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bladerf_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_i2c-basic " "Found design unit 1: bladerf_i2c-basic" {  } { { "bladerf_i2c.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_i2c.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242205 ""} { "Info" "ISGN_ENTITY_NAME" "1 bladerf_i2c " "Found entity 1: bladerf_i2c" {  } { { "bladerf_i2c.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_i2c.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_pll-rtl " "Found design unit 1: system_pll-rtl" {  } { { "system_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242214 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_pll " "Found entity 1: system_pll" {  } { { "system_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pll/system_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file system_pll/system_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_pll_0002 " "Found entity 1: system_pll_0002" {  } { { "system_pll/system_pll_0002.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bladerf_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bladerf_pll-arch " "Found design unit 1: bladerf_pll-arch" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242236 ""} { "Info" "ISGN_ENTITY_NAME" "1 bladerf_pll " "Found entity 1: bladerf_pll" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031242236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031242236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bladerf_pll " "Elaborating entity \"bladerf_pll\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615031242699 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "exp_clock_oe bladerf_pll.vhd(27) " "VHDL Signal Declaration warning at bladerf_pll.vhd(27): used explicit default value for signal \"exp_clock_oe\" because signal was never assigned a value" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615031242703 "|bladerf_pll"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 0 = 200.0 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 0 = 200.0 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615031242705 "|bladerf_pll"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 1 = 204.255319148936 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 1 = 204.255319148936 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615031242705 "|bladerf_pll"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 2 = 206.451612903226 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 2 = 206.451612903226 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615031242705 "|bladerf_pll"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 3 = 208.695652173913 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 3 = 208.695652173913 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615031242705 "|bladerf_pll"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 4 = 210.989010989011 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 4 = 210.989010989011 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615031242705 "|bladerf_pll"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 5 = 213.333333333333 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 5 = 213.333333333333 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615031242705 "|bladerf_pll"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ADP2384 SYNC frequency 6 = 215.730337078652 kHz.\" bladerf_p.vhd(432) " "VHDL Report Statement at bladerf_p.vhd(432): \"ADP2384 SYNC frequency 6 = 215.730337078652 kHz.\" (NOTE)" {  } { { "../fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/platforms/bladerf-micro/vhdl/bladerf_p.vhd" 432 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1615031242706 "|bladerf_pll"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adf5610_spi_sdo bladerf_pll.vhd(315) " "VHDL Process Statement warning at bladerf_pll.vhd(315): signal \"adf5610_spi_sdo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615031242710 "|bladerf_pll"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i2c_sda_in bladerf_pll.vhd(326) " "VHDL Process Statement warning at bladerf_pll.vhd(326): signal \"i2c_sda_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615031242711 "|bladerf_pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll system_pll:U_system_pll " "Elaborating entity \"system_pll\" for hierarchy \"system_pll:U_system_pll\"" {  } { { "bladerf_pll.vhd" "U_system_pll" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031242765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll_0002 system_pll:U_system_pll\|system_pll_0002:system_pll_inst " "Elaborating entity \"system_pll_0002\" for hierarchy \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\"" {  } { { "system_pll.vhd" "system_pll_inst" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031242789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "system_pll/system_pll_0002.v" "altera_pll_i" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031242926 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615031242952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "system_pll/system_pll_0002.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"system_pll:U_system_pll\|system_pll_0002:system_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 38.4 MHz " "Parameter \"reference_clock_frequency\" = \"38.4 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 80.000000 MHz " "Parameter \"output_clock_frequency0\" = \"80.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031243014 ""}  } { { "system_pll/system_pll_0002.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/system_pll/system_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031243014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reset pll_reset:U_pll_reset_pll " "Elaborating entity \"pll_reset\" for hierarchy \"pll_reset:U_pll_reset_pll\"" {  } { { "bladerf_pll.vhd" "U_pll_reset_pll" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps_sync ps_sync:U_ps_sync " "Elaborating entity \"ps_sync\" for hierarchy \"ps_sync:U_ps_sync\"" {  } { { "bladerf_pll.vhd" "U_ps_sync" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:U_nios_system " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:U_nios_system\"" {  } { { "bladerf_pll.vhd" "U_nios_system" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_adf5610 nios_cpu:U_nios_system\|nios_cpu_adf5610:adf5610 " "Elaborating entity \"nios_cpu_adf5610\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_adf5610:adf5610\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "adf5610" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_control nios_cpu:U_nios_system\|nios_cpu_control:control " "Elaborating entity \"nios_cpu_control\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_control:control\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "control" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_intern_pio nios_cpu:U_nios_system\|nios_cpu_intern_pio:intern_pio " "Elaborating entity \"nios_cpu_intern_pio\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_intern_pio:intern_pio\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "intern_pio" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart " "Elaborating entity \"nios_cpu_jtag_uart\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "jtag_uart" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_scfifo_w nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w " "Elaborating entity \"nios_cpu_jtag_uart_scfifo_w\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "the_nios_cpu_jtag_uart_scfifo_w" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031243748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "wfifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031244481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031244521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031244522 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031244522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031244703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031244703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031244705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031244810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031244810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031244812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031244917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031244917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031244919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031245106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031245106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031245109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031245295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031245295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031245298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031245540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031245540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031245542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_scfifo_r nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_r:the_nios_cpu_jtag_uart_scfifo_r " "Elaborating entity \"nios_cpu_jtag_uart_scfifo_r\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_r:the_nios_cpu_jtag_uart_scfifo_r\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "the_nios_cpu_jtag_uart_scfifo_r" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031245596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "nios_cpu_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031246467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031246563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031246564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031246564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031246564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031246564 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031246564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031246903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031247269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2 nios_cpu:U_nios_system\|nios_cpu_nios2:nios2 " "Elaborating entity \"nios_cpu_nios2\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "nios2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031247394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu " "Elaborating entity \"nios_cpu_nios2_cpu\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2.v" "cpu" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031247450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_test_bench nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_test_bench:the_nios_cpu_nios2_cpu_test_bench " "Elaborating entity \"nios_cpu_nios2_cpu_test_bench\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_test_bench:the_nios_cpu_nios2_cpu_test_bench\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_test_bench" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031247875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_register_bank_a_module nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a " "Elaborating entity \"nios_cpu_nios2_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_register_bank_a" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031247938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248181 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031248181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031248346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031248346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_a_module:nios_cpu_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_register_bank_b_module nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_b_module:nios_cpu_nios2_cpu_register_bank_b " "Elaborating entity \"nios_cpu_nios2_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_register_bank_b_module:nios_cpu_nios2_cpu_register_bank_b\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_register_bank_b" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_debug nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_debug" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_debug:the_nios_cpu_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031248804 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031248804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_break nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_break:the_nios_cpu_nios2_cpu_nios2_oci_break " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_break:the_nios_cpu_nios2_cpu_nios2_oci_break\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_break" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031248819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_xbrk nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_cpu_nios2_oci_xbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_dbrk nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_cpu_nios2_oci_dbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_itrace nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_itrace:the_nios_cpu_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_itrace:the_nios_cpu_nios2_cpu_nios2_oci_itrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_dtrace nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_td_mode nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace\|nios_cpu_nios2_cpu_nios2_oci_td_mode:nios_cpu_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_cpu_nios2_oci_dtrace\|nios_cpu_nios2_cpu_nios2_oci_td_mode:nios_cpu_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_fifo nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_fifo:the_nios_cpu_nios2_cpu_nios2_oci_fifo\|nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_pib nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_pib:the_nios_cpu_nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_pib:the_nios_cpu_nios2_cpu_nios2_oci_pib\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_pib" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_oci_im nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_im:the_nios_cpu_nios2_cpu_nios2_oci_im " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_oci_im:the_nios_cpu_nios2_cpu_nios2_oci_im\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_oci_im" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_avalon_reg nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_avalon_reg:the_nios_cpu_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_avalon_reg:the_nios_cpu_nios2_cpu_nios2_avalon_reg\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_nios2_ocimem nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem " "Elaborating entity \"nios_cpu_nios2_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_nios2_ocimem" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_ociram_sp_ram_module nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios_cpu_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "nios_cpu_nios2_cpu_ociram_sp_ram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031249882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031249883 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031249883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031250043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031250043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_nios2_ocimem:the_nios_cpu_nios2_cpu_nios2_ocimem\|nios_cpu_nios2_cpu_ociram_sp_ram_module:nios_cpu_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_debug_slave_wrapper nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_cpu_nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" "the_nios_cpu_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_debug_slave_tck nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_tck:the_nios_cpu_nios2_cpu_debug_slave_tck " "Elaborating entity \"nios_cpu_nios2_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_tck:the_nios_cpu_nios2_cpu_debug_slave_tck\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_cpu_debug_slave_tck" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_cpu_debug_slave_sysclk nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_sysclk:the_nios_cpu_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_cpu_nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|nios_cpu_nios2_cpu_debug_slave_sysclk:the_nios_cpu_nios2_cpu_debug_slave_sysclk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "nios_cpu_nios2_cpu_debug_slave_phy" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031250513 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031250513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_nios2:nios2\|nios_cpu_nios2_cpu:cpu\|nios_cpu_nios2_cpu_nios2_oci:the_nios_cpu_nios2_cpu_nios2_oci\|nios_cpu_nios2_cpu_debug_slave_wrapper:the_nios_cpu_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c " "Elaborating entity \"i2c_master_top\" for hierarchy \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "opencores_i2c" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "nios_cpu/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_top.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031250914 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1615031250922 "|bladerf_pll|nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1615031250923 "|bladerf_pll|nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1615031250925 "|bladerf_pll|nios_cpu:U_nios_system|i2c_master_top:opencores_i2c|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_peripheral_spi nios_cpu:U_nios_system\|nios_cpu_peripheral_spi:peripheral_spi " "Elaborating entity \"nios_cpu_peripheral_spi\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_peripheral_spi:peripheral_spi\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "peripheral_spi" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031251000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_ram nios_cpu:U_nios_system\|nios_cpu_ram:ram " "Elaborating entity \"nios_cpu_ram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "ram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031251132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "the_altsyncram" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031251190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031251243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031251244 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031251244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lj1 " "Found entity 1: altsyncram_1lj1" {  } { { "db/altsyncram_1lj1.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_1lj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031251495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031251495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lj1 nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated " "Elaborating entity \"altsyncram_1lj1\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031251497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031251814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031251814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_1lj1.tdf" "decode3" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_1lj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031251817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031252007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031252007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1lj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_1lj1.tdf" "mux2" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/altsyncram_1lj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031252009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_xb_gpio nios_cpu:U_nios_system\|nios_cpu_xb_gpio:xb_gpio " "Elaborating entity \"nios_cpu_xb_gpio\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_xb_gpio:xb_gpio\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "xb_gpio" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031252060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "mm_interconnect_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031252099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_bladerf_oc_i2c_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:control_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:control_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "control_s1_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intern_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intern_pio_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "intern_pio_s1_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_spi_spi_control_port_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "peripheral_spi_spi_control_port_translator" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031253885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_agent" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:opencores_i2c_bladerf_oc_i2c_master_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_agent_rsp_fifo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router " "Elaborating entity \"nios_cpu_mm_interconnect_0_router\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_003 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_003\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_003" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_003_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\|nios_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\|nios_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_004 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_004\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_004" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_004_default_decode nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004\|nios_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004\|nios_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031254861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_burst_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:opencores_i2c_bladerf_oc_i2c_master_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux_002 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_demux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031255990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615031256038 "|bladerf_pll|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615031256042 "|bladerf_pll|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615031256042 "|bladerf_pll|nios_cpu:U_nios_system|nios_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "opencores_i2c_bladerf_oc_i2c_master_cmd_width_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_001 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 3905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_cpu_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_irq_mapper nios_cpu:U_nios_system\|nios_cpu_irq_mapper:irq_mapper " "Elaborating entity \"nios_cpu_irq_mapper\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_irq_mapper:irq_mapper\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "irq_mapper" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_rst_controller nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller " "Elaborating entity \"nios_cpu_rst_controller\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "rst_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "rst_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_rst_controller_001 nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_cpu_rst_controller_001\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001\"" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "rst_controller_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:U_nios_system\|nios_cpu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031256962 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615031262632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.06.12:47:55 Progress: Loading sldc590dea7/alt_sld_fab_wrapper_hw.tcl " "2021.03.06.12:47:55 Progress: Loading sldc590dea7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031275352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031282318 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031282584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031291338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031291722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031292216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031292755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031292791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031292794 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615031293701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc590dea7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc590dea7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc590dea7/alt_sld_fab.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sldc590dea7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031294504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031294504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031295007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031295007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031295035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031295035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031295325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031295325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031295702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031295702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031295702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/ip/sldc590dea7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031296016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031296016 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ps_sync:U_ps_sync\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ps_sync:U_ps_sync\|Mod0\"" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "Mod0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615031308835 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615031308835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps_sync:U_ps_sync\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ps_sync:U_ps_sync\|lpm_divide:Mod0\"" {  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031309030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps_sync:U_ps_sync\|lpm_divide:Mod0 " "Instantiated megafunction \"ps_sync:U_ps_sync\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031309030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031309030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031309030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615031309030 ""}  } { { "../fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/ps_sync/vhdl/ps_sync.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615031309030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/lpm_divide_u4m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031309137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031309137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031309209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031309209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/db/alt_u_div_82f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615031309288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031309288 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615031310720 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mini_exp1 " "bidirectional pin \"mini_exp1\" has no driver" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615031311045 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mini_exp2 " "bidirectional pin \"mini_exp2\" has no driver" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615031311045 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1615031311045 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_scl_in nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cSCL\[0\] " "Converted the fanout from the open-drain buffer \"i2c_scl_in\" to the node \"nios_cpu:U_nios_system\|i2c_master_top:opencores_i2c\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cSCL\[0\]\" into a wire" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 124 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1615031311074 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1615031311074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c5_clock2_oe VCC " "Pin \"c5_clock2_oe\" is stuck at VCC" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615031314630 "|bladerf_pll|c5_clock2_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_clock_oe GND " "Pin \"exp_clock_oe\" is stuck at GND" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615031314630 "|bladerf_pll|exp_clock_oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615031314630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031315161 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "212 " "212 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615031318291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031318999 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "i2c_sys 19 " "Ignored 19 assignments for entity \"i2c_sys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1615031319437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/bladerf_pll.map.smsg " "Generated suppressed messages file C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/bladerf_pll.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031320683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615031325526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615031325526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hw_rev\[0\] " "No output dependent on input pin \"hw_rev\[0\]\"" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615031327327 "|bladerf_pll|hw_rev[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hw_rev\[1\] " "No output dependent on input pin \"hw_rev\[1\]\"" {  } { { "bladerf_pll.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_pll.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615031327327 "|bladerf_pll|hw_rev[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615031327327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3329 " "Implemented 3329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615031327355 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615031327355 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1615031327355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3036 " "Implemented 3036 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615031327355 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615031327355 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1615031327355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615031327355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615031327544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 12:48:47 2021 " "Processing ended: Sat Mar 06 12:48:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615031327544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615031327544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615031327544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615031327544 ""}
