// Seed: 571315133
module module_0;
  assign id_1[1] = 1;
  generate
    id_2(
        .id_0(1), .id_1(1), .id_2(1)
    );
  endgenerate
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    output wand id_8,
    input tri1 id_9,
    input wor id_10,
    output tri id_11,
    input supply1 id_12,
    output tri1 id_13,
    input wire id_14,
    output tri1 id_15,
    output uwire id_16
    , id_25,
    input wand id_17,
    input wire id_18,
    output tri1 id_19,
    output wand id_20,
    input tri id_21,
    input wand id_22,
    input supply0 id_23
    , id_26
);
  uwire id_27 = 1'b0;
  module_0 modCall_1 ();
endmodule
