Federico Angiolini , Francesco Menichelli , Alberto Ferrero , Luca Benini , Mauro Olivieri, A post-compiler approach to scratchpad mapping of code, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023869]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Ke Bai , Di Lu , Aviral Shrivastava, Vector class on limited local memory (LLM) multi-core processors, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038731]
Ke Bai , A. Shrivastava , S. Kudchadker, Stack data management for Limited Local Memory (LLM) multi-core processors, Proceedings of the ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors, p.231-234, September 11-14, 2011[doi>10.1109/ASAP.2011.6043275]
Ke Bai , Jing Lu , Aviral Shrivastava , Bryce Holton, CMSM: an efficient and effective code management for software managed multicores, Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, p.1-9, September 29-October 04, 2013, Montreal, Quebec, Canada
Ke Bai , Aviral Shrivastava, Heap data management for limited local memory (LLM) multi-core processors, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1879015]
Ke Bai , Aviral Shrivastava, A software-only scheme for managing heap data on limited local memory(LLM) multicore processors, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.1, p.1-18, August 2013[doi>10.1145/2501626.2501632]
Ke Bai , Aviral Shrivastava, Automatic and efficient heap data management for limited local memory multicore architectures, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Michael A. Baker , Amrit Panda , Nikhil Ghadge , Aniruddha Kadne , Karam S. Chatha, A performance model and code overlay generator for scratchpad enhanced embedded processors, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1879011]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Garo Bournoutian , Alex Orailoglu, Dynamic, multi-core cache coherence architecture for power-sensitive mobile processors, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039387]
Byn Choi , Rakesh Komuravelli , Hyojin Sung , Robert Smolinski , Nima Honarmand , Sarita V. Adve , Vikram S. Adve , Nicholas P. Carter , Ching-Tsun Chou, DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.155-166, October 10-14, 2011[doi>10.1109/PACT.2011.21]
Benoît Dupont de Dinechin, Pierre Guironnet de Massas, Guillaume Lager, Clément Léger, Benjamin Orgogozo, Jérôme Reybert, and Thierry Strudel. 2013. A distributed run-time environment for the Kalray MPPA®-256 integrated manycore processor. Procedia Computer Science 18 (2013), 1654--1663.
Bernhard Egger , Seungkyun Kim , Choonki Jang , Jaejin Lee , Sang Lyul Min , Heonshik Shin, Scratchpad Memory Management Techniques for Code in Embedded Systems without an MMU, IEEE Transactions on Computers, v.59 n.8, p.1047-1062, August 2010[doi>10.1109/TC.2009.188]
Bernhard Egger , Jaejin Lee , Heonshik Shin, Scratchpad memory management for portable systems with a memory management unit, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176887.1176933]
Brian Flachs, Shigehiro Asano, Sang Dhong, Peter Hofstee, Gilles Gervais, Roy Kim, Tien Le, Peichun Liu, Jens Leenstra, John Liberty, Brad Michael, Hwa-Joon Oh, Silvia Melitta Mueller, Osamu Takahashi, Akiyuki Hatakeyama, Yukio Watanabe, Naoka Yano, Daniel A. Brokenshire, Mohammad Peyravian, VanDung To, and Eiji Iwata. 2006. The microarchitecture of the synergistic processor for a cell processor. IEEE Solid-State Circuits 41, 1 (2006), 63--70.
Antonio Garcia-Guirado , Ricardo Fernández-Pascual , Alberto Ros , Jose M. Garcia, Energy-Efficient Cache Coherence Protocols in Chip-Multiprocessors for Server Consolidation, Proceedings of the 2011 International Conference on Parallel Processing, p.51-62, September 13-16, 2011[doi>10.1109/ICPP.2011.44]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Bryce Holton , Ke Bai , Aviral Shrivastava , Harini Ramaprasad, Construction of GCCFG for inter-procedural optimizations in software managed manycore (SMM) architectures, Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, p.1-10, October 12-17, 2014, New Delhi, India[doi>10.1145/2656106.2656122]
IBM. 2006. Programmer’s Guide: Software Development Kit for Multicore Acceleration Version 3.1. Technical Report.
Intel. 2010. Intel core i7 processor extreme edition and intel core i7 processor datasheet, volume 1. In White paper. Intel.
Intel. 2012. The SCC Programmer’s Guide. https://communities.intel.com/servlet/JiveServlet/previewBody/5684-102-8-22523/SCCProgrammersGuide.pdf. (2012).
Andhi Janapsatya , Aleksandar Ignjatović , Sri Parameswaran, A novel instruction scratchpad memory optimization method based on concomitance metric, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118443]
Choonki Jang , Jaejin Lee , Bernhard Egger , Soojung Ryu, Automatic code overlay generation and partially redundant code fetch elimination, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.2, p.1-32, June 2012[doi>10.1145/2207222.2207226]
Seung Chul Jung, Aviral Shrivastava, and Ke Bai. 2010. Dynamic code mapping for limited local memory systems. In Proceedings of the 21st IEEE Internatonal Conference on Application-Specific Systems Architectures and Processors (ASAP’10). 13--20.
Michael Kistler , Michael Perrone , Fabrizio Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, v.26 n.3, p.10-23, May 2006[doi>10.1109/MM.2006.49]
Lian Li , Hui Feng , Jingling Xue, Compiler-directed scratchpad memory management via graph coloring, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.3, p.1-17, September 2009[doi>10.1145/1582710.1582711]
Lian Li , Lin Gao , Jingling Xue, Memory Coloring: A Compiler Approach for Scratchpad Memory Management, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.329-338, September 17-21, 2005[doi>10.1109/PACT.2005.27]
Jing Lu , Ke Bai , Aviral Shrivastava, SSDM: smart stack data management for software managed multicores (SMMs), Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488918]
Stefan Metzlaff , Irakli Guliashvili , Sascha Uhrig , Theo Ungerer, A dynamic instruction scratchpad memory for embedded processors managed by hardware, Proceedings of the 24th international conference on Architecture of computing systems, February 24-25, 2011, Como, Italy
Pierre Michaud , André Seznec , Damien Fetis , Yiannakis Sazeides , Theofanis Constantinou, A study of thread migration in temperature-constrained multicores, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.2, p.9-es, June 2007[doi>10.1145/1250727.1250729]
Amit Pabalkar , Aviral Shrivastava , Arun Kannan , Jongeun Lee, SDRM: simultaneous determination of regions and function-to-region mapping for scratchpad memories, Proceedings of the 15th international conference on High performance computing, December 17-20, 2008, Bangalore, India
Martin Schoeberl, Time-predictable Cache Organization, Proceedings of the 2009 Software Technologies for Future Dependable Distributed Systems, p.11-16, March 17-17, 2009[doi>10.1109/STFSSD.2009.10]
James E. Smith, A study of branch prediction strategies, Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981, Minneapolis, Minnesota, USA
Stefan Steinke , Nils Grunwald , Lars Wehmeyer , Rajeshwari Banakar , M. Balakrishnan , Peter Marwedel, Reducing energy consumption by dynamic copying of instructions onto onchip memory, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581247]
Tom’s Hardware. 2010. Raw performance: SiSoftware sandra 2010 pro (GFLOPS).
Loc Truong. 2009. Low Power Consumption and a Competitive Price Tag Make the Six-Core TMS320C6472 Ideal for High-Performance Applications. Technical Report. Texas Instruments.
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
Kaushik Vaidyanathan, Qiuling Zhu, Lars Liebmann, Kafai Lai, Stephen Wu, Renzhi Liu, Yandong Liu, Andzrej Strojwas, and Larry Pileggi. 2015. Exploiting sub-20-nm complementary metal-oxide semiconductor technology challenges to design affordable systems-on-chip. Journal of Micro/Nanolithography, MEMS, and MOEMS 14, 1 (2015), 011007--011007.
Manish Verma , Peter Marwedel, Overlay techniques for scratchpad memories in low power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.8, p.802-815, August 2006[doi>10.1109/TVLSI.2006.878469]
Yi Xu , Yu Du , Youtao Zhang , Jun Yang, A composite and scalable cache coherence protocol for large scale CMPs, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995941]
