// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Wed Dec 16 10:34:42 2020
// Host        : PC_SaeedRashvnd running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Main_Card_canfd_1_0_sim_netlist.v
// Design      : Main_Card_canfd_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "Main_Card_canfd_1_0,canfd_v2_0_1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "canfd_v2_0_1,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (can_clk,
    can_clk_x2,
    can_phy_tx,
    can_phy_rx,
    ip2bus_intrevent,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:interface:can:1.0 CAN_INTERFACE CLK, xilinx.com:signal:clock:1.0 can_clk_i CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME can_clk_i, ASSOCIATED_BUSIF CAN_INTERFACE, FREQ_HZ 40000000, PHASE 0.000, INSERT_VIP 0" *) input can_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 can_clk_x2_i CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME can_clk_x2_i, FREQ_HZ 80000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0" *) input can_clk_x2;
  (* X_INTERFACE_INFO = "xilinx.com:interface:can:1.0 CAN_INTERFACE TX" *) output can_phy_tx;
  (* X_INTERFACE_INFO = "xilinx.com:interface:can:1.0 CAN_INTERFACE RX" *) input can_phy_rx;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output ip2bus_intrevent;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk_i CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk_i, ASSOCIATED_BUSIF CAN_S_AXI_LITE, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN Main_Card_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWADDR" *) input [14:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARADDR" *) input [14:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 CAN_S_AXI_LITE RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CAN_S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 15, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN Main_Card_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;

  wire can_clk;
  wire can_clk_x2;
  wire can_phy_rx;
  wire can_phy_tx;
  wire ip2bus_intrevent;
  wire s_axi_aclk;
  wire [14:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [14:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire NLW_inst_apb_perror_UNCONNECTED;
  wire NLW_inst_apb_pready_UNCONNECTED;
  wire [31:0]NLW_inst_apb_prdata_UNCONNECTED;

  (* C_AXI_SHIFTED_ADDR_WIDTH = "13" *) 
  (* C_C2S_MTBF_STAGES = "4" *) 
  (* C_CAN_NUM_FILTERS = "32" *) 
  (* C_EINJ_MODE = "0" *) 
  (* C_EN_APB = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_IS_EVAL = "0" *) 
  (* C_IS_NISO = "0" *) 
  (* C_RX_FIFO_0_DEPTH = "64" *) 
  (* C_RX_FIFO_1_DEPTH = "64" *) 
  (* C_S2C_MTBF_STAGES = "2" *) 
  (* C_S_AXI_ADDR_WIDTH = "15" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_USE_XPM_CDC = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* EN_RX_FIFO_1 = "1" *) 
  (* LOG_NUM_FILTERS = "5" *) 
  (* LOG_NUM_OF_RX_MB_BUF = "6" *) 
  (* LOG_NUM_OF_TX_BUF = "5" *) 
  (* NUM_OF_RX_MB_BUF = "48" *) 
  (* NUM_OF_TX_BUF = "32" *) 
  (* RX_MODE = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1 inst
       (.apb_paddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .apb_pclk(1'b0),
        .apb_penable(1'b0),
        .apb_perror(NLW_inst_apb_perror_UNCONNECTED),
        .apb_prdata(NLW_inst_apb_prdata_UNCONNECTED[31:0]),
        .apb_pready(NLW_inst_apb_pready_UNCONNECTED),
        .apb_psel(1'b0),
        .apb_pwdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .apb_pwrite(1'b0),
        .apb_resetn(1'b1),
        .can_clk(can_clk),
        .can_clk_x2(can_clk_x2),
        .can_phy_rx(can_phy_rx),
        .can_phy_tx(can_phy_tx),
        .ip2bus_intrevent(ip2bus_intrevent),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "10" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [9:0]src_in;
  input dest_clk;
  output [9:0]dest_out;

  wire [9:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [9:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [9:0]\syncstages_ff[1] ;

  assign async_path_bit = src_in[9:0];
  assign dest_out[9:0] = \syncstages_ff[1] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [4:0]src_in;
  input dest_clk;
  output [4:0]dest_out;

  wire [4:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[1] ;

  assign async_path_bit = src_in[4:0];
  assign dest_out[4:0] = \syncstages_ff[1] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* RST_ACTIVE_HIGH = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "4" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "4" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "65536" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "1" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "2048" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "32" *) 
(* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) (* P_MIN_WIDTH_DATA_ECC = "32" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) (* P_WIDTH_ADDR_READ_B = "11" *) 
(* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) (* P_WIDTH_COL_WRITE_A = "32" *) 
(* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "32" *) (* rstb_loop_iter = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [31:14]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,dina[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED [31:16],doutb[15:0]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED [3:2],doutb[17:16]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_LSB  = "18" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[31:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [31:14],doutb[31:18]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1_i_1 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "65536" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "1" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "2048" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) 
(* P_WIDTH_ADDR_READ_B = "11" *) (* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [31:14]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,dina[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED [31:16],doutb[15:0]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED [3:2],doutb[17:16]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_LSB  = "18" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[31:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [31:14],doutb[31:18]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1_i_1 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "32768" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "1" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "1024" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) 
(* P_WIDTH_ADDR_READ_B = "10" *) (* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(doutb),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_narrow.mem_reg_i_1 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "32768" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "1" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "1024" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) 
(* P_WIDTH_ADDR_READ_B = "10" *) (* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0 ;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(doutb),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_narrow.mem_reg_i_1 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "independent_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "blockram" *) (* MEMORY_SIZE = "65536" *) 
(* MESSAGE_CONTROL = "1" *) (* P_CLOCKING_MODE = "1" *) (* P_ECC_MODE = "0" *) 
(* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "2" *) (* P_WAKEUP_TIME = "0" *) 
(* P_WRITE_MODE_B = "2" *) (* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_MODE_B = "no_change" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [10:0]addrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [31:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "65536" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "1" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "independent_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "blockram" *) (* MEMORY_SIZE = "65536" *) 
(* MESSAGE_CONTROL = "1" *) (* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "1" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "2" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_B = "2" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_MODE_B = "no_change" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__1
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [10:0]addrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [31:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "65536" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "1" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "independent_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "blockram" *) (* MEMORY_SIZE = "32768" *) 
(* MESSAGE_CONTROL = "1" *) (* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "1" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "2" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_B = "2" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_MODE_B = "no_change" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [9:0]addrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [31:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "32768" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "1" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* CASCADE_HEIGHT = "0" *) (* CLOCKING_MODE = "independent_clock" *) 
(* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) 
(* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "blockram" *) (* MEMORY_SIZE = "32768" *) 
(* MESSAGE_CONTROL = "1" *) (* ORIG_REF_NAME = "xpm_memory_sdpram" *) (* P_CLOCKING_MODE = "1" *) 
(* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) (* P_MEMORY_PRIMITIVE = "2" *) 
(* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_B = "2" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_MODE_B = "no_change" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_sdpram__parameterized0__1
   (sleep,
    clka,
    ena,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    addrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input ena;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [9:0]addrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [31:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterrb = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "32768" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "1" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__1 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(rstb),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder
   (Bus2IP_CS,
    s_axi_aclk,
    Q,
    dest_rst,
    E_DATA_ACK);
  output Bus2IP_CS;
  input s_axi_aclk;
  input Q;
  input dest_rst;
  input E_DATA_ACK;

  wire Bus2IP_CS;
  wire E_DATA_ACK;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire Q;
  wire dest_rst;
  wire s_axi_aclk;

  LUT4 #(
    .INIT(16'h00E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(Bus2IP_CS),
        .I1(Q),
        .I2(dest_rst),
        .I3(E_DATA_ACK),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(Bus2IP_CS),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_axi_lite_ipif
   (Bus2IP_RNW,
    Bus2IP_CS,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_rdata,
    \bus2ip_addr_i_reg[14] ,
    Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_wready,
    E_DATA_ACK,
    s_axi_bready,
    s_axi_rready,
    s_axi_araddr,
    s_axi_awaddr,
    dest_rst,
    Q);
  output Bus2IP_RNW;
  output Bus2IP_CS;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  output [12:0]\bus2ip_addr_i_reg[14] ;
  input Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_wready;
  input E_DATA_ACK;
  input s_axi_bready;
  input s_axi_rready;
  input [12:0]s_axi_araddr;
  input [12:0]s_axi_awaddr;
  input dest_rst;
  input [31:0]Q;

  wire Bus2IP_CS;
  wire Bus2IP_RNW;
  wire Bus2IP_Reset;
  wire E_DATA_ACK;
  wire [31:0]Q;
  wire [12:0]\bus2ip_addr_i_reg[14] ;
  wire dest_rst;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment I_SLAVE_ATTACHMENT
       (.Bus2IP_CS(Bus2IP_CS),
        .Bus2IP_Reset(Bus2IP_Reset),
        .E_DATA_ACK(E_DATA_ACK),
        .Q(Q),
        .\bus2ip_addr_i_reg[14]_0 (\bus2ip_addr_i_reg[14] ),
        .bus2ip_rnw_i_reg_0(Bus2IP_RNW),
        .dest_rst(dest_rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main
   (\SINGLE_BIT.s_level_out_d4_reg ,
    \SINGLE_BIT.s_level_out_d4_reg_0 ,
    out,
    \SINGLE_BIT.s_level_out_d4_reg_1 ,
    \SINGLE_BIT.s_level_out_d4_reg_2 ,
    \SINGLE_BIT.s_level_out_d4_reg_3 ,
    \SINGLE_BIT.s_level_out_d4_reg_4 ,
    \SINGLE_BIT.s_level_out_d4_reg_5 ,
    \SINGLE_BIT.s_level_out_d4_reg_6 ,
    \SINGLE_BIT.s_level_out_d4_reg_7 ,
    \SINGLE_BIT.s_level_out_d4_reg_8 ,
    \SINGLE_BIT.s_level_out_d4_reg_9 ,
    \SINGLE_BIT.s_level_out_d4_reg_10 ,
    \SINGLE_BIT.s_level_out_d4_reg_11 ,
    \SINGLE_BIT.s_level_out_d6_reg ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    \SINGLE_BIT.s_level_out_d4_reg_12 ,
    \SINGLE_BIT.s_level_out_d4_reg_13 ,
    \SINGLE_BIT.s_level_out_d4_reg_14 ,
    \SINGLE_BIT.s_level_out_d4_reg_15 ,
    \SINGLE_BIT.s_level_out_d4_reg_16 ,
    IC_IPSIG_WRITE_I_reg_0,
    IC_REG_SR_SLEEP_FS3,
    IC_REG_MSR_LBACK_I_reg_0,
    p_3_in,
    IC_REG_MSR_BRSD_I_reg_0,
    IC_REG_MSR_DAR_I_reg_0,
    IC_REG_MSR_DPEE_I_reg_0,
    IC_REG_ISR_BSOFF_FS3,
    IC_SYNC_ECR_WEN_FS3,
    IC_REG_ESR_CRCER_FS3,
    IC_REG_ESR_FMER_FS3,
    IC_REG_ESR_STER_FS3,
    IC_REG_ESR_BERR_FS3,
    IC_REG_ESR_ACKER_FS3,
    IC_REG_ESR_F_CRCER_FS3,
    IC_REG_ESR_F_FMER_FS3,
    IC_REG_ESR_F_STER_FS3,
    IC_REG_ESR_F_BERR_FS3,
    p_14_in,
    IC_REG_SR_SNOOP_I_reg_0,
    IC_REG_ISR_ARBLST_FS3,
    IC_REG_ISR_TXOK_FS3,
    RXOK_FS3,
    IC_SYNC_TSR_WEN_FS3,
    IC_REG_ISR_MSGLST_FS3,
    IC_REG_ISR_MSGLST_FS3_F1,
    IC_REG_ISR_MSGLST_FS3_TXE,
    IC_REG_SR_RSTST_I,
    IC_REG_SR_LBACK_I,
    IC_REG_SR_BBSY_I,
    IC_REG_SR_ERRWRN_I,
    ip2bus_intrevent,
    IC_REG_SBR_I_reg_0,
    IC_REG_MSR_SLEEP_reg_0,
    IC_REG_SRR_SRST_I_reg_0,
    IC_REG_SRR_CEN_I_reg_0,
    IC_REG_ISR_ARBLST_I_reg_0,
    IC_REG_ISR_TXOK_I_reg_0,
    IC_REG_ISR_PEE_I_reg_0,
    IC_REG_ISR_BSFRD_I_reg_0,
    IC_REG_ISR_RXOK_I_reg_0,
    IC_REG_ISR_TSCNT_OFLW_I_reg_0,
    IC_REG_ISR_MSGLST_I_reg_0,
    IC_REG_ISR_ERROR_I_reg_0,
    IC_REG_ISR_BSOFF_I_reg_0,
    IC_REG_ISR_SLEEP_I_reg_0,
    IC_REG_ISR_WKUP_I_reg_0,
    IC_REG_ISR_RXWM_I_reg_0,
    IC_REG_ISR_TXTRS_I_reg_0,
    IC_REG_ISR_TXCRS_I_reg_0,
    IC_REG_ISR_MSGLST_I_F1_reg_0,
    IC_REG_ISR_RXWM_I_F1_reg_0,
    IC_REG_ISR_RXMNF_I_reg_0,
    IC_REG_ISR_MSGLST_I_TXE_reg_0,
    IC_REG_ISR_TXEWM_I_reg_0,
    IC_REG_ESR_CRCER_I,
    IC_REG_ESR_FMER_I,
    IC_REG_ESR_STER_I,
    IC_REG_ESR_BERR_I,
    IC_REG_ESR_ACKER_I,
    IC_REG_ESR_F_CRCER_I,
    IC_REG_ESR_F_FMER_I,
    IC_REG_ESR_F_STER_I,
    IC_REG_ESR_F_BERR_I,
    IC_TIMESTAMP_RST_reg_0,
    IC_SYNC_ECR_ACK_I_reg_0,
    IC_IPIC_COUNTER_I,
    \IC_IPIC_COUNTER_I_reg[1]_0 ,
    \IC_REG_IECRS_I_reg[0]_0 ,
    Q,
    \IC_REG_IETRS_I_reg[0]_0 ,
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 ,
    \IC_REG_IECRS_I_reg[17]_0 ,
    \IC_REG_N_BTR_TS2_I_reg[0]_0 ,
    \IC_REG_IECRS_I_reg[18]_0 ,
    IC_REG_ISR_BSOFF_I_reg_1,
    IC_REG_ISR_ERROR_I_reg_1,
    \IC_REG_SR_ESTAT_I_reg[0]_0 ,
    IC_REG_ISR_RXOK_I_reg_1,
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0 ,
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0 ,
    \IC_REG_IECRS_I_reg[2]_0 ,
    \IC_REG_TSR_I_reg[0]_0 ,
    \IC_REG_IECRS_I_reg[12]_0 ,
    \exclude_winning_or_locked_req_reg[15] ,
    \exclude_winning_or_locked_req_reg[16] ,
    \exclude_winning_or_locked_req_reg[17] ,
    \exclude_winning_or_locked_req_reg[20] ,
    \exclude_winning_or_locked_req_reg[21] ,
    \exclude_winning_or_locked_req_reg[22] ,
    \exclude_winning_or_locked_req_reg[24] ,
    \exclude_winning_or_locked_req_reg[27] ,
    \exclude_winning_or_locked_req_reg[13] ,
    \exclude_winning_or_locked_req_reg[11] ,
    \exclude_winning_or_locked_req_reg[9] ,
    \exclude_winning_or_locked_req_reg[7] ,
    \exclude_winning_or_locked_req_reg[6] ,
    \exclude_winning_or_locked_req_reg[5] ,
    \exclude_winning_or_locked_req_reg[4] ,
    \exclude_winning_or_locked_req_reg[3] ,
    \exclude_winning_or_locked_req_reg[2] ,
    \exclude_winning_or_locked_req_reg[0] ,
    IC_REG_MSR_DAR_I_reg_1,
    \num_reg_reg[4] ,
    G_RST_SRST_CEN_I0,
    \SINGLE_BIT.s_level_out_d4_reg_17 ,
    IC_REG_ISR_TSCNT_OFLW_I0,
    IC_REG_SR_SNOOP_I_reg_1,
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 ,
    s_axi_wdata_31_sp_1,
    s_axi_wdata_30_sp_1,
    s_axi_wdata_29_sp_1,
    s_axi_wdata_28_sp_1,
    s_axi_wdata_26_sp_1,
    s_axi_wdata_25_sp_1,
    s_axi_wdata_23_sp_1,
    s_axi_wdata_19_sp_1,
    s_axi_wdata_18_sp_1,
    s_axi_wdata_14_sp_1,
    s_axi_wdata_12_sp_1,
    s_axi_wdata_10_sp_1,
    s_axi_wdata_8_sp_1,
    s_axi_wdata_1_sp_1,
    \IC_REG_IFF_EN_I_reg[0]_0 ,
    \IC_REG_BRPR_I_reg[0]_0 ,
    \IC_REG_ECR_I_reg[0]_0 ,
    \IC_REG_F_BRPR_I_reg[15]_0 ,
    \IC_REG_F_BTR_TS1_I_reg[0]_0 ,
    \IC_REG_F_BTR_TS2_I_reg[0]_0 ,
    \IC_REG_F_BTR_SJW_I_reg[0]_0 ,
    \IC_REG_N_BTR_TS1_I_reg[0]_0 ,
    \IC_REG_N_BTR_SJW_I_reg[0]_0 ,
    \IC_REG_SR_TDCV_I_reg[6]_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_1 ,
    IC_SYNC_SR_RSTST,
    s_axi_aclk,
    IC_SYNC_SR_PEE,
    IC_SYNC_SR_BSFR,
    IC_SYNC_SR_LBACK,
    IC_SYNC_SR_BIDLE,
    IC_SYNC_SR_ERRWRN,
    IC_SYNC_ESR_F_CRCER,
    IC_SYNC_ESR_F_FMER,
    IC_SYNC_ESR_F_STER,
    IC_SYNC_ESR_F_BERR,
    TDCV_CNT_REG_WEN,
    IC_SYNC_TSR_WEN,
    IC_SYNC_ECR_WEN,
    IC_SYNC_ESR_CRCER,
    IC_SYNC_ESR_FMER,
    IC_SYNC_ESR_STER,
    IC_SYNC_ESR_BERR,
    IC_SYNC_ESR_ACKER,
    IC_SYNC_SR_SLEEP,
    IC_SYNC_ISR_ARBLST,
    IC_SYNC_ISR_TXOK,
    IC_SYNC_ISR_RXOK,
    IC_SYNC_ISR_MSGLST,
    IC_SYNC_ISR_MSGLST_F1,
    IC_SYNC_ISR_MSGLST_TXE,
    IC_SYNC_ISR_BSOFF,
    IC_IPSIG_WRITE_I0,
    E,
    s_axi_wdata,
    IC_REG_SRR_SRST_I_reg_1,
    IC_REG_SRR_CEN_I_reg_1,
    IC_REG_ISR_ARBLST_I_reg_1,
    IC_REG_ISR_TXOK_I_reg_1,
    IC_REG_ISR_PEE_I_reg_1,
    IC_REG_ISR_BSFRD_I_reg_1,
    IC_REG_ISR_RXOK_I_reg_2,
    IC_REG_ISR_TSCNT_OFLW_I_reg_1,
    IC_REG_ISR_MSGLST_I_reg_1,
    IC_REG_ISR_ERROR_I_reg_2,
    IC_REG_ISR_BSOFF_I_reg_2,
    IC_REG_ISR_SLEEP_I_reg_1,
    IC_REG_ISR_WKUP_I_reg_1,
    IC_REG_ISR_RXWM_I_reg_1,
    IC_REG_ISR_TXTRS_I_reg_1,
    IC_REG_ISR_TXCRS_I_reg_1,
    IC_REG_ISR_MSGLST_I_F1_reg_1,
    IC_REG_ISR_RXWM_I_F1_reg_1,
    IC_REG_ISR_RXMNF_I_reg_1,
    IC_REG_ISR_MSGLST_I_TXE_reg_1,
    IC_REG_ISR_TXEWM_I_reg_1,
    IC_REG_ESR_CRCER_I_reg_0,
    IC_REG_ESR_FMER_I_reg_0,
    IC_REG_ESR_STER_I_reg_0,
    IC_REG_ESR_BERR_I_reg_0,
    IC_REG_ESR_ACKER_I_reg_0,
    IC_REG_ESR_F_CRCER_I_reg_0,
    IC_REG_ESR_F_FMER_I_reg_0,
    IC_REG_ESR_F_STER_I_reg_0,
    IC_REG_ESR_F_BERR_I_reg_0,
    IC_TIMESTAMP_RST_reg_1,
    \IC_IPIC_COUNTER_I_reg[0]_0 ,
    \IC_IPIC_COUNTER_I_reg[1]_1 ,
    Bus2IP_CS,
    \IC_IPIC_COUNTER_I_reg[1]_2 ,
    IC_REG_MSR_SLEEP_I077_out,
    E_INTR_reg_0,
    \RD_DATA_RET_reg[0] ,
    \RD_DATA_RET_reg[0]_0 ,
    IC_REG_TCR_I,
    \RD_DATA_RET[17]_i_4 ,
    \RD_DATA_RET[17]_i_4_0 ,
    \RD_DATA_RET[17]_i_4_1 ,
    \RD_DATA_RET_reg[12] ,
    \RD_DATA_RET[2]_i_3 ,
    \RD_DATA_RET_reg[12]_0 ,
    \RD_DATA_RET_reg[12]_1 ,
    exclude_winning_or_locked_req,
    MSG_ON_CAN_BUS_AXI,
    \exclude_winning_or_locked_req_reg[0]_0 ,
    CANCEL_BUFFER_OL2TL_D1,
    \FSM_sequential_imm_cs_reg[0] ,
    TRR_REG_WRITE_PULSE0,
    IC_REG_TRR_I,
    \TRR_i_reg[31] ,
    \TRR_i_reg[30] ,
    \TRR_i_reg[29] ,
    \TRR_i_reg[28] ,
    \TRR_i_reg[26] ,
    \TRR_i_reg[25] ,
    \TRR_i_reg[23] ,
    \TRR_i_reg[19] ,
    \TRR_i_reg[18] ,
    \TRR_i_reg[14] ,
    \TRR_i_reg[12] ,
    \TRR_i_reg[10] ,
    \TRR_i_reg[8] ,
    \TRR_i_reg[1] ,
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ,
    \IC_REG_BRPR_I_reg[0]_1 ,
    \ic_sync_ecr_cdc_tig_reg[0]_0 ,
    SR,
    \IC_REG_ECR_I_reg[15]_0 ,
    \time_stamp_cnt_cdc_tig_reg[0]_0 ,
    \IC_REG_TSR_I_reg[15]_0 ,
    \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ,
    \IC_REG_F_BRPR_I_reg[15]_1 ,
    \IC_REG_F_BTR_TS1_I_reg[0]_1 ,
    \IC_REG_IETRS_I_reg[0]_1 ,
    \IC_REG_IECRS_I_reg[0]_1 ,
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ,
    \IC_REG_N_BTR_TS1_I_reg[0]_1 ,
    \ic_reg_sr_tdcv_cdc_tig_reg[6]_0 );
  output \SINGLE_BIT.s_level_out_d4_reg ;
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  output out;
  output \SINGLE_BIT.s_level_out_d4_reg_1 ;
  output \SINGLE_BIT.s_level_out_d4_reg_2 ;
  output \SINGLE_BIT.s_level_out_d4_reg_3 ;
  output \SINGLE_BIT.s_level_out_d4_reg_4 ;
  output \SINGLE_BIT.s_level_out_d4_reg_5 ;
  output \SINGLE_BIT.s_level_out_d4_reg_6 ;
  output \SINGLE_BIT.s_level_out_d4_reg_7 ;
  output \SINGLE_BIT.s_level_out_d4_reg_8 ;
  output \SINGLE_BIT.s_level_out_d4_reg_9 ;
  output \SINGLE_BIT.s_level_out_d4_reg_10 ;
  output \SINGLE_BIT.s_level_out_d4_reg_11 ;
  output \SINGLE_BIT.s_level_out_d6_reg ;
  output \SINGLE_BIT.s_level_out_d6_reg_0 ;
  output \SINGLE_BIT.s_level_out_d4_reg_12 ;
  output \SINGLE_BIT.s_level_out_d4_reg_13 ;
  output \SINGLE_BIT.s_level_out_d4_reg_14 ;
  output \SINGLE_BIT.s_level_out_d4_reg_15 ;
  output \SINGLE_BIT.s_level_out_d4_reg_16 ;
  output IC_IPSIG_WRITE_I_reg_0;
  output IC_REG_SR_SLEEP_FS3;
  output IC_REG_MSR_LBACK_I_reg_0;
  output [3:0]p_3_in;
  output IC_REG_MSR_BRSD_I_reg_0;
  output IC_REG_MSR_DAR_I_reg_0;
  output IC_REG_MSR_DPEE_I_reg_0;
  output IC_REG_ISR_BSOFF_FS3;
  output IC_SYNC_ECR_WEN_FS3;
  output IC_REG_ESR_CRCER_FS3;
  output IC_REG_ESR_FMER_FS3;
  output IC_REG_ESR_STER_FS3;
  output IC_REG_ESR_BERR_FS3;
  output IC_REG_ESR_ACKER_FS3;
  output IC_REG_ESR_F_CRCER_FS3;
  output IC_REG_ESR_F_FMER_FS3;
  output IC_REG_ESR_F_STER_FS3;
  output IC_REG_ESR_F_BERR_FS3;
  output [1:0]p_14_in;
  output IC_REG_SR_SNOOP_I_reg_0;
  output IC_REG_ISR_ARBLST_FS3;
  output IC_REG_ISR_TXOK_FS3;
  output RXOK_FS3;
  output IC_SYNC_TSR_WEN_FS3;
  output IC_REG_ISR_MSGLST_FS3;
  output IC_REG_ISR_MSGLST_FS3_F1;
  output IC_REG_ISR_MSGLST_FS3_TXE;
  output IC_REG_SR_RSTST_I;
  output IC_REG_SR_LBACK_I;
  output IC_REG_SR_BBSY_I;
  output IC_REG_SR_ERRWRN_I;
  output ip2bus_intrevent;
  output IC_REG_SBR_I_reg_0;
  output IC_REG_MSR_SLEEP_reg_0;
  output IC_REG_SRR_SRST_I_reg_0;
  output IC_REG_SRR_CEN_I_reg_0;
  output IC_REG_ISR_ARBLST_I_reg_0;
  output IC_REG_ISR_TXOK_I_reg_0;
  output IC_REG_ISR_PEE_I_reg_0;
  output IC_REG_ISR_BSFRD_I_reg_0;
  output IC_REG_ISR_RXOK_I_reg_0;
  output IC_REG_ISR_TSCNT_OFLW_I_reg_0;
  output IC_REG_ISR_MSGLST_I_reg_0;
  output IC_REG_ISR_ERROR_I_reg_0;
  output IC_REG_ISR_BSOFF_I_reg_0;
  output IC_REG_ISR_SLEEP_I_reg_0;
  output IC_REG_ISR_WKUP_I_reg_0;
  output IC_REG_ISR_RXWM_I_reg_0;
  output IC_REG_ISR_TXTRS_I_reg_0;
  output IC_REG_ISR_TXCRS_I_reg_0;
  output IC_REG_ISR_MSGLST_I_F1_reg_0;
  output IC_REG_ISR_RXWM_I_F1_reg_0;
  output IC_REG_ISR_RXMNF_I_reg_0;
  output IC_REG_ISR_MSGLST_I_TXE_reg_0;
  output IC_REG_ISR_TXEWM_I_reg_0;
  output IC_REG_ESR_CRCER_I;
  output IC_REG_ESR_FMER_I;
  output IC_REG_ESR_STER_I;
  output IC_REG_ESR_BERR_I;
  output IC_REG_ESR_ACKER_I;
  output IC_REG_ESR_F_CRCER_I;
  output IC_REG_ESR_F_FMER_I;
  output IC_REG_ESR_F_STER_I;
  output IC_REG_ESR_F_BERR_I;
  output IC_TIMESTAMP_RST_reg_0;
  output IC_SYNC_ECR_ACK_I_reg_0;
  output [1:0]IC_IPIC_COUNTER_I;
  output \IC_IPIC_COUNTER_I_reg[1]_0 ;
  output \IC_REG_IECRS_I_reg[0]_0 ;
  output [31:0]Q;
  output [31:0]\IC_REG_IETRS_I_reg[0]_0 ;
  output [27:0]\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 ;
  output \IC_REG_IECRS_I_reg[17]_0 ;
  output [6:0]\IC_REG_N_BTR_TS2_I_reg[0]_0 ;
  output \IC_REG_IECRS_I_reg[18]_0 ;
  output IC_REG_ISR_BSOFF_I_reg_1;
  output IC_REG_ISR_ERROR_I_reg_1;
  output [0:0]\IC_REG_SR_ESTAT_I_reg[0]_0 ;
  output IC_REG_ISR_RXOK_I_reg_1;
  output \RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0 ;
  output \RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0 ;
  output \IC_REG_IECRS_I_reg[2]_0 ;
  output [13:0]\IC_REG_TSR_I_reg[0]_0 ;
  output \IC_REG_IECRS_I_reg[12]_0 ;
  output \exclude_winning_or_locked_req_reg[15] ;
  output \exclude_winning_or_locked_req_reg[16] ;
  output \exclude_winning_or_locked_req_reg[17] ;
  output \exclude_winning_or_locked_req_reg[20] ;
  output \exclude_winning_or_locked_req_reg[21] ;
  output \exclude_winning_or_locked_req_reg[22] ;
  output \exclude_winning_or_locked_req_reg[24] ;
  output \exclude_winning_or_locked_req_reg[27] ;
  output \exclude_winning_or_locked_req_reg[13] ;
  output \exclude_winning_or_locked_req_reg[11] ;
  output \exclude_winning_or_locked_req_reg[9] ;
  output \exclude_winning_or_locked_req_reg[7] ;
  output \exclude_winning_or_locked_req_reg[6] ;
  output \exclude_winning_or_locked_req_reg[5] ;
  output \exclude_winning_or_locked_req_reg[4] ;
  output \exclude_winning_or_locked_req_reg[3] ;
  output \exclude_winning_or_locked_req_reg[2] ;
  output \exclude_winning_or_locked_req_reg[0] ;
  output IC_REG_MSR_DAR_I_reg_1;
  output \num_reg_reg[4] ;
  output G_RST_SRST_CEN_I0;
  output \SINGLE_BIT.s_level_out_d4_reg_17 ;
  output IC_REG_ISR_TSCNT_OFLW_I0;
  output IC_REG_SR_SNOOP_I_reg_1;
  output [13:0]\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 ;
  output s_axi_wdata_31_sp_1;
  output s_axi_wdata_30_sp_1;
  output s_axi_wdata_29_sp_1;
  output s_axi_wdata_28_sp_1;
  output s_axi_wdata_26_sp_1;
  output s_axi_wdata_25_sp_1;
  output s_axi_wdata_23_sp_1;
  output s_axi_wdata_19_sp_1;
  output s_axi_wdata_18_sp_1;
  output s_axi_wdata_14_sp_1;
  output s_axi_wdata_12_sp_1;
  output s_axi_wdata_10_sp_1;
  output s_axi_wdata_8_sp_1;
  output s_axi_wdata_1_sp_1;
  output [7:0]\IC_REG_IFF_EN_I_reg[0]_0 ;
  output [7:0]\IC_REG_BRPR_I_reg[0]_0 ;
  output [15:0]\IC_REG_ECR_I_reg[0]_0 ;
  output [14:0]\IC_REG_F_BRPR_I_reg[15]_0 ;
  output [4:0]\IC_REG_F_BTR_TS1_I_reg[0]_0 ;
  output [3:0]\IC_REG_F_BTR_TS2_I_reg[0]_0 ;
  output [3:0]\IC_REG_F_BTR_SJW_I_reg[0]_0 ;
  output [7:0]\IC_REG_N_BTR_TS1_I_reg[0]_0 ;
  output [6:0]\IC_REG_N_BTR_SJW_I_reg[0]_0 ;
  output [6:0]\IC_REG_SR_TDCV_I_reg[6]_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_1 ;
  input IC_SYNC_SR_RSTST;
  input s_axi_aclk;
  input IC_SYNC_SR_PEE;
  input IC_SYNC_SR_BSFR;
  input IC_SYNC_SR_LBACK;
  input IC_SYNC_SR_BIDLE;
  input IC_SYNC_SR_ERRWRN;
  input IC_SYNC_ESR_F_CRCER;
  input IC_SYNC_ESR_F_FMER;
  input IC_SYNC_ESR_F_STER;
  input IC_SYNC_ESR_F_BERR;
  input TDCV_CNT_REG_WEN;
  input IC_SYNC_TSR_WEN;
  input IC_SYNC_ECR_WEN;
  input IC_SYNC_ESR_CRCER;
  input IC_SYNC_ESR_FMER;
  input IC_SYNC_ESR_STER;
  input IC_SYNC_ESR_BERR;
  input IC_SYNC_ESR_ACKER;
  input IC_SYNC_SR_SLEEP;
  input IC_SYNC_ISR_ARBLST;
  input IC_SYNC_ISR_TXOK;
  input IC_SYNC_ISR_RXOK;
  input IC_SYNC_ISR_MSGLST;
  input IC_SYNC_ISR_MSGLST_F1;
  input IC_SYNC_ISR_MSGLST_TXE;
  input IC_SYNC_ISR_BSOFF;
  input IC_IPSIG_WRITE_I0;
  input [0:0]E;
  input [31:0]s_axi_wdata;
  input IC_REG_SRR_SRST_I_reg_1;
  input IC_REG_SRR_CEN_I_reg_1;
  input IC_REG_ISR_ARBLST_I_reg_1;
  input IC_REG_ISR_TXOK_I_reg_1;
  input IC_REG_ISR_PEE_I_reg_1;
  input IC_REG_ISR_BSFRD_I_reg_1;
  input IC_REG_ISR_RXOK_I_reg_2;
  input IC_REG_ISR_TSCNT_OFLW_I_reg_1;
  input IC_REG_ISR_MSGLST_I_reg_1;
  input IC_REG_ISR_ERROR_I_reg_2;
  input IC_REG_ISR_BSOFF_I_reg_2;
  input IC_REG_ISR_SLEEP_I_reg_1;
  input IC_REG_ISR_WKUP_I_reg_1;
  input IC_REG_ISR_RXWM_I_reg_1;
  input IC_REG_ISR_TXTRS_I_reg_1;
  input IC_REG_ISR_TXCRS_I_reg_1;
  input IC_REG_ISR_MSGLST_I_F1_reg_1;
  input IC_REG_ISR_RXWM_I_F1_reg_1;
  input IC_REG_ISR_RXMNF_I_reg_1;
  input IC_REG_ISR_MSGLST_I_TXE_reg_1;
  input IC_REG_ISR_TXEWM_I_reg_1;
  input IC_REG_ESR_CRCER_I_reg_0;
  input IC_REG_ESR_FMER_I_reg_0;
  input IC_REG_ESR_STER_I_reg_0;
  input IC_REG_ESR_BERR_I_reg_0;
  input IC_REG_ESR_ACKER_I_reg_0;
  input IC_REG_ESR_F_CRCER_I_reg_0;
  input IC_REG_ESR_F_FMER_I_reg_0;
  input IC_REG_ESR_F_STER_I_reg_0;
  input IC_REG_ESR_F_BERR_I_reg_0;
  input IC_TIMESTAMP_RST_reg_1;
  input \IC_IPIC_COUNTER_I_reg[0]_0 ;
  input \IC_IPIC_COUNTER_I_reg[1]_1 ;
  input Bus2IP_CS;
  input \IC_IPIC_COUNTER_I_reg[1]_2 ;
  input IC_REG_MSR_SLEEP_I077_out;
  input E_INTR_reg_0;
  input \RD_DATA_RET_reg[0] ;
  input \RD_DATA_RET_reg[0]_0 ;
  input [1:0]IC_REG_TCR_I;
  input \RD_DATA_RET[17]_i_4 ;
  input \RD_DATA_RET[17]_i_4_0 ;
  input \RD_DATA_RET[17]_i_4_1 ;
  input \RD_DATA_RET_reg[12] ;
  input \RD_DATA_RET[2]_i_3 ;
  input \RD_DATA_RET_reg[12]_0 ;
  input \RD_DATA_RET_reg[12]_1 ;
  input [31:0]exclude_winning_or_locked_req;
  input MSG_ON_CAN_BUS_AXI;
  input \exclude_winning_or_locked_req_reg[0]_0 ;
  input CANCEL_BUFFER_OL2TL_D1;
  input [4:0]\FSM_sequential_imm_cs_reg[0] ;
  input TRR_REG_WRITE_PULSE0;
  input [13:0]IC_REG_TRR_I;
  input \TRR_i_reg[31] ;
  input \TRR_i_reg[30] ;
  input \TRR_i_reg[29] ;
  input \TRR_i_reg[28] ;
  input \TRR_i_reg[26] ;
  input \TRR_i_reg[25] ;
  input \TRR_i_reg[23] ;
  input \TRR_i_reg[19] ;
  input \TRR_i_reg[18] ;
  input \TRR_i_reg[14] ;
  input \TRR_i_reg[12] ;
  input \TRR_i_reg[10] ;
  input \TRR_i_reg[8] ;
  input \TRR_i_reg[1] ;
  input [0:0]\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ;
  input [0:0]\IC_REG_BRPR_I_reg[0]_1 ;
  input [15:0]\ic_sync_ecr_cdc_tig_reg[0]_0 ;
  input [0:0]SR;
  input [0:0]\IC_REG_ECR_I_reg[15]_0 ;
  input [15:0]\time_stamp_cnt_cdc_tig_reg[0]_0 ;
  input [0:0]\IC_REG_TSR_I_reg[15]_0 ;
  input [0:0]\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ;
  input [0:0]\IC_REG_F_BRPR_I_reg[15]_1 ;
  input [0:0]\IC_REG_F_BTR_TS1_I_reg[0]_1 ;
  input [0:0]\IC_REG_IETRS_I_reg[0]_1 ;
  input [0:0]\IC_REG_IECRS_I_reg[0]_1 ;
  input [0:0]\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ;
  input [0:0]\IC_REG_N_BTR_TS1_I_reg[0]_1 ;
  input [6:0]\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 ;

  wire ACKER_2S_CDC_TO_n_1;
  wire BERR_2S_CDC_TO_n_1;
  wire BSOFF_2S_CDC_TO_n_1;
  wire Bus2IP_CS;
  wire CANCEL_BUFFER_OL2TL_D1;
  wire [0:0]E;
  wire ECRWEN_2S_CDC_TO_n_1;
  wire E_INTR0;
  wire E_INTR_i_10_n_0;
  wire E_INTR_i_11_n_0;
  wire E_INTR_i_3_n_0;
  wire E_INTR_i_4_n_0;
  wire E_INTR_i_5_n_0;
  wire E_INTR_i_6_n_0;
  wire E_INTR_i_7_n_0;
  wire E_INTR_i_8_n_0;
  wire E_INTR_i_9_n_0;
  wire E_INTR_reg_0;
  wire \FSM_sequential_imm_cs[0]_i_10_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_11_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_12_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_13_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_14_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_15_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_8_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_9_n_0 ;
  wire [4:0]\FSM_sequential_imm_cs_reg[0] ;
  wire \FSM_sequential_imm_cs_reg[0]_i_4_n_0 ;
  wire \FSM_sequential_imm_cs_reg[0]_i_5_n_0 ;
  wire \FSM_sequential_imm_cs_reg[0]_i_6_n_0 ;
  wire \FSM_sequential_imm_cs_reg[0]_i_7_n_0 ;
  wire F_STER_2S_CDC_TO_n_1;
  wire G_RST_SRST_CEN_I0;
  wire IC_INTR_CLR_FS;
  wire IC_INTR_CLR_FS_i_10_n_0;
  wire IC_INTR_CLR_FS_i_11_n_0;
  wire IC_INTR_CLR_FS_i_12_n_0;
  wire IC_INTR_CLR_FS_i_2_n_0;
  wire IC_INTR_CLR_FS_i_3_n_0;
  wire IC_INTR_CLR_FS_i_4_n_0;
  wire IC_INTR_CLR_FS_i_5_n_0;
  wire IC_INTR_CLR_FS_i_6_n_0;
  wire IC_INTR_CLR_FS_i_7_n_0;
  wire IC_INTR_CLR_FS_i_8_n_0;
  wire IC_INTR_CLR_FS_i_9_n_0;
  wire IC_INTR_CLR_IC;
  wire [1:0]IC_IPIC_COUNTER_I;
  wire \IC_IPIC_COUNTER_I[1]_i_1_n_0 ;
  wire \IC_IPIC_COUNTER_I_reg[0]_0 ;
  wire \IC_IPIC_COUNTER_I_reg[1]_0 ;
  wire \IC_IPIC_COUNTER_I_reg[1]_1 ;
  wire \IC_IPIC_COUNTER_I_reg[1]_2 ;
  wire IC_IPSIG_WRITE_I0;
  wire IC_IPSIG_WRITE_I_reg_0;
  wire [0:18]IC_REG_AFR;
  wire [7:0]\IC_REG_BRPR_I_reg[0]_0 ;
  wire [0:0]\IC_REG_BRPR_I_reg[0]_1 ;
  wire [15:0]\IC_REG_ECR_I_reg[0]_0 ;
  wire [0:0]\IC_REG_ECR_I_reg[15]_0 ;
  wire IC_REG_ESR_ACKER_FS3;
  wire IC_REG_ESR_ACKER_I;
  wire IC_REG_ESR_ACKER_I_reg_0;
  wire IC_REG_ESR_BERR_FS3;
  wire IC_REG_ESR_BERR_I;
  wire IC_REG_ESR_BERR_I_reg_0;
  wire IC_REG_ESR_CRCER_FS3;
  wire IC_REG_ESR_CRCER_I;
  wire IC_REG_ESR_CRCER_I_reg_0;
  wire IC_REG_ESR_FMER_FS3;
  wire IC_REG_ESR_FMER_I;
  wire IC_REG_ESR_FMER_I_reg_0;
  wire IC_REG_ESR_F_BERR_FS3;
  wire IC_REG_ESR_F_BERR_I;
  wire IC_REG_ESR_F_BERR_I_reg_0;
  wire IC_REG_ESR_F_CRCER_FS3;
  wire IC_REG_ESR_F_CRCER_I;
  wire IC_REG_ESR_F_CRCER_I_reg_0;
  wire IC_REG_ESR_F_FMER_FS3;
  wire IC_REG_ESR_F_FMER_I;
  wire IC_REG_ESR_F_FMER_I_reg_0;
  wire IC_REG_ESR_F_STER_FS3;
  wire IC_REG_ESR_F_STER_I;
  wire IC_REG_ESR_F_STER_I_reg_0;
  wire IC_REG_ESR_STER_FS3;
  wire IC_REG_ESR_STER_I;
  wire IC_REG_ESR_STER_I_reg_0;
  wire [14:0]\IC_REG_F_BRPR_I_reg[15]_0 ;
  wire [0:0]\IC_REG_F_BRPR_I_reg[15]_1 ;
  wire [3:0]\IC_REG_F_BTR_SJW_I_reg[0]_0 ;
  wire [4:0]\IC_REG_F_BTR_TS1_I_reg[0]_0 ;
  wire [0:0]\IC_REG_F_BTR_TS1_I_reg[0]_1 ;
  wire [3:0]\IC_REG_F_BTR_TS2_I_reg[0]_0 ;
  wire \IC_REG_IECRS_I_reg[0]_0 ;
  wire [0:0]\IC_REG_IECRS_I_reg[0]_1 ;
  wire \IC_REG_IECRS_I_reg[12]_0 ;
  wire \IC_REG_IECRS_I_reg[17]_0 ;
  wire \IC_REG_IECRS_I_reg[18]_0 ;
  wire \IC_REG_IECRS_I_reg[2]_0 ;
  wire [31:0]\IC_REG_IETRS_I_reg[0]_0 ;
  wire [0:0]\IC_REG_IETRS_I_reg[0]_1 ;
  wire [7:0]\IC_REG_IFF_EN_I_reg[0]_0 ;
  wire IC_REG_ISR_ARBLST_FS3;
  wire IC_REG_ISR_ARBLST_I_reg_0;
  wire IC_REG_ISR_ARBLST_I_reg_1;
  wire IC_REG_ISR_BSFRD_I_reg_0;
  wire IC_REG_ISR_BSFRD_I_reg_1;
  wire IC_REG_ISR_BSOFF_FS3;
  wire IC_REG_ISR_BSOFF_I_reg_0;
  wire IC_REG_ISR_BSOFF_I_reg_1;
  wire IC_REG_ISR_BSOFF_I_reg_2;
  wire IC_REG_ISR_ERROR_I_reg_0;
  wire IC_REG_ISR_ERROR_I_reg_1;
  wire IC_REG_ISR_ERROR_I_reg_2;
  wire IC_REG_ISR_MSGLST_FS3;
  wire IC_REG_ISR_MSGLST_FS3_F1;
  wire IC_REG_ISR_MSGLST_FS3_TXE;
  wire IC_REG_ISR_MSGLST_I_F1_reg_0;
  wire IC_REG_ISR_MSGLST_I_F1_reg_1;
  wire IC_REG_ISR_MSGLST_I_TXE_reg_0;
  wire IC_REG_ISR_MSGLST_I_TXE_reg_1;
  wire IC_REG_ISR_MSGLST_I_reg_0;
  wire IC_REG_ISR_MSGLST_I_reg_1;
  wire IC_REG_ISR_PEE_I_reg_0;
  wire IC_REG_ISR_PEE_I_reg_1;
  wire IC_REG_ISR_RXMNF_I_reg_0;
  wire IC_REG_ISR_RXMNF_I_reg_1;
  wire IC_REG_ISR_RXOK_I_reg_0;
  wire IC_REG_ISR_RXOK_I_reg_1;
  wire IC_REG_ISR_RXOK_I_reg_2;
  wire IC_REG_ISR_RXWM_I_F1_reg_0;
  wire IC_REG_ISR_RXWM_I_F1_reg_1;
  wire IC_REG_ISR_RXWM_I_reg_0;
  wire IC_REG_ISR_RXWM_I_reg_1;
  wire IC_REG_ISR_SLEEP_I_reg_0;
  wire IC_REG_ISR_SLEEP_I_reg_1;
  wire IC_REG_ISR_TSCNT_OFLW_I0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_5_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_reg_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_reg_1;
  wire IC_REG_ISR_TXCRS_I_reg_0;
  wire IC_REG_ISR_TXCRS_I_reg_1;
  wire IC_REG_ISR_TXEWM_I_reg_0;
  wire IC_REG_ISR_TXEWM_I_reg_1;
  wire IC_REG_ISR_TXOK_FS3;
  wire IC_REG_ISR_TXOK_I_reg_0;
  wire IC_REG_ISR_TXOK_I_reg_1;
  wire IC_REG_ISR_TXTRS_I_reg_0;
  wire IC_REG_ISR_TXTRS_I_reg_1;
  wire IC_REG_ISR_WKUP_I_reg_0;
  wire IC_REG_ISR_WKUP_I_reg_1;
  wire IC_REG_MSR_BRSD_I_reg_0;
  wire IC_REG_MSR_DAR_I_reg_0;
  wire IC_REG_MSR_DAR_I_reg_1;
  wire IC_REG_MSR_DPEE_I_reg_0;
  wire IC_REG_MSR_LBACK_I_reg_0;
  wire IC_REG_MSR_SLEEP0;
  wire IC_REG_MSR_SLEEP_I077_out;
  wire IC_REG_MSR_SLEEP_reg_0;
  wire [6:0]\IC_REG_N_BTR_SJW_I_reg[0]_0 ;
  wire [7:0]\IC_REG_N_BTR_TS1_I_reg[0]_0 ;
  wire [0:0]\IC_REG_N_BTR_TS1_I_reg[0]_1 ;
  wire [6:0]\IC_REG_N_BTR_TS2_I_reg[0]_0 ;
  wire IC_REG_SBR_I0;
  wire IC_REG_SBR_I_reg_0;
  wire IC_REG_SRR_CEN_I_reg_0;
  wire IC_REG_SRR_CEN_I_reg_1;
  wire IC_REG_SRR_SRST_I_reg_0;
  wire IC_REG_SRR_SRST_I_reg_1;
  wire IC_REG_SR_BBSY_I;
  wire IC_REG_SR_BBSY_I0;
  wire IC_REG_SR_BIDLE_FS2;
  wire IC_REG_SR_BIDLE_I;
  wire IC_REG_SR_BIDLE_I0;
  wire IC_REG_SR_ERRWRN_I;
  wire IC_REG_SR_ERRWRN_I0;
  wire [1:1]IC_REG_SR_ESTAT_FS2;
  wire [1:1]IC_REG_SR_ESTAT_I;
  wire [0:0]\IC_REG_SR_ESTAT_I_reg[0]_0 ;
  wire IC_REG_SR_LBACK_FS2;
  wire IC_REG_SR_LBACK_I;
  wire IC_REG_SR_LBACK_I0;
  wire IC_REG_SR_NORMAL_I;
  wire IC_REG_SR_NORMAL_I0;
  wire IC_REG_SR_RSTST_FS2;
  wire IC_REG_SR_RSTST_I;
  wire IC_REG_SR_SLEEP_FS3;
  wire IC_REG_SR_SLEEP_I;
  wire IC_REG_SR_SLEEP_I0;
  wire IC_REG_SR_SNOOP_I0;
  wire IC_REG_SR_SNOOP_I_reg_0;
  wire IC_REG_SR_SNOOP_I_reg_1;
  wire IC_REG_SR_TDCV_I0;
  wire [6:0]\IC_REG_SR_TDCV_I_reg[6]_0 ;
  wire [1:0]IC_REG_TCR_I;
  wire [13:0]IC_REG_TRR_I;
  wire [0:15]IC_REG_TSR_I_D;
  wire [13:0]\IC_REG_TSR_I_reg[0]_0 ;
  wire [0:0]\IC_REG_TSR_I_reg[15]_0 ;
  wire IC_SYNC_ECR_ACK_I_reg_0;
  wire IC_SYNC_ECR_WEN;
  wire IC_SYNC_ECR_WEN_FS3;
  wire IC_SYNC_ESR_ACKER;
  wire IC_SYNC_ESR_BERR;
  wire IC_SYNC_ESR_CRCER;
  wire IC_SYNC_ESR_FMER;
  wire IC_SYNC_ESR_F_BERR;
  wire IC_SYNC_ESR_F_CRCER;
  wire IC_SYNC_ESR_F_FMER;
  wire IC_SYNC_ESR_F_STER;
  wire IC_SYNC_ESR_STER;
  wire IC_SYNC_ISR_ARBLST;
  wire IC_SYNC_ISR_BSOFF;
  wire IC_SYNC_ISR_MSGLST;
  wire IC_SYNC_ISR_MSGLST_F1;
  wire IC_SYNC_ISR_MSGLST_TXE;
  wire IC_SYNC_ISR_RXOK;
  wire IC_SYNC_ISR_TXOK;
  wire IC_SYNC_SR_BIDLE;
  wire IC_SYNC_SR_BSFR;
  wire IC_SYNC_SR_ERRWRN;
  wire IC_SYNC_SR_LBACK;
  wire IC_SYNC_SR_PEE;
  wire IC_SYNC_SR_RSTST;
  wire IC_SYNC_SR_SLEEP;
  wire IC_SYNC_TSR_WEN;
  wire IC_SYNC_TSR_WEN_FS3;
  wire IC_TIMESTAMP_RST_reg_0;
  wire IC_TIMESTAMP_RST_reg_1;
  wire MSG_ON_CAN_BUS_AXI;
  wire [0:0]\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ;
  wire [31:0]Q;
  wire \RD_DATA_RET[17]_i_4 ;
  wire \RD_DATA_RET[17]_i_4_0 ;
  wire \RD_DATA_RET[17]_i_4_1 ;
  wire \RD_DATA_RET[2]_i_3 ;
  wire \RD_DATA_RET_reg[0] ;
  wire \RD_DATA_RET_reg[0]_0 ;
  wire \RD_DATA_RET_reg[12] ;
  wire \RD_DATA_RET_reg[12]_0 ;
  wire \RD_DATA_RET_reg[12]_1 ;
  wire RXOK_FS3;
  wire [0:0]\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ;
  wire [27:0]\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 ;
  wire [13:0]\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 ;
  wire [0:0]\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ;
  wire \RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0 ;
  wire \RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0 ;
  wire \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23] ;
  wire \RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27] ;
  wire \SINGLE_BIT.s_level_out_d4_reg ;
  wire \SINGLE_BIT.s_level_out_d4_reg_0 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_1 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_10 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_11 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_12 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_13 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_14 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_15 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_16 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_17 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_2 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_3 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_4 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_5 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_6 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_7 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_8 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_9 ;
  wire \SINGLE_BIT.s_level_out_d6_reg ;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  wire \SINGLE_BIT.s_level_out_d6_reg_1 ;
  wire SLEEP_2S_CDC_TO_n_1;
  wire [0:0]SR;
  wire TDCV_CNT_REG_WEN;
  wire TDCV_CNT_REG_WEN_FS2;
  wire TDCV_CNT_REG_WEN_FS3;
  wire TRR_REG_WRITE_PULSE0;
  wire \TRR_i[10]_i_2_n_0 ;
  wire \TRR_i[12]_i_2_n_0 ;
  wire \TRR_i[14]_i_2_n_0 ;
  wire \TRR_i[18]_i_2_n_0 ;
  wire \TRR_i[19]_i_2_n_0 ;
  wire \TRR_i[1]_i_2_n_0 ;
  wire \TRR_i[23]_i_2_n_0 ;
  wire \TRR_i[25]_i_2_n_0 ;
  wire \TRR_i[26]_i_2_n_0 ;
  wire \TRR_i[28]_i_2_n_0 ;
  wire \TRR_i[29]_i_2_n_0 ;
  wire \TRR_i[30]_i_2_n_0 ;
  wire \TRR_i[31]_i_3_n_0 ;
  wire \TRR_i[8]_i_2_n_0 ;
  wire \TRR_i_reg[10] ;
  wire \TRR_i_reg[12] ;
  wire \TRR_i_reg[14] ;
  wire \TRR_i_reg[18] ;
  wire \TRR_i_reg[19] ;
  wire \TRR_i_reg[1] ;
  wire \TRR_i_reg[23] ;
  wire \TRR_i_reg[25] ;
  wire \TRR_i_reg[26] ;
  wire \TRR_i_reg[28] ;
  wire \TRR_i_reg[29] ;
  wire \TRR_i_reg[30] ;
  wire \TRR_i_reg[31] ;
  wire \TRR_i_reg[8] ;
  wire [31:0]exclude_winning_or_locked_req;
  wire \exclude_winning_or_locked_req_reg[0] ;
  wire \exclude_winning_or_locked_req_reg[0]_0 ;
  wire \exclude_winning_or_locked_req_reg[11] ;
  wire \exclude_winning_or_locked_req_reg[13] ;
  wire \exclude_winning_or_locked_req_reg[15] ;
  wire \exclude_winning_or_locked_req_reg[16] ;
  wire \exclude_winning_or_locked_req_reg[17] ;
  wire \exclude_winning_or_locked_req_reg[20] ;
  wire \exclude_winning_or_locked_req_reg[21] ;
  wire \exclude_winning_or_locked_req_reg[22] ;
  wire \exclude_winning_or_locked_req_reg[24] ;
  wire \exclude_winning_or_locked_req_reg[27] ;
  wire \exclude_winning_or_locked_req_reg[2] ;
  wire \exclude_winning_or_locked_req_reg[3] ;
  wire \exclude_winning_or_locked_req_reg[4] ;
  wire \exclude_winning_or_locked_req_reg[5] ;
  wire \exclude_winning_or_locked_req_reg[6] ;
  wire \exclude_winning_or_locked_req_reg[7] ;
  wire \exclude_winning_or_locked_req_reg[9] ;
  wire [6:0]ic_reg_sr_tdcv_cdc_tig;
  wire [6:0]\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 ;
  wire [0:15]ic_sync_ecr_cdc_tig;
  wire [15:0]\ic_sync_ecr_cdc_tig_reg[0]_0 ;
  wire ip2bus_intrevent;
  wire \num_reg_reg[4] ;
  wire out;
  wire p_10_in__0;
  wire [29:19]p_11_in;
  wire [1:0]p_14_in;
  wire p_16_in;
  wire p_17_in;
  wire [1:0]p_2_out;
  wire [3:0]p_3_in;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire s_axi_wdata_10_sn_1;
  wire s_axi_wdata_12_sn_1;
  wire s_axi_wdata_14_sn_1;
  wire s_axi_wdata_18_sn_1;
  wire s_axi_wdata_19_sn_1;
  wire s_axi_wdata_1_sn_1;
  wire s_axi_wdata_23_sn_1;
  wire s_axi_wdata_25_sn_1;
  wire s_axi_wdata_26_sn_1;
  wire s_axi_wdata_28_sn_1;
  wire s_axi_wdata_29_sn_1;
  wire s_axi_wdata_30_sn_1;
  wire s_axi_wdata_31_sn_1;
  wire s_axi_wdata_8_sn_1;
  wire [0:15]time_stamp_cnt_cdc_tig;
  wire [15:0]\time_stamp_cnt_cdc_tig_reg[0]_0 ;

  assign s_axi_wdata_10_sp_1 = s_axi_wdata_10_sn_1;
  assign s_axi_wdata_12_sp_1 = s_axi_wdata_12_sn_1;
  assign s_axi_wdata_14_sp_1 = s_axi_wdata_14_sn_1;
  assign s_axi_wdata_18_sp_1 = s_axi_wdata_18_sn_1;
  assign s_axi_wdata_19_sp_1 = s_axi_wdata_19_sn_1;
  assign s_axi_wdata_1_sp_1 = s_axi_wdata_1_sn_1;
  assign s_axi_wdata_23_sp_1 = s_axi_wdata_23_sn_1;
  assign s_axi_wdata_25_sp_1 = s_axi_wdata_25_sn_1;
  assign s_axi_wdata_26_sp_1 = s_axi_wdata_26_sn_1;
  assign s_axi_wdata_28_sp_1 = s_axi_wdata_28_sn_1;
  assign s_axi_wdata_29_sp_1 = s_axi_wdata_29_sn_1;
  assign s_axi_wdata_30_sp_1 = s_axi_wdata_30_sn_1;
  assign s_axi_wdata_31_sp_1 = s_axi_wdata_31_sn_1;
  assign s_axi_wdata_8_sp_1 = s_axi_wdata_8_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10 ACKER_2S_CDC_TO
       (.IC_REG_ESR_ACKER_FS3(IC_REG_ESR_ACKER_FS3),
        .IC_REG_ESR_ACKER_FS3_reg(ACKER_2S_CDC_TO_n_1),
        .IC_REG_ESR_FMER_FS3(IC_REG_ESR_FMER_FS3),
        .IC_REG_ISR_ERROR_I_i_2(\SINGLE_BIT.s_level_out_d4_reg_7 ),
        .IC_REG_ISR_ERROR_I_i_2_0(F_STER_2S_CDC_TO_n_1),
        .IC_REG_ISR_ERROR_I_i_2_1(BERR_2S_CDC_TO_n_1),
        .IC_SYNC_ESR_ACKER(IC_SYNC_ESR_ACKER),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_10 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7 ARBLST_2S_CDC_TO
       (.IC_SYNC_ISR_ARBLST(IC_SYNC_ISR_ARBLST),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg ),
        .\SINGLE_BIT.s_level_out_d6_reg_1 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11 BERR_2S_CDC_TO
       (.IC_REG_ESR_BERR_FS3(IC_REG_ESR_BERR_FS3),
        .IC_REG_ESR_BERR_FS3_reg(BERR_2S_CDC_TO_n_1),
        .IC_SYNC_ESR_BERR(IC_SYNC_ESR_BERR),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_9 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12 BIDLE_2S_CDC_TO
       (.IC_REG_SR_BIDLE_I0(IC_REG_SR_BIDLE_I0),
        .IC_REG_SR_BIDLE_I_reg(IC_REG_SR_RSTST_FS2),
        .IC_SYNC_SR_BIDLE(IC_SYNC_SR_BIDLE),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(IC_REG_SR_BIDLE_FS2),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13 BSFR_2S_CDC_TO
       (.IC_SYNC_SR_BSFR(IC_SYNC_SR_BSFR),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_0 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14 BSOFF_2S_CDC_TO
       (.D(p_2_out[1]),
        .IC_REG_ISR_BSOFF_FS3(IC_REG_ISR_BSOFF_FS3),
        .IC_REG_ISR_BSOFF_FS3_reg(BSOFF_2S_CDC_TO_n_1),
        .IC_REG_MSR_SLEEP_I077_out(IC_REG_MSR_SLEEP_I077_out),
        .\IC_REG_SR_ESTAT_I_reg[1] (IC_REG_SR_RSTST_FS2),
        .\IC_REG_SR_ESTAT_I_reg[1]_0 (IC_REG_SR_ESTAT_FS2),
        .IC_SYNC_ISR_BSOFF(IC_SYNC_ISR_BSOFF),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_16 ),
        .p_3_in(p_3_in[2]),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15 CRCER_2S_CDC_TO
       (.IC_REG_ESR_CRCER_FS3(IC_REG_ESR_CRCER_FS3),
        .IC_REG_ESR_F_BERR_FS3(IC_REG_ESR_F_BERR_FS3),
        .IC_REG_ESR_F_CRCER_FS3(IC_REG_ESR_F_CRCER_FS3),
        .IC_REG_ESR_F_FMER_FS3(IC_REG_ESR_F_FMER_FS3),
        .IC_REG_ESR_STER_FS3(IC_REG_ESR_STER_FS3),
        .IC_REG_ISR_ERROR_I_i_2_0(\SINGLE_BIT.s_level_out_d4_reg_3 ),
        .IC_REG_ISR_ERROR_I_i_2_1(out),
        .IC_REG_ISR_ERROR_I_reg(ACKER_2S_CDC_TO_n_1),
        .IC_REG_ISR_ERROR_I_reg_0(\SINGLE_BIT.s_level_out_d4_reg_8 ),
        .IC_REG_ISR_ERROR_I_reg_1(\SINGLE_BIT.s_level_out_d4_reg_1 ),
        .IC_SYNC_ESR_CRCER(IC_SYNC_ESR_CRCER),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_17 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_6 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16 ECRWEN_2S_CDC_TO
       (.IC_SYNC_ECR_ACK_I_reg(ECRWEN_2S_CDC_TO_n_1),
        .IC_SYNC_ECR_ACK_I_reg_0(IC_SYNC_ECR_ACK_I_reg_0),
        .IC_SYNC_ECR_ACK_I_reg_1(IC_REG_SRR_CEN_I_reg_0),
        .IC_SYNC_ECR_WEN(IC_SYNC_ECR_WEN),
        .IC_SYNC_ECR_WEN_FS3(IC_SYNC_ECR_WEN_FS3),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_5 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17 ERRWRN_2S_CDC_TO
       (.IC_REG_SR_ERRWRN_I0(IC_REG_SR_ERRWRN_I0),
        .IC_REG_SR_ERRWRN_I_reg(IC_REG_SR_RSTST_FS2),
        .IC_SYNC_SR_ERRWRN(IC_SYNC_SR_ERRWRN),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_16 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6 ESTAT_2S_CDC_TO
       (.D(IC_REG_SR_ESTAT_FS2),
        .\IC_REG_SR_ESTAT_I_reg[0] (IC_REG_SR_RSTST_FS2),
        .\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0 (\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ),
        .\MULTI_BIT.s_level_out_bus_d4_reg[0]_0 (p_2_out[0]),
        .\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_16 ),
        .s_axi_aclk(s_axi_aclk));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    E_INTR_i_1
       (.I0(IC_INTR_CLR_FS),
        .I1(E_INTR_reg_0),
        .I2(E_INTR_i_3_n_0),
        .I3(E_INTR_i_4_n_0),
        .I4(E_INTR_i_5_n_0),
        .O(E_INTR0));
  LUT4 #(
    .INIT(16'hF888)) 
    E_INTR_i_10
       (.I0(p_10_in__0),
        .I1(IC_REG_ISR_BSOFF_I_reg_0),
        .I2(IC_REG_ISR_TXTRS_I_reg_0),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [7]),
        .O(E_INTR_i_10_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    E_INTR_i_11
       (.I0(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27] ),
        .I1(IC_REG_ISR_RXOK_I_reg_0),
        .I2(IC_REG_ISR_TSCNT_OFLW_I_reg_0),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [2]),
        .O(E_INTR_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    E_INTR_i_3
       (.I0(p_17_in),
        .I1(IC_REG_ISR_PEE_I_reg_0),
        .I2(IC_REG_ISR_MSGLST_I_F1_reg_0),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [9]),
        .I4(IC_REG_ISR_RXWM_I_F1_reg_0),
        .I5(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [10]),
        .O(E_INTR_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    E_INTR_i_4
       (.I0(E_INTR_i_6_n_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23] ),
        .I2(IC_REG_ISR_ERROR_I_reg_0),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [4]),
        .I4(IC_REG_ISR_SLEEP_I_reg_0),
        .I5(E_INTR_i_7_n_0),
        .O(E_INTR_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    E_INTR_i_5
       (.I0(E_INTR_i_8_n_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [3]),
        .I2(IC_REG_ISR_MSGLST_I_reg_0),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [0]),
        .I4(IC_REG_ISR_ARBLST_I_reg_0),
        .I5(E_INTR_i_9_n_0),
        .O(E_INTR_i_5_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    E_INTR_i_6
       (.I0(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [11]),
        .I1(IC_REG_ISR_RXMNF_I_reg_0),
        .I2(p_16_in),
        .I3(IC_REG_ISR_BSFRD_I_reg_0),
        .O(E_INTR_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    E_INTR_i_7
       (.I0(IC_REG_ISR_TXEWM_I_reg_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [13]),
        .I2(IC_REG_ISR_TXOK_I_reg_0),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [1]),
        .I4(E_INTR_i_10_n_0),
        .O(E_INTR_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    E_INTR_i_8
       (.I0(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [12]),
        .I1(IC_REG_ISR_MSGLST_I_TXE_reg_0),
        .I2(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [8]),
        .I3(IC_REG_ISR_TXCRS_I_reg_0),
        .O(E_INTR_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    E_INTR_i_9
       (.I0(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [5]),
        .I1(IC_REG_ISR_WKUP_I_reg_0),
        .I2(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [6]),
        .I3(IC_REG_ISR_RXWM_I_reg_0),
        .I4(E_INTR_i_11_n_0),
        .O(E_INTR_i_9_n_0));
  FDRE E_INTR_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(E_INTR0),
        .Q(ip2bus_intrevent),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18 FMER_2S_CDC_TO
       (.IC_SYNC_ESR_FMER(IC_SYNC_ESR_FMER),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_7 ),
        .s_axi_aclk(s_axi_aclk));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \FSM_sequential_imm_cs[0]_i_10 
       (.I0(IC_REG_AFR[12]),
        .I1(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [15]),
        .I2(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [14]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [16]),
        .O(\FSM_sequential_imm_cs[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \FSM_sequential_imm_cs[0]_i_11 
       (.I0(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [18]),
        .I1(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [20]),
        .I2(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [19]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [17]),
        .O(\FSM_sequential_imm_cs[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \FSM_sequential_imm_cs[0]_i_12 
       (.I0(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [22]),
        .I1(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [23]),
        .I2(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [21]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [24]),
        .O(\FSM_sequential_imm_cs[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \FSM_sequential_imm_cs[0]_i_13 
       (.I0(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [26]),
        .I1(IC_REG_AFR[0]),
        .I2(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [25]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [27]),
        .O(\FSM_sequential_imm_cs[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \FSM_sequential_imm_cs[0]_i_14 
       (.I0(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [3]),
        .I1(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [1]),
        .I2(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [0]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [2]),
        .O(\FSM_sequential_imm_cs[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \FSM_sequential_imm_cs[0]_i_15 
       (.I0(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [5]),
        .I1(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [7]),
        .I2(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [6]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [4]),
        .O(\FSM_sequential_imm_cs[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \FSM_sequential_imm_cs[0]_i_3 
       (.I0(\FSM_sequential_imm_cs_reg[0]_i_4_n_0 ),
        .I1(\FSM_sequential_imm_cs_reg[0]_i_5_n_0 ),
        .I2(\FSM_sequential_imm_cs_reg[0] [4]),
        .I3(\FSM_sequential_imm_cs_reg[0] [3]),
        .I4(\FSM_sequential_imm_cs_reg[0]_i_6_n_0 ),
        .I5(\FSM_sequential_imm_cs_reg[0]_i_7_n_0 ),
        .O(\num_reg_reg[4] ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \FSM_sequential_imm_cs[0]_i_8 
       (.I0(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [11]),
        .I1(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [9]),
        .I2(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [8]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [10]),
        .O(\FSM_sequential_imm_cs[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \FSM_sequential_imm_cs[0]_i_9 
       (.I0(IC_REG_AFR[18]),
        .I1(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [13]),
        .I2(IC_REG_AFR[17]),
        .I3(\FSM_sequential_imm_cs_reg[0] [1]),
        .I4(\FSM_sequential_imm_cs_reg[0] [0]),
        .I5(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [12]),
        .O(\FSM_sequential_imm_cs[0]_i_9_n_0 ));
  MUXF7 \FSM_sequential_imm_cs_reg[0]_i_4 
       (.I0(\FSM_sequential_imm_cs[0]_i_8_n_0 ),
        .I1(\FSM_sequential_imm_cs[0]_i_9_n_0 ),
        .O(\FSM_sequential_imm_cs_reg[0]_i_4_n_0 ),
        .S(\FSM_sequential_imm_cs_reg[0] [2]));
  MUXF7 \FSM_sequential_imm_cs_reg[0]_i_5 
       (.I0(\FSM_sequential_imm_cs[0]_i_10_n_0 ),
        .I1(\FSM_sequential_imm_cs[0]_i_11_n_0 ),
        .O(\FSM_sequential_imm_cs_reg[0]_i_5_n_0 ),
        .S(\FSM_sequential_imm_cs_reg[0] [2]));
  MUXF7 \FSM_sequential_imm_cs_reg[0]_i_6 
       (.I0(\FSM_sequential_imm_cs[0]_i_12_n_0 ),
        .I1(\FSM_sequential_imm_cs[0]_i_13_n_0 ),
        .O(\FSM_sequential_imm_cs_reg[0]_i_6_n_0 ),
        .S(\FSM_sequential_imm_cs_reg[0] [2]));
  MUXF7 \FSM_sequential_imm_cs_reg[0]_i_7 
       (.I0(\FSM_sequential_imm_cs[0]_i_14_n_0 ),
        .I1(\FSM_sequential_imm_cs[0]_i_15_n_0 ),
        .O(\FSM_sequential_imm_cs_reg[0]_i_7_n_0 ),
        .S(\FSM_sequential_imm_cs_reg[0] [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19 F_BERR_2S_CDC_TO
       (.IC_SYNC_ESR_F_BERR(IC_SYNC_ESR_F_BERR),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_3 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20 F_CRCER_2S_CDC_TO
       (.IC_SYNC_ESR_F_CRCER(IC_SYNC_ESR_F_CRCER),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(out),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21 F_FMER_2S_CDC_TO
       (.IC_SYNC_ESR_F_FMER(IC_SYNC_ESR_F_FMER),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22 F_STER_2S_CDC_TO
       (.IC_REG_ESR_F_STER_FS3(IC_REG_ESR_F_STER_FS3),
        .IC_REG_ESR_F_STER_FS3_reg(F_STER_2S_CDC_TO_n_1),
        .IC_SYNC_ESR_F_STER(IC_SYNC_ESR_F_STER),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_2 ),
        .s_axi_aclk(s_axi_aclk));
  LUT2 #(
    .INIT(4'hB)) 
    G_RST_SRST_CEN_I_i_1
       (.I0(IC_REG_SRR_SRST_I_reg_0),
        .I1(IC_REG_SRR_CEN_I_reg_0),
        .O(G_RST_SRST_CEN_I0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5 ICRSTST_2S_CDC_TO
       (.IC_REG_SR_BBSY_I0(IC_REG_SR_BBSY_I0),
        .IC_REG_SR_BBSY_I_reg(IC_REG_SR_BIDLE_FS2),
        .IC_SYNC_SR_RSTST(IC_SYNC_SR_RSTST),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(IC_REG_SR_RSTST_FS2),
        .s_axi_aclk(s_axi_aclk));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    IC_INTR_CLR_FS_i_1
       (.I0(IC_INTR_CLR_FS_i_2_n_0),
        .I1(s_axi_wdata[15]),
        .I2(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [9]),
        .I3(IC_REG_ISR_MSGLST_I_F1_reg_0),
        .I4(IC_INTR_CLR_FS_i_3_n_0),
        .O(IC_INTR_CLR_IC));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_10
       (.I0(IC_REG_ISR_TXCRS_I_reg_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [8]),
        .I2(s_axi_wdata[14]),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [7]),
        .I4(IC_REG_ISR_TXTRS_I_reg_0),
        .I5(s_axi_wdata[13]),
        .O(IC_INTR_CLR_FS_i_10_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_11
       (.I0(IC_REG_ISR_RXMNF_I_reg_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [11]),
        .I2(s_axi_wdata[17]),
        .I3(IC_REG_ISR_RXWM_I_F1_reg_0),
        .I4(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [10]),
        .I5(s_axi_wdata[16]),
        .O(IC_INTR_CLR_FS_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    IC_INTR_CLR_FS_i_12
       (.I0(s_axi_wdata[30]),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [12]),
        .I2(IC_REG_ISR_MSGLST_I_TXE_reg_0),
        .O(IC_INTR_CLR_FS_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    IC_INTR_CLR_FS_i_2
       (.I0(s_axi_wdata[5]),
        .I1(IC_REG_ISR_TSCNT_OFLW_I_reg_0),
        .I2(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [2]),
        .I3(IC_INTR_CLR_FS_i_4_n_0),
        .I4(IC_INTR_CLR_FS_i_5_n_0),
        .I5(IC_INTR_CLR_FS_i_6_n_0),
        .O(IC_INTR_CLR_FS_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    IC_INTR_CLR_FS_i_3
       (.I0(IC_INTR_CLR_FS_i_7_n_0),
        .I1(IC_INTR_CLR_FS_i_8_n_0),
        .I2(IC_INTR_CLR_FS_i_9_n_0),
        .I3(IC_INTR_CLR_FS_i_10_n_0),
        .I4(IC_INTR_CLR_FS_i_11_n_0),
        .I5(IC_INTR_CLR_FS_i_12_n_0),
        .O(IC_INTR_CLR_FS_i_3_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_4
       (.I0(IC_REG_ISR_RXOK_I_reg_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27] ),
        .I2(s_axi_wdata[4]),
        .I3(IC_REG_ISR_BSFRD_I_reg_0),
        .I4(p_16_in),
        .I5(s_axi_wdata[3]),
        .O(IC_INTR_CLR_FS_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_5
       (.I0(IC_REG_ISR_ERROR_I_reg_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23] ),
        .I2(s_axi_wdata[8]),
        .I3(IC_REG_ISR_MSGLST_I_reg_0),
        .I4(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [3]),
        .I5(s_axi_wdata[6]),
        .O(IC_INTR_CLR_FS_i_5_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_6
       (.I0(IC_REG_ISR_BSOFF_I_reg_0),
        .I1(p_10_in__0),
        .I2(s_axi_wdata[9]),
        .I3(IC_REG_ISR_SLEEP_I_reg_0),
        .I4(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [4]),
        .I5(s_axi_wdata[10]),
        .O(IC_INTR_CLR_FS_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_7
       (.I0(IC_REG_ISR_TXEWM_I_reg_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [13]),
        .I2(s_axi_wdata[31]),
        .I3(IC_REG_ISR_ARBLST_I_reg_0),
        .I4(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [0]),
        .I5(s_axi_wdata[0]),
        .O(IC_INTR_CLR_FS_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_8
       (.I0(IC_REG_ISR_TXOK_I_reg_0),
        .I1(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [1]),
        .I2(s_axi_wdata[1]),
        .I3(IC_REG_ISR_PEE_I_reg_0),
        .I4(p_17_in),
        .I5(s_axi_wdata[2]),
        .O(IC_INTR_CLR_FS_i_8_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    IC_INTR_CLR_FS_i_9
       (.I0(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [6]),
        .I1(IC_REG_ISR_RXWM_I_reg_0),
        .I2(s_axi_wdata[12]),
        .I3(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [5]),
        .I4(IC_REG_ISR_WKUP_I_reg_0),
        .I5(s_axi_wdata[11]),
        .O(IC_INTR_CLR_FS_i_9_n_0));
  FDRE IC_INTR_CLR_FS_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_INTR_CLR_IC),
        .Q(IC_INTR_CLR_FS),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  LUT6 #(
    .INIT(64'h0000000060000000)) 
    \IC_IPIC_COUNTER_I[1]_i_1 
       (.I0(IC_IPIC_COUNTER_I[0]),
        .I1(IC_IPIC_COUNTER_I[1]),
        .I2(\IC_IPIC_COUNTER_I_reg[1]_1 ),
        .I3(Bus2IP_CS),
        .I4(\IC_IPIC_COUNTER_I_reg[1]_2 ),
        .I5(\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .O(\IC_IPIC_COUNTER_I[1]_i_1_n_0 ));
  FDRE \IC_IPIC_COUNTER_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_IPIC_COUNTER_I_reg[0]_0 ),
        .Q(IC_IPIC_COUNTER_I[0]),
        .R(1'b0));
  FDRE \IC_IPIC_COUNTER_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_IPIC_COUNTER_I[1]_i_1_n_0 ),
        .Q(IC_IPIC_COUNTER_I[1]),
        .R(1'b0));
  FDRE IC_IPSIG_WRITE_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_IPSIG_WRITE_I0),
        .Q(IC_IPSIG_WRITE_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_BRPR_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_BRPR_I_reg[0]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_BRPR_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_ECR_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[0]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [15]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[10] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[10]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [5]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[11] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[11]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [4]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[12] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[12]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [3]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[13] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[13]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [2]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[14] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[14]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [1]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[15]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [0]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[1]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [14]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[2]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [13]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[3]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [12]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[4]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [11]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[5]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [10]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[6]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [9]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[7]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [8]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[8] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[8]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [7]),
        .R(SR));
  FDRE \IC_REG_ECR_I_reg[9] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_ECR_I_reg[15]_0 ),
        .D(ic_sync_ecr_cdc_tig[9]),
        .Q(\IC_REG_ECR_I_reg[0]_0 [6]),
        .R(SR));
  FDRE IC_REG_ESR_ACKER_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_10 ),
        .Q(IC_REG_ESR_ACKER_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_ACKER_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_ACKER_I_reg_0),
        .Q(IC_REG_ESR_ACKER_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_BERR_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_9 ),
        .Q(IC_REG_ESR_BERR_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_BERR_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_BERR_I_reg_0),
        .Q(IC_REG_ESR_BERR_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_CRCER_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_6 ),
        .Q(IC_REG_ESR_CRCER_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_CRCER_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_CRCER_I_reg_0),
        .Q(IC_REG_ESR_CRCER_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_FMER_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_7 ),
        .Q(IC_REG_ESR_FMER_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_FMER_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_FMER_I_reg_0),
        .Q(IC_REG_ESR_FMER_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_BERR_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_3 ),
        .Q(IC_REG_ESR_F_BERR_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_BERR_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_F_BERR_I_reg_0),
        .Q(IC_REG_ESR_F_BERR_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_CRCER_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(IC_REG_ESR_F_CRCER_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_CRCER_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_F_CRCER_I_reg_0),
        .Q(IC_REG_ESR_F_CRCER_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_FMER_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_1 ),
        .Q(IC_REG_ESR_F_FMER_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_FMER_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_F_FMER_I_reg_0),
        .Q(IC_REG_ESR_F_FMER_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_STER_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_2 ),
        .Q(IC_REG_ESR_F_STER_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_F_STER_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_F_STER_I_reg_0),
        .Q(IC_REG_ESR_F_STER_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_STER_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_8 ),
        .Q(IC_REG_ESR_STER_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ESR_STER_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ESR_STER_I_reg_0),
        .Q(IC_REG_ESR_STER_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[16]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [14]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[18] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[19] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[20] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[21] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[22] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[23] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[24] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[25] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[26] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[27] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[28] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[29] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[30] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BRPR_I_reg[31] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BRPR_I_reg[15]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_F_BRPR_I_reg[15]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_SJW_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[19]),
        .Q(\IC_REG_F_BTR_SJW_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_SJW_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[18]),
        .Q(\IC_REG_F_BTR_SJW_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_SJW_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[17]),
        .Q(\IC_REG_F_BTR_SJW_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_SJW_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[16]),
        .Q(\IC_REG_F_BTR_SJW_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS1_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_F_BTR_TS1_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS1_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_F_BTR_TS1_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS1_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_F_BTR_TS1_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS1_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_F_BTR_TS1_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS1_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_F_BTR_TS1_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS2_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\IC_REG_F_BTR_TS2_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS2_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\IC_REG_F_BTR_TS2_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS2_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\IC_REG_F_BTR_TS2_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_F_BTR_TS2_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_F_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\IC_REG_F_BTR_TS2_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[31]),
        .Q(Q[31]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[10] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[21]),
        .Q(Q[21]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[11] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[20]),
        .Q(Q[20]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[12] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[19]),
        .Q(Q[19]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[13] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[18]),
        .Q(Q[18]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[14] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[17]),
        .Q(Q[17]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[16]),
        .Q(Q[16]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[16] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[15]),
        .Q(Q[15]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[17] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[14]),
        .Q(Q[14]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[18] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[13]),
        .Q(Q[13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[19] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[12]),
        .Q(Q[12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[30]),
        .Q(Q[30]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[20] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[11]),
        .Q(Q[11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[21] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[10]),
        .Q(Q[10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[22] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[9]),
        .Q(Q[9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[23] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[8]),
        .Q(Q[8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[24] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[25] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[26] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[27] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[28] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[29] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[29]),
        .Q(Q[29]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[30] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[31] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[28]),
        .Q(Q[28]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[27]),
        .Q(Q[27]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[26]),
        .Q(Q[26]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[25]),
        .Q(Q[25]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[24]),
        .Q(Q[24]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[8] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[23]),
        .Q(Q[23]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IECRS_I_reg[9] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IECRS_I_reg[0]_1 ),
        .D(s_axi_wdata[22]),
        .Q(Q[22]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[31]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [31]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[10] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[21]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [21]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[11] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[20]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [20]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[12] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[19]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [19]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[13] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[18]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [18]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[14] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[17]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [17]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[16]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [16]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[16] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[15]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [15]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[17] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[14]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [14]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[18] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[19] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[30]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [30]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[20] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[21] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[22] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[23] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[24] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[25] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[26] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[27] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[28] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[29] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[29]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [29]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[30] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[31] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[28]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [28]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[27]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [27]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[26]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [26]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[25]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [25]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[24]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [24]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[8] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[23]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [23]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IETRS_I_reg[9] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_IETRS_I_reg[0]_1 ),
        .D(s_axi_wdata[22]),
        .Q(\IC_REG_IETRS_I_reg[0]_0 [22]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[15]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[14]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[13]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[12]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_IFF_EN_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\IC_REG_IFF_EN_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_ARBLST_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d6_reg ),
        .Q(IC_REG_ISR_ARBLST_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_ARBLST_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_ARBLST_I_reg_1),
        .Q(IC_REG_ISR_ARBLST_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_BSFRD_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_BSFRD_I_reg_1),
        .Q(IC_REG_ISR_BSFRD_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_BSOFF_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_16 ),
        .Q(IC_REG_ISR_BSOFF_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_BSOFF_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_BSOFF_I_reg_2),
        .Q(IC_REG_ISR_BSOFF_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_ERROR_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_ERROR_I_reg_2),
        .Q(IC_REG_ISR_ERROR_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_MSGLST_FS3_F1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_14 ),
        .Q(IC_REG_ISR_MSGLST_FS3_F1),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_MSGLST_FS3_TXE_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_15 ),
        .Q(IC_REG_ISR_MSGLST_FS3_TXE),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_MSGLST_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_13 ),
        .Q(IC_REG_ISR_MSGLST_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_MSGLST_I_F1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_MSGLST_I_F1_reg_1),
        .Q(IC_REG_ISR_MSGLST_I_F1_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_MSGLST_I_TXE_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_MSGLST_I_TXE_reg_1),
        .Q(IC_REG_ISR_MSGLST_I_TXE_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_MSGLST_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_MSGLST_I_reg_1),
        .Q(IC_REG_ISR_MSGLST_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_PEE_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_PEE_I_reg_1),
        .Q(IC_REG_ISR_PEE_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_RXMNF_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_RXMNF_I_reg_1),
        .Q(IC_REG_ISR_RXMNF_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_RXOK_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_12 ),
        .Q(RXOK_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_RXOK_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_RXOK_I_reg_2),
        .Q(IC_REG_ISR_RXOK_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_RXWM_I_F1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_RXWM_I_F1_reg_1),
        .Q(IC_REG_ISR_RXWM_I_F1_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_RXWM_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_RXWM_I_reg_1),
        .Q(IC_REG_ISR_RXWM_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_SLEEP_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_SLEEP_I_reg_1),
        .Q(IC_REG_ISR_SLEEP_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_2
       (.I0(IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0),
        .I1(\IC_REG_TSR_I_reg[0]_0 [3]),
        .I2(\IC_REG_TSR_I_reg[0]_0 [12]),
        .I3(\IC_REG_TSR_I_reg[0]_0 [8]),
        .I4(IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0),
        .I5(IC_REG_ISR_TSCNT_OFLW_I_i_5_n_0),
        .O(IC_REG_ISR_TSCNT_OFLW_I0));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_3
       (.I0(\IC_REG_TSR_I_reg[0]_0 [11]),
        .I1(IC_REG_TSR_I_D[12]),
        .I2(IC_REG_TSR_I_D[6]),
        .I3(IC_REG_TSR_I_D[9]),
        .I4(IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_4
       (.I0(IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0),
        .I1(IC_REG_TSR_I_D[0]),
        .I2(\IC_REG_TSR_I_reg[0]_0 [2]),
        .I3(IC_REG_TSR_I_D[5]),
        .I4(\IC_REG_TSR_I_reg[0]_0 [1]),
        .I5(IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_5
       (.I0(IC_REG_TSR_I_D[4]),
        .I1(\IC_REG_TSR_I_reg[0]_0 [5]),
        .I2(p_11_in[29]),
        .I3(IC_REG_TSR_I_D[8]),
        .I4(\IC_REG_TSR_I_reg[0]_0 [6]),
        .I5(IC_REG_TSR_I_D[1]),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_5_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_6
       (.I0(IC_REG_TSR_I_D[15]),
        .I1(IC_REG_SRR_CEN_I_reg_0),
        .I2(IC_REG_TSR_I_D[10]),
        .I3(\IC_REG_TSR_I_reg[0]_0 [0]),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_6_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_7
       (.I0(IC_REG_TSR_I_D[14]),
        .I1(\IC_REG_TSR_I_reg[0]_0 [13]),
        .I2(IC_REG_TSR_I_D[11]),
        .I3(IC_REG_TSR_I_D[3]),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_8
       (.I0(\IC_REG_TSR_I_reg[0]_0 [4]),
        .I1(IC_REG_TSR_I_D[2]),
        .I2(\IC_REG_TSR_I_reg[0]_0 [10]),
        .I3(IC_REG_TSR_I_D[13]),
        .I4(IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_9
       (.I0(p_11_in[19]),
        .I1(\IC_REG_TSR_I_reg[0]_0 [9]),
        .I2(IC_REG_TSR_I_D[7]),
        .I3(\IC_REG_TSR_I_reg[0]_0 [7]),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_9_n_0));
  FDRE IC_REG_ISR_TSCNT_OFLW_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_TSCNT_OFLW_I_reg_1),
        .Q(IC_REG_ISR_TSCNT_OFLW_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_TXCRS_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_TXCRS_I_reg_1),
        .Q(IC_REG_ISR_TXCRS_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_TXEWM_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_TXEWM_I_reg_1),
        .Q(IC_REG_ISR_TXEWM_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_TXOK_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d6_reg_0 ),
        .Q(IC_REG_ISR_TXOK_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_TXOK_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_TXOK_I_reg_1),
        .Q(IC_REG_ISR_TXOK_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_TXTRS_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_TXTRS_I_reg_1),
        .Q(IC_REG_ISR_TXTRS_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_ISR_WKUP_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_ISR_WKUP_I_reg_1),
        .Q(IC_REG_ISR_WKUP_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_MSR_ABR_I_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(p_3_in[3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_MSR_BRSD_I_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(IC_REG_MSR_BRSD_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_MSR_DAR_I_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(IC_REG_MSR_DAR_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_MSR_DPEE_I_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(IC_REG_MSR_DPEE_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_MSR_LBACK_I_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(IC_REG_MSR_LBACK_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_MSR_SBR_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BSOFF_2S_CDC_TO_n_1),
        .Q(p_3_in[2]),
        .R(1'b0));
  FDRE IC_REG_MSR_SLEEP_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SLEEP_2S_CDC_TO_n_1),
        .Q(p_3_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    IC_REG_MSR_SLEEP_i_1
       (.I0(p_3_in[0]),
        .I1(IC_REG_MSR_LBACK_I_reg_0),
        .O(IC_REG_MSR_SLEEP0));
  FDRE IC_REG_MSR_SLEEP_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_MSR_SLEEP0),
        .Q(IC_REG_MSR_SLEEP_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_MSR_SNOOP_I_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(p_3_in[1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_SJW_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[22]),
        .Q(\IC_REG_N_BTR_SJW_I_reg[0]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_SJW_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[21]),
        .Q(\IC_REG_N_BTR_SJW_I_reg[0]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_SJW_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[20]),
        .Q(\IC_REG_N_BTR_SJW_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_SJW_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[19]),
        .Q(\IC_REG_N_BTR_SJW_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_SJW_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[18]),
        .Q(\IC_REG_N_BTR_SJW_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_SJW_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[17]),
        .Q(\IC_REG_N_BTR_SJW_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_SJW_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[16]),
        .Q(\IC_REG_N_BTR_SJW_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS1_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_N_BTR_TS1_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS2_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[14]),
        .Q(\IC_REG_N_BTR_TS2_I_reg[0]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS2_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\IC_REG_N_BTR_TS2_I_reg[0]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS2_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\IC_REG_N_BTR_TS2_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS2_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\IC_REG_N_BTR_TS2_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS2_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\IC_REG_N_BTR_TS2_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS2_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\IC_REG_N_BTR_TS2_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_N_BTR_TS2_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_N_BTR_TS1_I_reg[0]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\IC_REG_N_BTR_TS2_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    IC_REG_SBR_I_i_1
       (.I0(p_3_in[3]),
        .I1(p_3_in[2]),
        .O(IC_REG_SBR_I0));
  FDRE IC_REG_SBR_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SBR_I0),
        .Q(IC_REG_SBR_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SRR_CEN_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SRR_CEN_I_reg_1),
        .Q(IC_REG_SRR_CEN_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SRR_SRST_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SRR_SRST_I_reg_1),
        .Q(IC_REG_SRR_SRST_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_BBSY_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_BBSY_I0),
        .Q(IC_REG_SR_BBSY_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_BIDLE_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_BIDLE_I0),
        .Q(IC_REG_SR_BIDLE_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_BSFR_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_0 ),
        .Q(p_14_in[1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_ERRWRN_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_ERRWRN_I0),
        .Q(IC_REG_SR_ERRWRN_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_ESTAT_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[0]),
        .Q(\IC_REG_SR_ESTAT_I_reg[0]_0 ),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_ESTAT_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out[1]),
        .Q(IC_REG_SR_ESTAT_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_LBACK_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_LBACK_I0),
        .Q(IC_REG_SR_LBACK_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_NORMAL_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_NORMAL_I0),
        .Q(IC_REG_SR_NORMAL_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_PEE_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg ),
        .Q(p_14_in[0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDSE IC_REG_SR_RSTST_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_RSTST_FS2),
        .Q(IC_REG_SR_RSTST_I),
        .S(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_SLEEP_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_11 ),
        .Q(IC_REG_SR_SLEEP_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_REG_SR_SLEEP_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_SLEEP_I0),
        .Q(IC_REG_SR_SLEEP_I),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h04)) 
    IC_REG_SR_SNOOP_I_i_1
       (.I0(IC_REG_MSR_LBACK_I_reg_0),
        .I1(p_3_in[1]),
        .I2(p_3_in[0]),
        .O(IC_REG_SR_SNOOP_I0));
  FDRE IC_REG_SR_SNOOP_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SR_SNOOP_I0),
        .Q(IC_REG_SR_SNOOP_I_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_TDCV_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(IC_REG_SR_TDCV_I0),
        .D(ic_reg_sr_tdcv_cdc_tig[0]),
        .Q(\IC_REG_SR_TDCV_I_reg[6]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_TDCV_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(IC_REG_SR_TDCV_I0),
        .D(ic_reg_sr_tdcv_cdc_tig[1]),
        .Q(\IC_REG_SR_TDCV_I_reg[6]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_TDCV_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(IC_REG_SR_TDCV_I0),
        .D(ic_reg_sr_tdcv_cdc_tig[2]),
        .Q(\IC_REG_SR_TDCV_I_reg[6]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_TDCV_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(IC_REG_SR_TDCV_I0),
        .D(ic_reg_sr_tdcv_cdc_tig[3]),
        .Q(\IC_REG_SR_TDCV_I_reg[6]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_TDCV_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(IC_REG_SR_TDCV_I0),
        .D(ic_reg_sr_tdcv_cdc_tig[4]),
        .Q(\IC_REG_SR_TDCV_I_reg[6]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_TDCV_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(IC_REG_SR_TDCV_I0),
        .D(ic_reg_sr_tdcv_cdc_tig[5]),
        .Q(\IC_REG_SR_TDCV_I_reg[6]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_SR_TDCV_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(IC_REG_SR_TDCV_I0),
        .D(ic_reg_sr_tdcv_cdc_tig[6]),
        .Q(\IC_REG_SR_TDCV_I_reg[6]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [13]),
        .Q(IC_REG_TSR_I_D[0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [4]),
        .Q(IC_REG_TSR_I_D[10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [3]),
        .Q(IC_REG_TSR_I_D[11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_11_in[19]),
        .Q(IC_REG_TSR_I_D[12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [2]),
        .Q(IC_REG_TSR_I_D[13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [1]),
        .Q(IC_REG_TSR_I_D[14]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [0]),
        .Q(IC_REG_TSR_I_D[15]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [12]),
        .Q(IC_REG_TSR_I_D[1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_11_in[29]),
        .Q(IC_REG_TSR_I_D[2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [11]),
        .Q(IC_REG_TSR_I_D[3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [10]),
        .Q(IC_REG_TSR_I_D[4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [9]),
        .Q(IC_REG_TSR_I_D[5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [8]),
        .Q(IC_REG_TSR_I_D[6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [7]),
        .Q(IC_REG_TSR_I_D[7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [6]),
        .Q(IC_REG_TSR_I_D[8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_D_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IC_REG_TSR_I_reg[0]_0 [5]),
        .Q(IC_REG_TSR_I_D[9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \IC_REG_TSR_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[0]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [13]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[10] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[10]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [4]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[11] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[11]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [3]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[12] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[12]),
        .Q(p_11_in[19]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[13] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[13]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [2]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[14] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[14]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [1]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[15]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [0]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[1]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [12]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[2]),
        .Q(p_11_in[29]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[3]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [11]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[4]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [10]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[5]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [9]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[6]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [8]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[7]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [7]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[8] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[8]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [6]),
        .R(SR));
  FDRE \IC_REG_TSR_I_reg[9] 
       (.C(s_axi_aclk),
        .CE(\IC_REG_TSR_I_reg[15]_0 ),
        .D(time_stamp_cnt_cdc_tig[9]),
        .Q(\IC_REG_TSR_I_reg[0]_0 [5]),
        .R(SR));
  FDRE IC_SYNC_ECR_ACK_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ECRWEN_2S_CDC_TO_n_1),
        .Q(IC_SYNC_ECR_ACK_I_reg_0),
        .R(1'b0));
  FDRE IC_SYNC_ECR_WEN_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_5 ),
        .Q(IC_SYNC_ECR_WEN_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_SYNC_TSR_WEN_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_4 ),
        .Q(IC_SYNC_TSR_WEN_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE IC_TIMESTAMP_RST_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_TIMESTAMP_RST_reg_1),
        .Q(IC_TIMESTAMP_RST_reg_0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23 LBACK_2S_CDC_TO
       (.IC_REG_SR_LBACK_I0(IC_REG_SR_LBACK_I0),
        .IC_REG_SR_LBACK_I_reg(IC_REG_SR_RSTST_FS2),
        .IC_SYNC_SR_LBACK(IC_SYNC_SR_LBACK),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(IC_REG_SR_LBACK_FS2),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24 MSGLST_2S_CDC_TO
       (.IC_SYNC_ISR_MSGLST(IC_SYNC_ISR_MSGLST),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_13 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25 MSGLST_F1_2S_CDC_TO
       (.IC_SYNC_ISR_MSGLST_F1(IC_SYNC_ISR_MSGLST_F1),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_14 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26 MSGLST_TXE_2S_CDC_TO
       (.IC_SYNC_ISR_MSGLST_TXE(IC_SYNC_ISR_MSGLST_TXE),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_15 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27 PEE_2S_CDC_TO
       (.IC_SYNC_SR_PEE(IC_SYNC_SR_PEE),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \RD_DATA_RET[0]_i_4 
       (.I0(Q[31]),
        .I1(\IC_REG_IETRS_I_reg[0]_0 [31]),
        .I2(IC_REG_AFR[0]),
        .I3(\RD_DATA_RET_reg[0] ),
        .I4(\RD_DATA_RET_reg[0]_0 ),
        .I5(IC_REG_TCR_I[1]),
        .O(\IC_REG_IECRS_I_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \RD_DATA_RET[12]_i_3 
       (.I0(Q[19]),
        .I1(\RD_DATA_RET_reg[12] ),
        .I2(p_11_in[19]),
        .I3(\RD_DATA_RET_reg[12]_0 ),
        .I4(IC_REG_AFR[12]),
        .I5(\RD_DATA_RET_reg[12]_1 ),
        .O(\IC_REG_IECRS_I_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h2200F2FF2200F200)) 
    \RD_DATA_RET[17]_i_7 
       (.I0(Q[14]),
        .I1(\RD_DATA_RET[17]_i_4 ),
        .I2(IC_REG_AFR[17]),
        .I3(\RD_DATA_RET[17]_i_4_0 ),
        .I4(\RD_DATA_RET[17]_i_4_1 ),
        .I5(\IC_REG_N_BTR_TS2_I_reg[0]_0 [6]),
        .O(\IC_REG_IECRS_I_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \RD_DATA_RET[18]_i_5 
       (.I0(Q[13]),
        .I1(\IC_REG_IETRS_I_reg[0]_0 [13]),
        .I2(IC_REG_AFR[18]),
        .I3(\RD_DATA_RET_reg[0] ),
        .I4(\RD_DATA_RET_reg[0]_0 ),
        .I5(IC_REG_TCR_I[0]),
        .O(\IC_REG_IECRS_I_reg[18]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RD_DATA_RET[1]_i_13 
       (.I0(IC_IPIC_COUNTER_I[1]),
        .I1(IC_IPIC_COUNTER_I[0]),
        .O(\IC_IPIC_COUNTER_I_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \RD_DATA_RET[22]_i_5 
       (.I0(IC_REG_ISR_BSOFF_I_reg_0),
        .I1(IC_REG_ESR_F_FMER_I),
        .I2(p_10_in__0),
        .I3(\RD_DATA_RET_reg[0] ),
        .I4(\RD_DATA_RET_reg[0]_0 ),
        .I5(p_14_in[0]),
        .O(IC_REG_ISR_BSOFF_I_reg_1));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \RD_DATA_RET[23]_i_5 
       (.I0(IC_REG_ISR_ERROR_I_reg_0),
        .I1(IC_REG_ESR_F_CRCER_I),
        .I2(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23] ),
        .I3(\RD_DATA_RET_reg[0] ),
        .I4(\RD_DATA_RET_reg[0]_0 ),
        .I5(IC_REG_SR_ESTAT_I),
        .O(IC_REG_ISR_ERROR_I_reg_1));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \RD_DATA_RET[27]_i_9 
       (.I0(IC_REG_ISR_RXOK_I_reg_0),
        .I1(IC_REG_ESR_ACKER_I),
        .I2(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27] ),
        .I3(\RD_DATA_RET_reg[0] ),
        .I4(\RD_DATA_RET_reg[0]_0 ),
        .I5(IC_REG_SR_BIDLE_I),
        .O(IC_REG_ISR_RXOK_I_reg_1));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \RD_DATA_RET[28]_i_6 
       (.I0(p_16_in),
        .I1(IC_REG_SR_NORMAL_I),
        .I2(IC_REG_ESR_BERR_I),
        .I3(\RD_DATA_RET_reg[0]_0 ),
        .I4(\RD_DATA_RET_reg[0] ),
        .I5(IC_REG_ISR_BSFRD_I_reg_0),
        .O(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \RD_DATA_RET[29]_i_6 
       (.I0(p_17_in),
        .I1(IC_REG_SR_SLEEP_I),
        .I2(IC_REG_ESR_STER_I),
        .I3(\RD_DATA_RET_reg[0]_0 ),
        .I4(\RD_DATA_RET_reg[0] ),
        .I5(IC_REG_ISR_PEE_I_reg_0),
        .O(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \RD_DATA_RET[2]_i_4 
       (.I0(Q[29]),
        .I1(\RD_DATA_RET_reg[12] ),
        .I2(\IC_REG_IETRS_I_reg[0]_0 [29]),
        .I3(\RD_DATA_RET[2]_i_3 ),
        .I4(p_11_in[29]),
        .I5(\RD_DATA_RET_reg[12]_0 ),
        .O(\IC_REG_IECRS_I_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28 RXOK_2S_CDC_TO
       (.IC_SYNC_ISR_RXOK(IC_SYNC_ISR_RXOK),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_12 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[31]),
        .Q(IC_REG_AFR[0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[10] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [18]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[11] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [17]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[12] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[19]),
        .Q(IC_REG_AFR[12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[13] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [16]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[14] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [15]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [14]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[16] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[17] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[14]),
        .Q(IC_REG_AFR[17]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[18] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[13]),
        .Q(IC_REG_AFR[18]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[19] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [27]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[20] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[21] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[22] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[23] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[24] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[25] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[26] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[27] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[28] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[29] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [26]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[30] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[31] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [25]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [24]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [23]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [22]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [21]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[8] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [20]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_AFR.IC_REG_AFR_I_reg[9] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 [19]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[31]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[14] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[17]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[16]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[16] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[15]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[17] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[14]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[18] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[19] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[30]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[20] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[21] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[22] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[9]),
        .Q(p_10_in__0),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[23] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[23] ),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[25] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[26] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[27] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg_n_0_[27] ),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[28] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[3]),
        .Q(p_16_in),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[29] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[2]),
        .Q(p_17_in),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[30] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \RX_FIFO_IERBUF.IC_REG_IER_I_reg[31] 
       (.C(s_axi_aclk),
        .CE(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 [0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29 SLEEP_2S_CDC_TO
       (.E_RST_I_reg(SLEEP_2S_CDC_TO_n_1),
        .IC_REG_MSR_SLEEP_I077_out(IC_REG_MSR_SLEEP_I077_out),
        .IC_REG_MSR_SLEEP_I_reg(p_3_in[0]),
        .IC_REG_SR_NORMAL_I0(IC_REG_SR_NORMAL_I0),
        .IC_REG_SR_NORMAL_I_reg(IC_REG_SR_LBACK_FS2),
        .IC_REG_SR_NORMAL_I_reg_0(IC_REG_SR_RSTST_FS2),
        .IC_REG_SR_SLEEP_FS3(IC_REG_SR_SLEEP_FS3),
        .IC_REG_SR_SLEEP_I0(IC_REG_SR_SLEEP_I0),
        .IC_SYNC_SR_SLEEP(IC_SYNC_SR_SLEEP),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_11 ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30 STER_2S_CDC_TO
       (.IC_SYNC_ESR_STER(IC_SYNC_ESR_STER),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .out(\SINGLE_BIT.s_level_out_d4_reg_8 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31 TDCVWEN_2S_CDC_TO
       (.E(IC_REG_SR_TDCV_I0),
        .\IC_REG_SR_TDCV_I_reg[0] (IC_REG_SRR_CEN_I_reg_0),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .TDCV_CNT_REG_WEN(TDCV_CNT_REG_WEN),
        .TDCV_CNT_REG_WEN_FS3(TDCV_CNT_REG_WEN_FS3),
        .out(TDCV_CNT_REG_WEN_FS2),
        .s_axi_aclk(s_axi_aclk));
  FDRE TDCV_CNT_REG_WEN_FS3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(TDCV_CNT_REG_WEN_FS2),
        .Q(TDCV_CNT_REG_WEN_FS3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[0]_i_3 
       (.I0(exclude_winning_or_locked_req[0]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[0] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[10]_i_2 
       (.I0(exclude_winning_or_locked_req[10]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[11]_i_3 
       (.I0(exclude_winning_or_locked_req[11]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[11] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[12]_i_2 
       (.I0(exclude_winning_or_locked_req[12]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[13]_i_3 
       (.I0(exclude_winning_or_locked_req[13]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[13] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[14]_i_2 
       (.I0(exclude_winning_or_locked_req[14]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[15]_i_3 
       (.I0(exclude_winning_or_locked_req[15]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[15] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[16]_i_3 
       (.I0(exclude_winning_or_locked_req[16]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[16] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[17]_i_3 
       (.I0(exclude_winning_or_locked_req[17]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[17] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[18]_i_2 
       (.I0(exclude_winning_or_locked_req[18]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[19]_i_2 
       (.I0(exclude_winning_or_locked_req[19]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[1]_i_2 
       (.I0(exclude_winning_or_locked_req[1]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[20]_i_3 
       (.I0(exclude_winning_or_locked_req[20]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[20] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[21]_i_3 
       (.I0(exclude_winning_or_locked_req[21]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[21] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[22]_i_3 
       (.I0(exclude_winning_or_locked_req[22]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[22] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[23]_i_2 
       (.I0(exclude_winning_or_locked_req[23]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[24]_i_3 
       (.I0(exclude_winning_or_locked_req[24]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[24] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[25]_i_2 
       (.I0(exclude_winning_or_locked_req[25]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[26]_i_2 
       (.I0(exclude_winning_or_locked_req[26]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[27]_i_3 
       (.I0(exclude_winning_or_locked_req[27]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[27] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[28]_i_2 
       (.I0(exclude_winning_or_locked_req[28]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[29]_i_2 
       (.I0(exclude_winning_or_locked_req[29]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[2]_i_3 
       (.I0(exclude_winning_or_locked_req[2]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[2] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[30]_i_2 
       (.I0(exclude_winning_or_locked_req[30]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TRR_i[31]_i_2 
       (.I0(IC_REG_SR_SNOOP_I_reg_0),
        .I1(\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .O(IC_REG_SR_SNOOP_I_reg_1));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[31]_i_3 
       (.I0(exclude_winning_or_locked_req[31]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[3]_i_3 
       (.I0(exclude_winning_or_locked_req[3]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[3] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[4]_i_3 
       (.I0(exclude_winning_or_locked_req[4]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[4] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[5]_i_3 
       (.I0(exclude_winning_or_locked_req[5]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[5] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[6]_i_3 
       (.I0(exclude_winning_or_locked_req[6]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[6] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[7]_i_3 
       (.I0(exclude_winning_or_locked_req[7]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[7] ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[8]_i_2 
       (.I0(exclude_winning_or_locked_req[8]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\TRR_i[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202000)) 
    \TRR_i[9]_i_3 
       (.I0(exclude_winning_or_locked_req[9]),
        .I1(MSG_ON_CAN_BUS_AXI),
        .I2(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I3(CANCEL_BUFFER_OL2TL_D1),
        .I4(IC_REG_SRR_CEN_I_reg_0),
        .I5(IC_REG_MSR_DAR_I_reg_0),
        .O(\exclude_winning_or_locked_req_reg[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32 TSRWEN_2S_CDC_TO
       (.IC_SYNC_TSR_WEN(IC_SYNC_TSR_WEN),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_4 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33 TXOK_2S_CDC_TO
       (.IC_SYNC_ISR_TXOK(IC_SYNC_ISR_TXOK),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_0 ),
        .\SINGLE_BIT.s_level_out_d6_reg_1 (\SINGLE_BIT.s_level_out_d6_reg_1 ),
        .s_axi_aclk(s_axi_aclk));
  LUT5 #(
    .INIT(32'hFFFF01FF)) 
    \exclude_winning_or_locked_req[31]_i_3 
       (.I0(IC_REG_MSR_DAR_I_reg_0),
        .I1(IC_REG_SRR_CEN_I_reg_0),
        .I2(CANCEL_BUFFER_OL2TL_D1),
        .I3(\exclude_winning_or_locked_req_reg[0]_0 ),
        .I4(MSG_ON_CAN_BUS_AXI),
        .O(IC_REG_MSR_DAR_I_reg_1));
  FDRE \ic_reg_sr_tdcv_cdc_tig_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 [0]),
        .Q(ic_reg_sr_tdcv_cdc_tig[0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_reg_sr_tdcv_cdc_tig_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 [1]),
        .Q(ic_reg_sr_tdcv_cdc_tig[1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_reg_sr_tdcv_cdc_tig_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 [2]),
        .Q(ic_reg_sr_tdcv_cdc_tig[2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_reg_sr_tdcv_cdc_tig_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 [3]),
        .Q(ic_reg_sr_tdcv_cdc_tig[3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_reg_sr_tdcv_cdc_tig_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 [4]),
        .Q(ic_reg_sr_tdcv_cdc_tig[4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_reg_sr_tdcv_cdc_tig_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 [5]),
        .Q(ic_reg_sr_tdcv_cdc_tig[5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_reg_sr_tdcv_cdc_tig_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 [6]),
        .Q(ic_reg_sr_tdcv_cdc_tig[6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [15]),
        .Q(ic_sync_ecr_cdc_tig[0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [5]),
        .Q(ic_sync_ecr_cdc_tig[10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [4]),
        .Q(ic_sync_ecr_cdc_tig[11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [3]),
        .Q(ic_sync_ecr_cdc_tig[12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [2]),
        .Q(ic_sync_ecr_cdc_tig[13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [1]),
        .Q(ic_sync_ecr_cdc_tig[14]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [0]),
        .Q(ic_sync_ecr_cdc_tig[15]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [14]),
        .Q(ic_sync_ecr_cdc_tig[1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [13]),
        .Q(ic_sync_ecr_cdc_tig[2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [12]),
        .Q(ic_sync_ecr_cdc_tig[3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [11]),
        .Q(ic_sync_ecr_cdc_tig[4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [10]),
        .Q(ic_sync_ecr_cdc_tig[5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [9]),
        .Q(ic_sync_ecr_cdc_tig[6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [8]),
        .Q(ic_sync_ecr_cdc_tig[7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [7]),
        .Q(ic_sync_ecr_cdc_tig[8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \ic_sync_ecr_cdc_tig_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ic_sync_ecr_cdc_tig_reg[0]_0 [6]),
        .Q(ic_sync_ecr_cdc_tig[9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[10]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[2]),
        .I5(\TRR_i_reg[10] ),
        .O(s_axi_wdata_10_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[12]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[3]),
        .I5(\TRR_i_reg[12] ),
        .O(s_axi_wdata_12_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[14]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[14]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[4]),
        .I5(\TRR_i_reg[14] ),
        .O(s_axi_wdata_14_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[18]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[5]),
        .I5(\TRR_i_reg[18] ),
        .O(s_axi_wdata_18_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[19]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[6]),
        .I5(\TRR_i_reg[19] ),
        .O(s_axi_wdata_19_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[1]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[0]),
        .I5(\TRR_i_reg[1] ),
        .O(s_axi_wdata_1_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[23]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[7]),
        .I5(\TRR_i_reg[23] ),
        .O(s_axi_wdata_23_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[25]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[8]),
        .I5(\TRR_i_reg[25] ),
        .O(s_axi_wdata_25_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[26]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[9]),
        .I5(\TRR_i_reg[26] ),
        .O(s_axi_wdata_26_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[28]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[10]),
        .I5(\TRR_i_reg[28] ),
        .O(s_axi_wdata_28_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[29]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[11]),
        .I5(\TRR_i_reg[29] ),
        .O(s_axi_wdata_29_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[30]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[12]),
        .I5(\TRR_i_reg[30] ),
        .O(s_axi_wdata_30_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[31]_i_1 
       (.I0(s_axi_wdata[31]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[31]_i_3_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[13]),
        .I5(\TRR_i_reg[31] ),
        .O(s_axi_wdata_31_sn_1));
  LUT6 #(
    .INIT(64'h0000220003032200)) 
    \ol_txreg/TRR_i[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(IC_REG_SR_SNOOP_I_reg_1),
        .I2(\TRR_i[8]_i_2_n_0 ),
        .I3(TRR_REG_WRITE_PULSE0),
        .I4(IC_REG_TRR_I[1]),
        .I5(\TRR_i_reg[8] ),
        .O(s_axi_wdata_8_sn_1));
  FDRE \time_stamp_cnt_cdc_tig_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [15]),
        .Q(time_stamp_cnt_cdc_tig[0]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [5]),
        .Q(time_stamp_cnt_cdc_tig[10]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [4]),
        .Q(time_stamp_cnt_cdc_tig[11]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [3]),
        .Q(time_stamp_cnt_cdc_tig[12]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [2]),
        .Q(time_stamp_cnt_cdc_tig[13]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [1]),
        .Q(time_stamp_cnt_cdc_tig[14]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [0]),
        .Q(time_stamp_cnt_cdc_tig[15]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [14]),
        .Q(time_stamp_cnt_cdc_tig[1]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [13]),
        .Q(time_stamp_cnt_cdc_tig[2]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [12]),
        .Q(time_stamp_cnt_cdc_tig[3]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [11]),
        .Q(time_stamp_cnt_cdc_tig[4]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [10]),
        .Q(time_stamp_cnt_cdc_tig[5]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [9]),
        .Q(time_stamp_cnt_cdc_tig[6]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [8]),
        .Q(time_stamp_cnt_cdc_tig[7]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [7]),
        .Q(time_stamp_cnt_cdc_tig[8]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  FDRE \time_stamp_cnt_cdc_tig_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\time_stamp_cnt_cdc_tig_reg[0]_0 [6]),
        .Q(time_stamp_cnt_cdc_tig[9]),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec
   (E_DATA_ACK,
    ACK_H_reg,
    s_axi_wready,
    s_axi_arready,
    \ADDR_RET_reg[9]_0 ,
    Q,
    \ADDR_RET_reg[7]_0 ,
    \ADDR_RET_reg[11]_0 ,
    \ADDR_RET_reg[8]_0 ,
    \ADDR_RET_reg[11]_1 ,
    \ADDR_RET_reg[9]_1 ,
    pr1_rd_req0,
    CS_H00_out,
    \IC_IPIC_COUNTER_I_reg[0] ,
    \ADDR_RET_reg[4]_0 ,
    CS_H_INTERNAL,
    CS_H_INTERNAL_0,
    CS_H0,
    CS_H_INTERNAL_1,
    CS_RX_T,
    \ADDR_RET_reg[0]_0 ,
    \ADDR_RET_reg[10]_0 ,
    \RX_FIFO_AFR.IC_REG_AFR_I_reg[8] ,
    IC_IPSIG_WRITE_I0,
    \ADDR_RET_reg[12]_0 ,
    \ADDR_RET_reg[7]_1 ,
    \ADDR_RET_reg[7]_2 ,
    \ADDR_RET_reg[7]_3 ,
    E,
    \ADDR_RET_reg[7]_4 ,
    IC_REG_MSR_SLEEP_I077_out,
    IC_REG_SRR_CEN_I_reg,
    \ADDR_RET_reg[7]_5 ,
    IC_IPSIG_WRITE_I_reg,
    IC_REG_SRR_CEN_I_reg_0,
    \ADDR_RET_reg[7]_6 ,
    \ADDR_RET_reg[8]_1 ,
    \ADDR_RET_reg[8]_2 ,
    \ADDR_RET_reg[7]_7 ,
    \ADDR_RET_reg[12]_1 ,
    \ADDR_RET_reg[12]_2 ,
    \ADDR_RET_reg[8]_3 ,
    \ADDR_RET_reg[12]_3 ,
    IC_REG_SRR_CEN_I_reg_1,
    \ADDR_RET_reg[12]_4 ,
    \ADDR_RET_reg[12]_5 ,
    TRR_REG_WRITE_PULSE0,
    \ADDR_RET_reg[11]_2 ,
    \ADDR_RET_reg[8]_4 ,
    \ADDR_RET_reg[10]_1 ,
    IC_IPSIG_WRITE_I_reg_0,
    \ADDR_RET_reg[11]_3 ,
    IC_REG_SRR_CEN_I_reg_2,
    CS_H_INTERNAL_2,
    CS_RX,
    \RD_DATA_RET_reg[0]_0 ,
    ACK_RET_reg_0,
    s_axi_aclk,
    ACK_TX_WR,
    ACK_TX_RD,
    ACK_RX,
    ACK_RX_T,
    Bus2IP_RNW,
    Bus2IP_CS,
    \RD_DATA_RET[1]_i_5_0 ,
    \RD_DATA_RET_reg[10]_0 ,
    \IC_REG_WMR_I2_reg[0] ,
    s_axi_wdata,
    CS_H_D1,
    pr1_rd_req_reg,
    IC_IPIC_COUNTER_I,
    ACK_RET_reg_1,
    CS_H_D1_3,
    CS_H_D1_4,
    D,
    \RD_DATA_RET_reg[15]_0 ,
    \RD_DATA_RET_reg[1]_0 ,
    \RD_DATA_RET_reg[15]_1 ,
    \RD_DATA_RET_reg[14]_0 ,
    \RD_DATA_RET_reg[13]_0 ,
    \RD_DATA_RET_reg[12]_0 ,
    \RD_DATA_RET_reg[12]_1 ,
    \RD_DATA_RET_reg[11]_0 ,
    \RD_DATA_RET_reg[9]_0 ,
    \RD_DATA_RET_reg[7]_0 ,
    \RD_DATA_RET_reg[6]_0 ,
    \RD_DATA_RET_reg[5]_0 ,
    \RD_DATA_RET_reg[4]_0 ,
    \RD_DATA_RET_reg[3]_0 ,
    \RD_DATA_RET_reg[2]_0 ,
    \RD_DATA_RET_reg[1]_1 ,
    \RD_DATA_RET_reg[1]_2 ,
    \RD_DATA_RET_reg[27]_0 ,
    IC_REG_SRR_SRST,
    \RD_DATA_RET_reg[31]_0 ,
    \IC_REG_WMR_I2_reg[0]_0 ,
    \RD_DATA_RET_reg[30]_0 ,
    \RD_DATA_RET_reg[24]_0 ,
    p_3_in,
    \RD_DATA_RET_reg[16]_0 ,
    \RD_DATA_RET_reg[29]_0 ,
    \RD_DATA_RET_reg[28]_0 ,
    \RD_DATA_RET_reg[28]_1 ,
    IC_REG_MSR_DAR,
    \RD_DATA_RET_reg[27]_1 ,
    \RD_DATA_RET_reg[24]_1 ,
    \RD_DATA_RET_reg[25]_0 ,
    \RD_DATA_RET_reg[26]_0 ,
    \RD_DATA_RET_reg[26]_1 ,
    IC_REG_MSR_LBACK,
    \RD_DATA_RET_reg[16]_1 ,
    \RD_DATA_RET_reg[16]_2 ,
    \RD_DATA_RET_reg[17]_0 ,
    \RD_DATA_RET_reg[18]_0 ,
    \RD_DATA_RET_reg[19]_0 ,
    \RD_DATA_RET_reg[20]_0 ,
    \RD_DATA_RET_reg[21]_0 ,
    \RD_DATA_RET_reg[22]_0 ,
    \RD_DATA_RET_reg[23]_0 ,
    \RD_DATA_RET_reg[0]_1 ,
    \RD_DATA_RET_reg[0]_2 ,
    \RD_DATA_RET_reg[0]_3 ,
    \RD_DATA_RET_reg[29]_1 ,
    \RD_DATA_RET_reg[28]_2 ,
    \RD_DATA_RET_reg[27]_2 ,
    \RD_DATA_RET_reg[23]_1 ,
    \RD_DATA_RET_reg[22]_1 ,
    \RD_DATA_RET_reg[18]_1 ,
    \RD_DATA_RET_reg[18]_2 ,
    p_13_in,
    \RD_DATA_RET_reg[10]_1 ,
    \RD_DATA_RET_reg[1]_3 ,
    IC_REG_TCR_I,
    \RD_DATA_RET[17]_i_3_0 ,
    \RD_DATA_RET[17]_i_3_1 ,
    IC_REG_TRR_I,
    \RD_DATA_RET_reg[1]_4 ,
    \RD_DATA_RET[9]_i_3_0 ,
    \RD_DATA_RET[19]_i_6_0 ,
    \RD_DATA_RET[19]_i_6_1 ,
    \RD_DATA_RET_reg[24]_2 ,
    \RD_DATA_RET_reg[26]_2 ,
    IC_REG_ESR_FMER_I,
    IC_REG_SR_LBACK_I,
    \RD_DATA_RET_reg[31]_1 ,
    IC_REG_ESR_CRCER_I,
    IC_REG_SR_RSTST_I,
    \RD_DATA_RET[27]_i_4_0 ,
    \RD_DATA_RET[15]_i_3_0 ,
    \RD_DATA_RET[26]_i_9_0 ,
    \RD_DATA_RET[27]_i_10_0 ,
    IC_REG_SR_BBSY_I,
    \RD_DATA_RET[20]_i_4_0 ,
    \RD_DATA_RET[19]_i_3_0 ,
    \RD_DATA_RET_reg[19]_1 ,
    \RD_DATA_RET[0]_i_6_0 ,
    IC_REG_SR_ERRWRN_I,
    \RD_DATA_RET[24]_i_6_0 ,
    IC_REG_ESR_F_STER_I,
    p_14_in,
    \RD_DATA_RET_reg[9]_1 ,
    \RD_DATA_RET_reg[12]_2 ,
    \RD_DATA_RET[11]_i_4_0 ,
    IC_REG_ESR_F_BERR_I,
    \RD_DATA_RET[1]_i_5_1 ,
    \RD_DATA_RET_reg[2]_1 ,
    \RD_INDEX_reg[5] ,
    \RD_INDEX_reg[6] ,
    CS_H_D1_5,
    \ADDR_RET_reg[0]_1 );
  output E_DATA_ACK;
  output ACK_H_reg;
  output s_axi_wready;
  output s_axi_arready;
  output \ADDR_RET_reg[9]_0 ;
  output [10:0]Q;
  output \ADDR_RET_reg[7]_0 ;
  output \ADDR_RET_reg[11]_0 ;
  output \ADDR_RET_reg[8]_0 ;
  output \ADDR_RET_reg[11]_1 ;
  output \ADDR_RET_reg[9]_1 ;
  output pr1_rd_req0;
  output CS_H00_out;
  output \IC_IPIC_COUNTER_I_reg[0] ;
  output \ADDR_RET_reg[4]_0 ;
  output CS_H_INTERNAL;
  output CS_H_INTERNAL_0;
  output CS_H0;
  output CS_H_INTERNAL_1;
  output CS_RX_T;
  output \ADDR_RET_reg[0]_0 ;
  output \ADDR_RET_reg[10]_0 ;
  output \RX_FIFO_AFR.IC_REG_AFR_I_reg[8] ;
  output IC_IPSIG_WRITE_I0;
  output \ADDR_RET_reg[12]_0 ;
  output \ADDR_RET_reg[7]_1 ;
  output [0:0]\ADDR_RET_reg[7]_2 ;
  output \ADDR_RET_reg[7]_3 ;
  output [0:0]E;
  output \ADDR_RET_reg[7]_4 ;
  output IC_REG_MSR_SLEEP_I077_out;
  output [0:0]IC_REG_SRR_CEN_I_reg;
  output [0:0]\ADDR_RET_reg[7]_5 ;
  output [0:0]IC_IPSIG_WRITE_I_reg;
  output [0:0]IC_REG_SRR_CEN_I_reg_0;
  output \ADDR_RET_reg[7]_6 ;
  output \ADDR_RET_reg[8]_1 ;
  output \ADDR_RET_reg[8]_2 ;
  output \ADDR_RET_reg[7]_7 ;
  output \ADDR_RET_reg[12]_1 ;
  output \ADDR_RET_reg[12]_2 ;
  output \ADDR_RET_reg[8]_3 ;
  output \ADDR_RET_reg[12]_3 ;
  output [0:0]IC_REG_SRR_CEN_I_reg_1;
  output [0:0]\ADDR_RET_reg[12]_4 ;
  output \ADDR_RET_reg[12]_5 ;
  output TRR_REG_WRITE_PULSE0;
  output \ADDR_RET_reg[11]_2 ;
  output [0:0]\ADDR_RET_reg[8]_4 ;
  output [0:0]\ADDR_RET_reg[10]_1 ;
  output [0:0]IC_IPSIG_WRITE_I_reg_0;
  output [0:0]\ADDR_RET_reg[11]_3 ;
  output [0:0]IC_REG_SRR_CEN_I_reg_2;
  output CS_H_INTERNAL_2;
  output CS_RX;
  output [31:0]\RD_DATA_RET_reg[0]_0 ;
  input ACK_RET_reg_0;
  input s_axi_aclk;
  input ACK_TX_WR;
  input ACK_TX_RD;
  input ACK_RX;
  input ACK_RX_T;
  input Bus2IP_RNW;
  input Bus2IP_CS;
  input [28:0]\RD_DATA_RET[1]_i_5_0 ;
  input [5:0]\RD_DATA_RET_reg[10]_0 ;
  input \IC_REG_WMR_I2_reg[0] ;
  input [1:0]s_axi_wdata;
  input CS_H_D1;
  input pr1_rd_req_reg;
  input [1:0]IC_IPIC_COUNTER_I;
  input ACK_RET_reg_1;
  input CS_H_D1_3;
  input CS_H_D1_4;
  input [0:0]D;
  input \RD_DATA_RET_reg[15]_0 ;
  input [13:0]\RD_DATA_RET_reg[1]_0 ;
  input \RD_DATA_RET_reg[15]_1 ;
  input \RD_DATA_RET_reg[14]_0 ;
  input \RD_DATA_RET_reg[13]_0 ;
  input \RD_DATA_RET_reg[12]_0 ;
  input \RD_DATA_RET_reg[12]_1 ;
  input \RD_DATA_RET_reg[11]_0 ;
  input \RD_DATA_RET_reg[9]_0 ;
  input \RD_DATA_RET_reg[7]_0 ;
  input \RD_DATA_RET_reg[6]_0 ;
  input \RD_DATA_RET_reg[5]_0 ;
  input \RD_DATA_RET_reg[4]_0 ;
  input \RD_DATA_RET_reg[3]_0 ;
  input \RD_DATA_RET_reg[2]_0 ;
  input \RD_DATA_RET_reg[1]_1 ;
  input \RD_DATA_RET_reg[1]_2 ;
  input [4:0]\RD_DATA_RET_reg[27]_0 ;
  input IC_REG_SRR_SRST;
  input \RD_DATA_RET_reg[31]_0 ;
  input \IC_REG_WMR_I2_reg[0]_0 ;
  input \RD_DATA_RET_reg[30]_0 ;
  input [7:0]\RD_DATA_RET_reg[24]_0 ;
  input [3:0]p_3_in;
  input [13:0]\RD_DATA_RET_reg[16]_0 ;
  input \RD_DATA_RET_reg[29]_0 ;
  input \RD_DATA_RET_reg[28]_0 ;
  input \RD_DATA_RET_reg[28]_1 ;
  input IC_REG_MSR_DAR;
  input \RD_DATA_RET_reg[27]_1 ;
  input \RD_DATA_RET_reg[24]_1 ;
  input \RD_DATA_RET_reg[25]_0 ;
  input \RD_DATA_RET_reg[26]_0 ;
  input \RD_DATA_RET_reg[26]_1 ;
  input IC_REG_MSR_LBACK;
  input \RD_DATA_RET_reg[16]_1 ;
  input [7:0]\RD_DATA_RET_reg[16]_2 ;
  input \RD_DATA_RET_reg[17]_0 ;
  input \RD_DATA_RET_reg[18]_0 ;
  input \RD_DATA_RET_reg[19]_0 ;
  input \RD_DATA_RET_reg[20]_0 ;
  input \RD_DATA_RET_reg[21]_0 ;
  input \RD_DATA_RET_reg[22]_0 ;
  input \RD_DATA_RET_reg[23]_0 ;
  input \RD_DATA_RET_reg[0]_1 ;
  input \RD_DATA_RET_reg[0]_2 ;
  input [13:0]\RD_DATA_RET_reg[0]_3 ;
  input \RD_DATA_RET_reg[29]_1 ;
  input \RD_DATA_RET_reg[28]_2 ;
  input \RD_DATA_RET_reg[27]_2 ;
  input \RD_DATA_RET_reg[23]_1 ;
  input \RD_DATA_RET_reg[22]_1 ;
  input \RD_DATA_RET_reg[18]_1 ;
  input \RD_DATA_RET_reg[18]_2 ;
  input [13:0]p_13_in;
  input \RD_DATA_RET_reg[10]_1 ;
  input [27:0]\RD_DATA_RET_reg[1]_3 ;
  input [29:0]IC_REG_TCR_I;
  input \RD_DATA_RET[17]_i_3_0 ;
  input [5:0]\RD_DATA_RET[17]_i_3_1 ;
  input [30:0]IC_REG_TRR_I;
  input [26:0]\RD_DATA_RET_reg[1]_4 ;
  input [6:0]\RD_DATA_RET[9]_i_3_0 ;
  input [4:0]\RD_DATA_RET[19]_i_6_0 ;
  input [4:0]\RD_DATA_RET[19]_i_6_1 ;
  input [7:0]\RD_DATA_RET_reg[24]_2 ;
  input [5:0]\RD_DATA_RET_reg[26]_2 ;
  input IC_REG_ESR_FMER_I;
  input IC_REG_SR_LBACK_I;
  input \RD_DATA_RET_reg[31]_1 ;
  input IC_REG_ESR_CRCER_I;
  input IC_REG_SR_RSTST_I;
  input [4:0]\RD_DATA_RET[27]_i_4_0 ;
  input [14:0]\RD_DATA_RET[15]_i_3_0 ;
  input [5:0]\RD_DATA_RET[26]_i_9_0 ;
  input [3:0]\RD_DATA_RET[27]_i_10_0 ;
  input IC_REG_SR_BBSY_I;
  input [3:0]\RD_DATA_RET[20]_i_4_0 ;
  input [4:0]\RD_DATA_RET[19]_i_3_0 ;
  input \RD_DATA_RET_reg[19]_1 ;
  input [13:0]\RD_DATA_RET[0]_i_6_0 ;
  input IC_REG_SR_ERRWRN_I;
  input [0:0]\RD_DATA_RET[24]_i_6_0 ;
  input IC_REG_ESR_F_STER_I;
  input [0:0]p_14_in;
  input [6:0]\RD_DATA_RET_reg[9]_1 ;
  input [3:0]\RD_DATA_RET_reg[12]_2 ;
  input [4:0]\RD_DATA_RET[11]_i_4_0 ;
  input IC_REG_ESR_F_BERR_I;
  input [6:0]\RD_DATA_RET[1]_i_5_1 ;
  input \RD_DATA_RET_reg[2]_1 ;
  input \RD_INDEX_reg[5] ;
  input \RD_INDEX_reg[6] ;
  input CS_H_D1_5;
  input [12:0]\ADDR_RET_reg[0]_1 ;

  wire ACK_CR;
  wire ACK_H_reg;
  wire ACK_RET_i_1_n_0;
  wire ACK_RET_reg_0;
  wire ACK_RET_reg_1;
  wire ACK_RX;
  wire ACK_RX_T;
  wire ACK_TX_RD;
  wire ACK_TX_WR;
  wire \ADDR_RET_reg[0]_0 ;
  wire [12:0]\ADDR_RET_reg[0]_1 ;
  wire \ADDR_RET_reg[10]_0 ;
  wire [0:0]\ADDR_RET_reg[10]_1 ;
  wire \ADDR_RET_reg[11]_0 ;
  wire \ADDR_RET_reg[11]_1 ;
  wire \ADDR_RET_reg[11]_2 ;
  wire [0:0]\ADDR_RET_reg[11]_3 ;
  wire \ADDR_RET_reg[12]_0 ;
  wire \ADDR_RET_reg[12]_1 ;
  wire \ADDR_RET_reg[12]_2 ;
  wire \ADDR_RET_reg[12]_3 ;
  wire [0:0]\ADDR_RET_reg[12]_4 ;
  wire \ADDR_RET_reg[12]_5 ;
  wire \ADDR_RET_reg[4]_0 ;
  wire \ADDR_RET_reg[7]_0 ;
  wire \ADDR_RET_reg[7]_1 ;
  wire [0:0]\ADDR_RET_reg[7]_2 ;
  wire \ADDR_RET_reg[7]_3 ;
  wire \ADDR_RET_reg[7]_4 ;
  wire [0:0]\ADDR_RET_reg[7]_5 ;
  wire \ADDR_RET_reg[7]_6 ;
  wire \ADDR_RET_reg[7]_7 ;
  wire \ADDR_RET_reg[8]_0 ;
  wire \ADDR_RET_reg[8]_1 ;
  wire \ADDR_RET_reg[8]_2 ;
  wire \ADDR_RET_reg[8]_3 ;
  wire [0:0]\ADDR_RET_reg[8]_4 ;
  wire \ADDR_RET_reg[9]_0 ;
  wire \ADDR_RET_reg[9]_1 ;
  wire [0:1]ADDR_TX;
  wire Bus2IP_CS;
  wire Bus2IP_RNW;
  wire CS_H0;
  wire CS_H00_out;
  wire CS_H_D1;
  wire CS_H_D1_3;
  wire CS_H_D1_4;
  wire CS_H_D1_5;
  wire CS_H_INTERNAL;
  wire CS_H_INTERNAL_0;
  wire CS_H_INTERNAL_1;
  wire CS_H_INTERNAL_2;
  wire CS_RX;
  wire CS_RX_T;
  wire [0:0]D;
  wire [0:0]E;
  wire E_DATA_ACK;
  wire [1:0]IC_IPIC_COUNTER_I;
  wire \IC_IPIC_COUNTER_I_reg[0] ;
  wire IC_IPSIG_WRITE_I0;
  wire [0:0]IC_IPSIG_WRITE_I_reg;
  wire [0:0]IC_IPSIG_WRITE_I_reg_0;
  wire IC_REG_ESR_CRCER_I;
  wire IC_REG_ESR_FMER_I;
  wire IC_REG_ESR_F_BERR_I;
  wire IC_REG_ESR_F_STER_I;
  wire \IC_REG_F_BRPR_I[15]_i_2_n_0 ;
  wire \IC_REG_F_BTR_TS1_I[0]_i_2_n_0 ;
  wire IC_REG_MSR_DAR;
  wire IC_REG_MSR_LBACK;
  wire IC_REG_MSR_SLEEP_I077_out;
  wire [0:0]IC_REG_SRR_CEN_I_reg;
  wire [0:0]IC_REG_SRR_CEN_I_reg_0;
  wire [0:0]IC_REG_SRR_CEN_I_reg_1;
  wire [0:0]IC_REG_SRR_CEN_I_reg_2;
  wire IC_REG_SRR_SRST;
  wire IC_REG_SR_BBSY_I;
  wire IC_REG_SR_ERRWRN_I;
  wire IC_REG_SR_LBACK_I;
  wire IC_REG_SR_RSTST_I;
  wire [29:0]IC_REG_TCR_I;
  wire [30:0]IC_REG_TRR_I;
  wire \IC_REG_WMR_I2[0]_i_2_n_0 ;
  wire \IC_REG_WMR_I2_reg[0] ;
  wire \IC_REG_WMR_I2_reg[0]_0 ;
  wire [10:0]Q;
  wire \RD_DATA_RET[0]_i_12_n_0 ;
  wire \RD_DATA_RET[0]_i_13_n_0 ;
  wire \RD_DATA_RET[0]_i_14_n_0 ;
  wire \RD_DATA_RET[0]_i_3_n_0 ;
  wire \RD_DATA_RET[0]_i_5_n_0 ;
  wire [13:0]\RD_DATA_RET[0]_i_6_0 ;
  wire \RD_DATA_RET[0]_i_6_n_0 ;
  wire \RD_DATA_RET[0]_i_9_n_0 ;
  wire \RD_DATA_RET[10]_i_11_n_0 ;
  wire \RD_DATA_RET[10]_i_3_n_0 ;
  wire \RD_DATA_RET[10]_i_4_n_0 ;
  wire \RD_DATA_RET[10]_i_5_n_0 ;
  wire \RD_DATA_RET[10]_i_6_n_0 ;
  wire \RD_DATA_RET[10]_i_8_n_0 ;
  wire \RD_DATA_RET[11]_i_3_n_0 ;
  wire [4:0]\RD_DATA_RET[11]_i_4_0 ;
  wire \RD_DATA_RET[11]_i_4_n_0 ;
  wire \RD_DATA_RET[11]_i_5_n_0 ;
  wire \RD_DATA_RET[11]_i_6_n_0 ;
  wire \RD_DATA_RET[11]_i_7_n_0 ;
  wire \RD_DATA_RET[12]_i_4_n_0 ;
  wire \RD_DATA_RET[12]_i_5_n_0 ;
  wire \RD_DATA_RET[12]_i_6_n_0 ;
  wire \RD_DATA_RET[12]_i_7_n_0 ;
  wire \RD_DATA_RET[12]_i_8_n_0 ;
  wire \RD_DATA_RET[13]_i_3_n_0 ;
  wire \RD_DATA_RET[13]_i_4_n_0 ;
  wire \RD_DATA_RET[13]_i_5_n_0 ;
  wire \RD_DATA_RET[13]_i_6_n_0 ;
  wire \RD_DATA_RET[13]_i_7_n_0 ;
  wire \RD_DATA_RET[13]_i_8_n_0 ;
  wire \RD_DATA_RET[14]_i_3_n_0 ;
  wire \RD_DATA_RET[14]_i_4_n_0 ;
  wire \RD_DATA_RET[14]_i_5_n_0 ;
  wire \RD_DATA_RET[14]_i_6_n_0 ;
  wire \RD_DATA_RET[14]_i_7_n_0 ;
  wire \RD_DATA_RET[14]_i_8_n_0 ;
  wire \RD_DATA_RET[15]_i_10_n_0 ;
  wire [14:0]\RD_DATA_RET[15]_i_3_0 ;
  wire \RD_DATA_RET[15]_i_3_n_0 ;
  wire \RD_DATA_RET[15]_i_4_n_0 ;
  wire \RD_DATA_RET[15]_i_5_n_0 ;
  wire \RD_DATA_RET[15]_i_6_n_0 ;
  wire \RD_DATA_RET[15]_i_7_n_0 ;
  wire \RD_DATA_RET[15]_i_8_n_0 ;
  wire \RD_DATA_RET[15]_i_9_n_0 ;
  wire \RD_DATA_RET[16]_i_10_n_0 ;
  wire \RD_DATA_RET[16]_i_11_n_0 ;
  wire \RD_DATA_RET[16]_i_3_n_0 ;
  wire \RD_DATA_RET[16]_i_5_n_0 ;
  wire \RD_DATA_RET[16]_i_6_n_0 ;
  wire \RD_DATA_RET[16]_i_7_n_0 ;
  wire \RD_DATA_RET[16]_i_8_n_0 ;
  wire \RD_DATA_RET[16]_i_9_n_0 ;
  wire \RD_DATA_RET[17]_i_3_0 ;
  wire [5:0]\RD_DATA_RET[17]_i_3_1 ;
  wire \RD_DATA_RET[17]_i_3_n_0 ;
  wire \RD_DATA_RET[17]_i_4_n_0 ;
  wire \RD_DATA_RET[17]_i_5_n_0 ;
  wire \RD_DATA_RET[17]_i_6_n_0 ;
  wire \RD_DATA_RET[17]_i_8_n_0 ;
  wire \RD_DATA_RET[18]_i_2_n_0 ;
  wire \RD_DATA_RET[18]_i_6_n_0 ;
  wire \RD_DATA_RET[18]_i_7_n_0 ;
  wire \RD_DATA_RET[19]_i_10_n_0 ;
  wire [4:0]\RD_DATA_RET[19]_i_3_0 ;
  wire \RD_DATA_RET[19]_i_3_n_0 ;
  wire \RD_DATA_RET[19]_i_5_n_0 ;
  wire [4:0]\RD_DATA_RET[19]_i_6_0 ;
  wire [4:0]\RD_DATA_RET[19]_i_6_1 ;
  wire \RD_DATA_RET[19]_i_6_n_0 ;
  wire \RD_DATA_RET[19]_i_7_n_0 ;
  wire \RD_DATA_RET[19]_i_8_n_0 ;
  wire \RD_DATA_RET[19]_i_9_n_0 ;
  wire \RD_DATA_RET[1]_i_10_n_0 ;
  wire \RD_DATA_RET[1]_i_11_n_0 ;
  wire \RD_DATA_RET[1]_i_12_n_0 ;
  wire \RD_DATA_RET[1]_i_4_n_0 ;
  wire [28:0]\RD_DATA_RET[1]_i_5_0 ;
  wire [6:0]\RD_DATA_RET[1]_i_5_1 ;
  wire \RD_DATA_RET[1]_i_5_n_0 ;
  wire \RD_DATA_RET[1]_i_6_n_0 ;
  wire \RD_DATA_RET[20]_i_2_n_0 ;
  wire [3:0]\RD_DATA_RET[20]_i_4_0 ;
  wire \RD_DATA_RET[20]_i_4_n_0 ;
  wire \RD_DATA_RET[20]_i_5_n_0 ;
  wire \RD_DATA_RET[20]_i_6_n_0 ;
  wire \RD_DATA_RET[20]_i_7_n_0 ;
  wire \RD_DATA_RET[20]_i_8_n_0 ;
  wire \RD_DATA_RET[20]_i_9_n_0 ;
  wire \RD_DATA_RET[21]_i_10_n_0 ;
  wire \RD_DATA_RET[21]_i_2_n_0 ;
  wire \RD_DATA_RET[21]_i_3_n_0 ;
  wire \RD_DATA_RET[21]_i_5_n_0 ;
  wire \RD_DATA_RET[21]_i_6_n_0 ;
  wire \RD_DATA_RET[21]_i_7_n_0 ;
  wire \RD_DATA_RET[21]_i_8_n_0 ;
  wire \RD_DATA_RET[22]_i_10_n_0 ;
  wire \RD_DATA_RET[22]_i_3_n_0 ;
  wire \RD_DATA_RET[22]_i_4_n_0 ;
  wire \RD_DATA_RET[22]_i_6_n_0 ;
  wire \RD_DATA_RET[22]_i_7_n_0 ;
  wire \RD_DATA_RET[22]_i_8_n_0 ;
  wire \RD_DATA_RET[22]_i_9_n_0 ;
  wire \RD_DATA_RET[23]_i_2_n_0 ;
  wire \RD_DATA_RET[23]_i_4_n_0 ;
  wire \RD_DATA_RET[23]_i_6_n_0 ;
  wire \RD_DATA_RET[23]_i_7_n_0 ;
  wire \RD_DATA_RET[23]_i_8_n_0 ;
  wire \RD_DATA_RET[23]_i_9_n_0 ;
  wire \RD_DATA_RET[24]_i_2_n_0 ;
  wire \RD_DATA_RET[24]_i_4_n_0 ;
  wire \RD_DATA_RET[24]_i_5_n_0 ;
  wire [0:0]\RD_DATA_RET[24]_i_6_0 ;
  wire \RD_DATA_RET[24]_i_6_n_0 ;
  wire \RD_DATA_RET[24]_i_7_n_0 ;
  wire \RD_DATA_RET[25]_i_2_n_0 ;
  wire \RD_DATA_RET[25]_i_4_n_0 ;
  wire \RD_DATA_RET[25]_i_5_n_0 ;
  wire \RD_DATA_RET[25]_i_6_n_0 ;
  wire \RD_DATA_RET[25]_i_7_n_0 ;
  wire \RD_DATA_RET[25]_i_8_n_0 ;
  wire \RD_DATA_RET[25]_i_9_n_0 ;
  wire \RD_DATA_RET[26]_i_10_n_0 ;
  wire \RD_DATA_RET[26]_i_2_n_0 ;
  wire \RD_DATA_RET[26]_i_4_n_0 ;
  wire \RD_DATA_RET[26]_i_5_n_0 ;
  wire \RD_DATA_RET[26]_i_6_n_0 ;
  wire \RD_DATA_RET[26]_i_7_n_0 ;
  wire \RD_DATA_RET[26]_i_8_n_0 ;
  wire [5:0]\RD_DATA_RET[26]_i_9_0 ;
  wire \RD_DATA_RET[26]_i_9_n_0 ;
  wire [3:0]\RD_DATA_RET[27]_i_10_0 ;
  wire \RD_DATA_RET[27]_i_10_n_0 ;
  wire \RD_DATA_RET[27]_i_11_n_0 ;
  wire \RD_DATA_RET[27]_i_12_n_0 ;
  wire \RD_DATA_RET[27]_i_13_n_0 ;
  wire \RD_DATA_RET[27]_i_2_n_0 ;
  wire \RD_DATA_RET[27]_i_3_n_0 ;
  wire [4:0]\RD_DATA_RET[27]_i_4_0 ;
  wire \RD_DATA_RET[27]_i_4_n_0 ;
  wire \RD_DATA_RET[27]_i_5_n_0 ;
  wire \RD_DATA_RET[27]_i_6_n_0 ;
  wire \RD_DATA_RET[27]_i_8_n_0 ;
  wire \RD_DATA_RET[28]_i_10_n_0 ;
  wire \RD_DATA_RET[28]_i_2_n_0 ;
  wire \RD_DATA_RET[28]_i_3_n_0 ;
  wire \RD_DATA_RET[28]_i_5_n_0 ;
  wire \RD_DATA_RET[28]_i_7_n_0 ;
  wire \RD_DATA_RET[28]_i_8_n_0 ;
  wire \RD_DATA_RET[28]_i_9_n_0 ;
  wire \RD_DATA_RET[29]_i_10_n_0 ;
  wire \RD_DATA_RET[29]_i_2_n_0 ;
  wire \RD_DATA_RET[29]_i_3_n_0 ;
  wire \RD_DATA_RET[29]_i_5_n_0 ;
  wire \RD_DATA_RET[29]_i_7_n_0 ;
  wire \RD_DATA_RET[29]_i_8_n_0 ;
  wire \RD_DATA_RET[29]_i_9_n_0 ;
  wire \RD_DATA_RET[2]_i_3_n_0 ;
  wire \RD_DATA_RET[2]_i_5_n_0 ;
  wire \RD_DATA_RET[2]_i_6_n_0 ;
  wire \RD_DATA_RET[30]_i_10_n_0 ;
  wire \RD_DATA_RET[30]_i_11_n_0 ;
  wire \RD_DATA_RET[30]_i_12_n_0 ;
  wire \RD_DATA_RET[30]_i_2_n_0 ;
  wire \RD_DATA_RET[30]_i_3_n_0 ;
  wire \RD_DATA_RET[30]_i_4_n_0 ;
  wire \RD_DATA_RET[30]_i_5_n_0 ;
  wire \RD_DATA_RET[30]_i_6_n_0 ;
  wire \RD_DATA_RET[30]_i_8_n_0 ;
  wire \RD_DATA_RET[30]_i_9_n_0 ;
  wire \RD_DATA_RET[31]_i_10_n_0 ;
  wire \RD_DATA_RET[31]_i_11_n_0 ;
  wire \RD_DATA_RET[31]_i_2_n_0 ;
  wire \RD_DATA_RET[31]_i_3_n_0 ;
  wire \RD_DATA_RET[31]_i_4_n_0 ;
  wire \RD_DATA_RET[31]_i_5_n_0 ;
  wire \RD_DATA_RET[31]_i_7_n_0 ;
  wire \RD_DATA_RET[31]_i_9_n_0 ;
  wire \RD_DATA_RET[3]_i_3_n_0 ;
  wire \RD_DATA_RET[3]_i_4_n_0 ;
  wire \RD_DATA_RET[3]_i_5_n_0 ;
  wire \RD_DATA_RET[4]_i_3_n_0 ;
  wire \RD_DATA_RET[4]_i_4_n_0 ;
  wire \RD_DATA_RET[4]_i_5_n_0 ;
  wire \RD_DATA_RET[5]_i_3_n_0 ;
  wire \RD_DATA_RET[5]_i_4_n_0 ;
  wire \RD_DATA_RET[5]_i_5_n_0 ;
  wire \RD_DATA_RET[6]_i_3_n_0 ;
  wire \RD_DATA_RET[6]_i_4_n_0 ;
  wire \RD_DATA_RET[6]_i_5_n_0 ;
  wire \RD_DATA_RET[7]_i_3_n_0 ;
  wire \RD_DATA_RET[7]_i_4_n_0 ;
  wire \RD_DATA_RET[7]_i_5_n_0 ;
  wire \RD_DATA_RET[8]_i_4_n_0 ;
  wire \RD_DATA_RET[8]_i_5_n_0 ;
  wire [6:0]\RD_DATA_RET[9]_i_3_0 ;
  wire \RD_DATA_RET[9]_i_3_n_0 ;
  wire \RD_DATA_RET[9]_i_4_n_0 ;
  wire \RD_DATA_RET[9]_i_5_n_0 ;
  wire \RD_DATA_RET[9]_i_6_n_0 ;
  wire \RD_DATA_RET[9]_i_7_n_0 ;
  wire [31:0]\RD_DATA_RET_reg[0]_0 ;
  wire \RD_DATA_RET_reg[0]_1 ;
  wire \RD_DATA_RET_reg[0]_2 ;
  wire [13:0]\RD_DATA_RET_reg[0]_3 ;
  wire [5:0]\RD_DATA_RET_reg[10]_0 ;
  wire \RD_DATA_RET_reg[10]_1 ;
  wire \RD_DATA_RET_reg[11]_0 ;
  wire \RD_DATA_RET_reg[12]_0 ;
  wire \RD_DATA_RET_reg[12]_1 ;
  wire [3:0]\RD_DATA_RET_reg[12]_2 ;
  wire \RD_DATA_RET_reg[13]_0 ;
  wire \RD_DATA_RET_reg[14]_0 ;
  wire \RD_DATA_RET_reg[15]_0 ;
  wire \RD_DATA_RET_reg[15]_1 ;
  wire [13:0]\RD_DATA_RET_reg[16]_0 ;
  wire \RD_DATA_RET_reg[16]_1 ;
  wire [7:0]\RD_DATA_RET_reg[16]_2 ;
  wire \RD_DATA_RET_reg[17]_0 ;
  wire \RD_DATA_RET_reg[18]_0 ;
  wire \RD_DATA_RET_reg[18]_1 ;
  wire \RD_DATA_RET_reg[18]_2 ;
  wire \RD_DATA_RET_reg[19]_0 ;
  wire \RD_DATA_RET_reg[19]_1 ;
  wire [13:0]\RD_DATA_RET_reg[1]_0 ;
  wire \RD_DATA_RET_reg[1]_1 ;
  wire \RD_DATA_RET_reg[1]_2 ;
  wire [27:0]\RD_DATA_RET_reg[1]_3 ;
  wire [26:0]\RD_DATA_RET_reg[1]_4 ;
  wire \RD_DATA_RET_reg[20]_0 ;
  wire \RD_DATA_RET_reg[21]_0 ;
  wire \RD_DATA_RET_reg[22]_0 ;
  wire \RD_DATA_RET_reg[22]_1 ;
  wire \RD_DATA_RET_reg[23]_0 ;
  wire \RD_DATA_RET_reg[23]_1 ;
  wire [7:0]\RD_DATA_RET_reg[24]_0 ;
  wire \RD_DATA_RET_reg[24]_1 ;
  wire [7:0]\RD_DATA_RET_reg[24]_2 ;
  wire \RD_DATA_RET_reg[25]_0 ;
  wire \RD_DATA_RET_reg[26]_0 ;
  wire \RD_DATA_RET_reg[26]_1 ;
  wire [5:0]\RD_DATA_RET_reg[26]_2 ;
  wire [4:0]\RD_DATA_RET_reg[27]_0 ;
  wire \RD_DATA_RET_reg[27]_1 ;
  wire \RD_DATA_RET_reg[27]_2 ;
  wire \RD_DATA_RET_reg[28]_0 ;
  wire \RD_DATA_RET_reg[28]_1 ;
  wire \RD_DATA_RET_reg[28]_2 ;
  wire \RD_DATA_RET_reg[29]_0 ;
  wire \RD_DATA_RET_reg[29]_1 ;
  wire \RD_DATA_RET_reg[2]_0 ;
  wire \RD_DATA_RET_reg[2]_1 ;
  wire \RD_DATA_RET_reg[30]_0 ;
  wire \RD_DATA_RET_reg[31]_0 ;
  wire \RD_DATA_RET_reg[31]_1 ;
  wire \RD_DATA_RET_reg[3]_0 ;
  wire \RD_DATA_RET_reg[4]_0 ;
  wire \RD_DATA_RET_reg[5]_0 ;
  wire \RD_DATA_RET_reg[6]_0 ;
  wire \RD_DATA_RET_reg[7]_0 ;
  wire \RD_DATA_RET_reg[9]_0 ;
  wire [6:0]\RD_DATA_RET_reg[9]_1 ;
  wire [0:31]RD_DATA__0;
  wire \RD_INDEX_reg[5] ;
  wire \RD_INDEX_reg[6] ;
  wire RES_ACK_SIG_D1;
  wire RES_ACK_SIG_D1_i_1_n_0;
  wire RES_ACK_SIG_D1_i_2_n_0;
  wire \RX_FIFO_AFR.IC_REG_AFR_I_reg[8] ;
  wire TRR_REG_WRITE_PULSE0;
  wire [13:0]p_13_in;
  wire [0:0]p_14_in;
  wire [3:0]p_3_in;
  wire pr1_rd_req0;
  wire pr1_rd_req_reg;
  wire s_axi_aclk;
  wire s_axi_arready;
  wire [1:0]s_axi_wdata;
  wire s_axi_wready;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    ACK_RET_i_1
       (.I0(RES_ACK_SIG_D1),
        .I1(RES_ACK_SIG_D1_i_1_n_0),
        .I2(ACK_RET_reg_1),
        .I3(ACK_RX),
        .I4(ACK_RX_T),
        .I5(ACK_CR),
        .O(ACK_RET_i_1_n_0));
  FDRE ACK_RET_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ACK_RET_i_1_n_0),
        .Q(E_DATA_ACK),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [12]),
        .Q(ADDR_TX[0]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [2]),
        .Q(Q[2]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [1]),
        .Q(Q[1]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [0]),
        .Q(Q[0]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [11]),
        .Q(ADDR_TX[1]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [10]),
        .Q(Q[10]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [9]),
        .Q(Q[9]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [8]),
        .Q(Q[8]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [7]),
        .Q(Q[7]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [6]),
        .Q(Q[6]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [5]),
        .Q(Q[5]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [4]),
        .Q(Q[4]),
        .R(ACK_RET_reg_0));
  FDRE \ADDR_RET_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ADDR_RET_reg[0]_1 [3]),
        .Q(Q[3]),
        .R(ACK_RET_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    CS_H_D1_i_1
       (.I0(Bus2IP_RNW),
        .I1(RES_ACK_SIG_D1_i_2_n_0),
        .I2(Bus2IP_CS),
        .I3(ADDR_TX[1]),
        .I4(ADDR_TX[0]),
        .I5(\ADDR_RET_reg[4]_0 ),
        .O(CS_H00_out));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    CS_H_D1_i_1__0
       (.I0(RES_ACK_SIG_D1_i_2_n_0),
        .I1(Bus2IP_CS),
        .I2(ADDR_TX[1]),
        .I3(ADDR_TX[0]),
        .I4(\ADDR_RET_reg[4]_0 ),
        .I5(Bus2IP_RNW),
        .O(CS_H0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    CS_H_D1_i_1__1
       (.I0(ADDR_TX[0]),
        .I1(Bus2IP_CS),
        .I2(RES_ACK_SIG_D1_i_2_n_0),
        .O(CS_RX_T));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h08)) 
    CS_H_D1_i_1__2
       (.I0(Bus2IP_CS),
        .I1(ADDR_TX[1]),
        .I2(ADDR_TX[0]),
        .O(CS_RX));
  LUT5 #(
    .INIT(32'h00000001)) 
    CS_H_D1_i_2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[10]),
        .I4(Q[9]),
        .O(\ADDR_RET_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    E_INTR_i_2
       (.I0(\ADDR_RET_reg[7]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\IC_REG_WMR_I2_reg[0] ),
        .O(\ADDR_RET_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \IC_IPIC_COUNTER_I[0]_i_1 
       (.I0(IC_IPIC_COUNTER_I[0]),
        .I1(\ADDR_RET_reg[4]_0 ),
        .I2(Bus2IP_CS),
        .I3(ADDR_TX[0]),
        .I4(ADDR_TX[1]),
        .I5(ACK_RET_reg_0),
        .O(\IC_IPIC_COUNTER_I_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \IC_IPIC_COUNTER_I[1]_i_2 
       (.I0(ADDR_TX[0]),
        .I1(ADDR_TX[1]),
        .O(\ADDR_RET_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    IC_IPSIG_WRITE_I_i_1
       (.I0(ACK_CR),
        .I1(Bus2IP_RNW),
        .O(IC_IPSIG_WRITE_I0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IC_REG_BRPR_I[0]_i_1 
       (.I0(\ADDR_RET_reg[7]_4 ),
        .I1(\IC_REG_WMR_I2_reg[0] ),
        .I2(\ADDR_RET_reg[9]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\IC_REG_WMR_I2_reg[0]_0 ),
        .O(IC_IPSIG_WRITE_I_reg));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    IC_REG_ESR_CRCER_I_i_2
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(\ADDR_RET_reg[9]_0 ),
        .I3(\IC_REG_WMR_I2_reg[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ADDR_RET_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \IC_REG_F_BRPR_I[15]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(\IC_REG_WMR_I2_reg[0] ),
        .I3(\ADDR_RET_reg[9]_0 ),
        .I4(\IC_REG_F_BRPR_I[15]_i_2_n_0 ),
        .I5(\IC_REG_WMR_I2_reg[0]_0 ),
        .O(\ADDR_RET_reg[7]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IC_REG_F_BRPR_I[15]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\IC_REG_F_BRPR_I[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \IC_REG_F_BTR_TS1_I[0]_i_1 
       (.I0(\IC_REG_WMR_I2_reg[0]_0 ),
        .I1(\IC_REG_WMR_I2_reg[0] ),
        .I2(\IC_REG_F_BTR_TS1_I[0]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(\ADDR_RET_reg[9]_0 ),
        .O(IC_REG_SRR_CEN_I_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    \IC_REG_F_BTR_TS1_I[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\IC_REG_F_BTR_TS1_I[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \IC_REG_IECRS_I[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\IC_REG_WMR_I2_reg[0] ),
        .I3(Q[5]),
        .I4(\ADDR_RET_reg[9]_0 ),
        .I5(Q[2]),
        .O(\ADDR_RET_reg[12]_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \IC_REG_IETRS_I[0]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(\ADDR_RET_reg[9]_0 ),
        .I3(\IC_REG_WMR_I2_reg[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ADDR_RET_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    IC_REG_MSR_LBACK_I_i_1
       (.I0(\IC_REG_WMR_I2_reg[0] ),
        .I1(\ADDR_RET_reg[9]_0 ),
        .I2(\ADDR_RET_reg[7]_4 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\IC_REG_WMR_I2_reg[0]_0 ),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    IC_REG_MSR_LBACK_I_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\ADDR_RET_reg[9]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    IC_REG_MSR_LBACK_I_i_3
       (.I0(Q[5]),
        .I1(Q[2]),
        .O(\ADDR_RET_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    IC_REG_MSR_SLEEP_I_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(\ADDR_RET_reg[9]_0 ),
        .I5(\IC_REG_WMR_I2_reg[0] ),
        .O(IC_REG_MSR_SLEEP_I077_out));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \IC_REG_N_BTR_TS1_I[0]_i_1 
       (.I0(\IC_REG_WMR_I2_reg[0]_0 ),
        .I1(\IC_REG_WMR_I2_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\ADDR_RET_reg[7]_4 ),
        .I5(\ADDR_RET_reg[9]_0 ),
        .O(IC_REG_SRR_CEN_I_reg_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \IC_REG_WMR_I2[0]_i_1 
       (.I0(\IC_REG_WMR_I2[0]_i_2_n_0 ),
        .I1(\IC_REG_WMR_I2_reg[0]_0 ),
        .I2(\IC_REG_WMR_I2_reg[0] ),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(IC_REG_SRR_CEN_I_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \IC_REG_WMR_I2[0]_i_1__0 
       (.I0(\IC_REG_WMR_I2_reg[0]_0 ),
        .I1(\IC_REG_WMR_I2_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\ADDR_RET_reg[9]_1 ),
        .O(IC_REG_SRR_CEN_I_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IC_REG_WMR_I2[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\IC_REG_WMR_I2[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \IC_REG_WMR_I2[0]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\ADDR_RET_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    IC_TIMESTAMP_RST_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\ADDR_RET_reg[7]_1 ));
  LUT5 #(
    .INIT(32'h0001011E)) 
    RD_DATA
       (.I0(ACK_TX_WR),
        .I1(ACK_TX_RD),
        .I2(ACK_CR),
        .I3(ACK_RX),
        .I4(ACK_RX_T),
        .O(ACK_H_reg));
  LUT5 #(
    .INIT(32'hEEEEAEAA)) 
    \RD_DATA_RET[0]_i_1 
       (.I0(\RD_DATA_RET_reg[0]_1 ),
        .I1(\RD_DATA_RET[0]_i_3_n_0 ),
        .I2(\RD_DATA_RET_reg[0]_2 ),
        .I3(\RD_DATA_RET[0]_i_5_n_0 ),
        .I4(\RD_DATA_RET[0]_i_6_n_0 ),
        .O(RD_DATA__0[0]));
  LUT6 #(
    .INIT(64'h0801005400000940)) 
    \RD_DATA_RET[0]_i_10 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ADDR_RET_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hFFF6EFE7FFF7FFE7)) 
    \RD_DATA_RET[0]_i_11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\ADDR_RET_reg[12]_3 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \RD_DATA_RET[0]_i_12 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\RD_DATA_RET[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \RD_DATA_RET[0]_i_13 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \RD_DATA_RET[0]_i_14 
       (.I0(\ADDR_RET_reg[12]_2 ),
        .I1(\RD_DATA_RET[0]_i_6_0 [13]),
        .I2(IC_REG_TRR_I[30]),
        .I3(\ADDR_RET_reg[12]_1 ),
        .O(\RD_DATA_RET[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \RD_DATA_RET[0]_i_3 
       (.I0(\RD_DATA_RET[0]_i_9_n_0 ),
        .I1(ACK_CR),
        .I2(ACK_H_reg),
        .O(\RD_DATA_RET[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h001000000E000000)) 
    \RD_DATA_RET[0]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\RD_DATA_RET[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \RD_DATA_RET[0]_i_6 
       (.I0(\RD_DATA_RET_reg[0]_3 [13]),
        .I1(\RD_DATA_RET[0]_i_12_n_0 ),
        .I2(p_13_in[13]),
        .I3(\RD_DATA_RET[0]_i_13_n_0 ),
        .I4(\RD_DATA_RET[0]_i_14_n_0 ),
        .O(\RD_DATA_RET[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0800090D55505440)) 
    \RD_DATA_RET[0]_i_9 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\RD_DATA_RET[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[10]_i_1 
       (.I0(\RD_DATA_RET_reg[10]_1 ),
        .I1(\RD_DATA_RET_reg[1]_0 [5]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[10]_i_3_n_0 ),
        .I4(\RD_DATA_RET[10]_i_4_n_0 ),
        .I5(\RD_DATA_RET[0]_i_3_n_0 ),
        .O(RD_DATA__0[10]));
  LUT6 #(
    .INIT(64'hFFF1FFFFFFFFFDFF)) 
    \RD_DATA_RET[10]_i_10 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ADDR_RET_reg[7]_6 ));
  LUT5 #(
    .INIT(32'h404F4040)) 
    \RD_DATA_RET[10]_i_11 
       (.I0(\RD_DATA_RET[15]_i_9_n_0 ),
        .I1(IC_REG_TCR_I[20]),
        .I2(\ADDR_RET_reg[7]_0 ),
        .I3(\ADDR_RET_reg[11]_0 ),
        .I4(\RD_DATA_RET[9]_i_3_0 [5]),
        .O(\RD_DATA_RET[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABAABB)) 
    \RD_DATA_RET[10]_i_3 
       (.I0(\RD_DATA_RET[10]_i_5_n_0 ),
        .I1(\RD_DATA_RET[10]_i_6_n_0 ),
        .I2(\RD_DATA_RET[1]_i_5_0 [20]),
        .I3(\RD_DATA_RET_reg[10]_0 [5]),
        .I4(\ADDR_RET_reg[7]_0 ),
        .I5(\RD_DATA_RET[10]_i_8_n_0 ),
        .O(\RD_DATA_RET[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \RD_DATA_RET[10]_i_4 
       (.I0(\RD_DATA_RET_reg[9]_1 [5]),
        .I1(\RD_DATA_RET[9]_i_5_n_0 ),
        .I2(\RD_DATA_RET[0]_i_6_0 [4]),
        .I3(\ADDR_RET_reg[12]_2 ),
        .I4(IC_REG_TRR_I[20]),
        .I5(\ADDR_RET_reg[12]_1 ),
        .O(\RD_DATA_RET[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7BEFFBFF7BFF3FF)) 
    \RD_DATA_RET[10]_i_5 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808CC08)) 
    \RD_DATA_RET[10]_i_6 
       (.I0(\RD_DATA_RET_reg[1]_3 [18]),
        .I1(\ADDR_RET_reg[7]_0 ),
        .I2(\ADDR_RET_reg[11]_0 ),
        .I3(\RD_DATA_RET_reg[1]_4 [18]),
        .I4(\ADDR_RET_reg[7]_6 ),
        .I5(\RD_DATA_RET[10]_i_11_n_0 ),
        .O(\RD_DATA_RET[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF7CFFFFFF79FDF7)) 
    \RD_DATA_RET[10]_i_7 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ADDR_RET_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h200F0000000E2308)) 
    \RD_DATA_RET[10]_i_8 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFEFFFFE7)) 
    \RD_DATA_RET[10]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\ADDR_RET_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[11]_i_1 
       (.I0(\RD_DATA_RET_reg[11]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [4]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[11]_i_3_n_0 ),
        .I4(\RD_DATA_RET[11]_i_4_n_0 ),
        .I5(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[11]));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    \RD_DATA_RET[11]_i_3 
       (.I0(\RD_DATA_RET_reg[1]_3 [17]),
        .I1(\ADDR_RET_reg[8]_0 ),
        .I2(\RD_DATA_RET[0]_i_6_0 [3]),
        .I3(\ADDR_RET_reg[12]_2 ),
        .I4(\RD_DATA_RET[11]_i_5_n_0 ),
        .O(\RD_DATA_RET[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \RD_DATA_RET[11]_i_4 
       (.I0(\RD_DATA_RET[1]_i_5_0 [19]),
        .I1(\ADDR_RET_reg[8]_2 ),
        .I2(\RD_DATA_RET_reg[10]_0 [4]),
        .I3(\RD_DATA_RET[2]_i_6_n_0 ),
        .I4(\RD_DATA_RET[11]_i_6_n_0 ),
        .I5(\RD_DATA_RET[11]_i_7_n_0 ),
        .O(\RD_DATA_RET[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[11]_i_5 
       (.I0(\RD_DATA_RET[1]_i_10_n_0 ),
        .I1(IC_REG_TCR_I[19]),
        .I2(\ADDR_RET_reg[8]_1 ),
        .I3(\RD_DATA_RET_reg[1]_4 [17]),
        .O(\RD_DATA_RET[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[11]_i_6 
       (.I0(\RD_DATA_RET[26]_i_6_n_0 ),
        .I1(\RD_DATA_RET[11]_i_4_0 [4]),
        .I2(IC_REG_TRR_I[19]),
        .I3(\ADDR_RET_reg[12]_1 ),
        .O(\RD_DATA_RET[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[11]_i_7 
       (.I0(\RD_DATA_RET[9]_i_5_n_0 ),
        .I1(\RD_DATA_RET_reg[9]_1 [4]),
        .I2(\RD_DATA_RET[13]_i_5_n_0 ),
        .I3(\RD_DATA_RET[9]_i_3_0 [4]),
        .O(\RD_DATA_RET[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[12]_i_1 
       (.I0(\RD_DATA_RET_reg[12]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [3]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET_reg[12]_1 ),
        .I4(\RD_DATA_RET[12]_i_4_n_0 ),
        .I5(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \RD_DATA_RET[12]_i_4 
       (.I0(\RD_DATA_RET[12]_i_5_n_0 ),
        .I1(\RD_DATA_RET[12]_i_6_n_0 ),
        .I2(\RD_DATA_RET_reg[12]_2 [3]),
        .I3(\RD_DATA_RET[1]_i_10_n_0 ),
        .I4(IC_REG_TCR_I[18]),
        .I5(\RD_DATA_RET[12]_i_7_n_0 ),
        .O(\RD_DATA_RET[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[12]_i_5 
       (.I0(\RD_DATA_RET[13]_i_5_n_0 ),
        .I1(\RD_DATA_RET[9]_i_3_0 [3]),
        .I2(\RD_DATA_RET[26]_i_6_n_0 ),
        .I3(\RD_DATA_RET[11]_i_4_0 [3]),
        .O(\RD_DATA_RET[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \RD_DATA_RET[12]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \RD_DATA_RET[12]_i_7 
       (.I0(\ADDR_RET_reg[12]_1 ),
        .I1(IC_REG_TRR_I[18]),
        .I2(\RD_DATA_RET[1]_i_5_0 [18]),
        .I3(\ADDR_RET_reg[8]_2 ),
        .I4(\RD_DATA_RET[12]_i_8_n_0 ),
        .O(\RD_DATA_RET[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[12]_i_8 
       (.I0(\RD_DATA_RET[2]_i_6_n_0 ),
        .I1(\RD_DATA_RET_reg[10]_0 [3]),
        .I2(\RD_DATA_RET[9]_i_5_n_0 ),
        .I3(\RD_DATA_RET_reg[9]_1 [3]),
        .O(\RD_DATA_RET[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[13]_i_1 
       (.I0(\RD_DATA_RET_reg[13]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [2]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[13]_i_3_n_0 ),
        .I4(\RD_DATA_RET[13]_i_4_n_0 ),
        .I5(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[13]));
  LUT6 #(
    .INIT(64'h0777077700000777)) 
    \RD_DATA_RET[13]_i_3 
       (.I0(\RD_DATA_RET[13]_i_5_n_0 ),
        .I1(\RD_DATA_RET[9]_i_3_0 [2]),
        .I2(IC_REG_TRR_I[17]),
        .I3(\ADDR_RET_reg[12]_1 ),
        .I4(IC_REG_TCR_I[17]),
        .I5(\RD_DATA_RET[1]_i_10_n_0 ),
        .O(\RD_DATA_RET[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \RD_DATA_RET[13]_i_4 
       (.I0(\RD_DATA_RET[13]_i_6_n_0 ),
        .I1(\RD_DATA_RET[12]_i_6_n_0 ),
        .I2(\RD_DATA_RET_reg[12]_2 [2]),
        .I3(\ADDR_RET_reg[8]_2 ),
        .I4(\RD_DATA_RET[1]_i_5_0 [17]),
        .I5(\RD_DATA_RET[13]_i_7_n_0 ),
        .O(\RD_DATA_RET[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \RD_DATA_RET[13]_i_5 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\RD_DATA_RET[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[13]_i_6 
       (.I0(\RD_DATA_RET[2]_i_6_n_0 ),
        .I1(\RD_DATA_RET_reg[10]_0 [2]),
        .I2(\ADDR_RET_reg[12]_2 ),
        .I3(\RD_DATA_RET[0]_i_6_0 [2]),
        .O(\RD_DATA_RET[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[13]_i_7 
       (.I0(\RD_DATA_RET[11]_i_4_0 [2]),
        .I1(\RD_DATA_RET[26]_i_6_n_0 ),
        .I2(\RD_DATA_RET_reg[1]_3 [16]),
        .I3(\ADDR_RET_reg[8]_0 ),
        .I4(\RD_DATA_RET[13]_i_8_n_0 ),
        .O(\RD_DATA_RET[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[13]_i_8 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [16]),
        .I2(\RD_DATA_RET[9]_i_5_n_0 ),
        .I3(\RD_DATA_RET_reg[9]_1 [2]),
        .O(\RD_DATA_RET[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[14]_i_1 
       (.I0(\RD_DATA_RET_reg[14]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [1]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[14]_i_3_n_0 ),
        .I4(\RD_DATA_RET[14]_i_4_n_0 ),
        .I5(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[14]));
  LUT6 #(
    .INIT(64'h0000000000000DDD)) 
    \RD_DATA_RET[14]_i_3 
       (.I0(\RD_DATA_RET_reg[9]_1 [1]),
        .I1(\RD_DATA_RET[9]_i_5_n_0 ),
        .I2(\RD_DATA_RET[0]_i_6_0 [1]),
        .I3(\ADDR_RET_reg[12]_2 ),
        .I4(\RD_DATA_RET[14]_i_5_n_0 ),
        .I5(\RD_DATA_RET[14]_i_6_n_0 ),
        .O(\RD_DATA_RET[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \RD_DATA_RET[14]_i_4 
       (.I0(\RD_DATA_RET[14]_i_7_n_0 ),
        .I1(\RD_DATA_RET[14]_i_8_n_0 ),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [16]),
        .I4(\RD_DATA_RET[12]_i_6_n_0 ),
        .I5(\RD_DATA_RET_reg[12]_2 [1]),
        .O(\RD_DATA_RET[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[14]_i_5 
       (.I0(\ADDR_RET_reg[8]_0 ),
        .I1(\RD_DATA_RET_reg[1]_3 [15]),
        .I2(\RD_DATA_RET[1]_i_10_n_0 ),
        .I3(IC_REG_TCR_I[16]),
        .O(\RD_DATA_RET[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[14]_i_6 
       (.I0(\RD_DATA_RET[2]_i_6_n_0 ),
        .I1(\RD_DATA_RET_reg[10]_0 [1]),
        .I2(\RD_DATA_RET[0]_i_13_n_0 ),
        .I3(p_13_in[11]),
        .O(\RD_DATA_RET[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \RD_DATA_RET[14]_i_7 
       (.I0(\RD_DATA_RET[0]_i_12_n_0 ),
        .I1(\RD_DATA_RET_reg[0]_3 [11]),
        .I2(\RD_DATA_RET_reg[1]_4 [15]),
        .I3(\ADDR_RET_reg[8]_1 ),
        .I4(\RD_DATA_RET[9]_i_3_0 [1]),
        .I5(\RD_DATA_RET[13]_i_5_n_0 ),
        .O(\RD_DATA_RET[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[14]_i_8 
       (.I0(IC_REG_TRR_I[16]),
        .I1(\ADDR_RET_reg[12]_1 ),
        .I2(\RD_DATA_RET[26]_i_6_n_0 ),
        .I3(\RD_DATA_RET[11]_i_4_0 [1]),
        .O(\RD_DATA_RET[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[15]_i_1 
       (.I0(\RD_DATA_RET_reg[15]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [0]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[15]_i_3_n_0 ),
        .I4(\RD_DATA_RET[15]_i_4_n_0 ),
        .I5(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[15]));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[15]_i_10 
       (.I0(\ADDR_RET_reg[8]_2 ),
        .I1(\RD_DATA_RET[1]_i_5_0 [15]),
        .I2(\ADDR_RET_reg[12]_1 ),
        .I3(IC_REG_TRR_I[15]),
        .O(\RD_DATA_RET[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \RD_DATA_RET[15]_i_3 
       (.I0(\RD_DATA_RET[15]_i_5_n_0 ),
        .I1(\RD_DATA_RET[15]_i_6_n_0 ),
        .I2(\RD_DATA_RET[1]_i_10_n_0 ),
        .I3(IC_REG_TCR_I[15]),
        .I4(\RD_DATA_RET[0]_i_13_n_0 ),
        .I5(p_13_in[10]),
        .O(\RD_DATA_RET[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBABABA)) 
    \RD_DATA_RET[15]_i_4 
       (.I0(\RD_DATA_RET[15]_i_7_n_0 ),
        .I1(\ADDR_RET_reg[8]_0 ),
        .I2(\RD_DATA_RET_reg[1]_3 [14]),
        .I3(\RD_DATA_RET[0]_i_12_n_0 ),
        .I4(\RD_DATA_RET_reg[0]_3 [10]),
        .I5(\RD_DATA_RET[15]_i_8_n_0 ),
        .O(\RD_DATA_RET[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFD0FFDFFF)) 
    \RD_DATA_RET[15]_i_5 
       (.I0(\RD_DATA_RET_reg[9]_1 [0]),
        .I1(\RD_DATA_RET[15]_i_9_n_0 ),
        .I2(\ADDR_RET_reg[7]_0 ),
        .I3(\RD_DATA_RET[10]_i_5_n_0 ),
        .I4(\RD_DATA_RET_reg[12]_2 [0]),
        .I5(\ADDR_RET_reg[7]_6 ),
        .O(\RD_DATA_RET[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[15]_i_6 
       (.I0(\ADDR_RET_reg[12]_2 ),
        .I1(\RD_DATA_RET[0]_i_6_0 [0]),
        .I2(\RD_DATA_RET[25]_i_6_n_0 ),
        .I3(\RD_DATA_RET[15]_i_3_0 [14]),
        .O(\RD_DATA_RET[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[15]_i_7 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [14]),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET_reg[10]_0 [0]),
        .O(\RD_DATA_RET[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \RD_DATA_RET[15]_i_8 
       (.I0(\RD_DATA_RET[9]_i_3_0 [0]),
        .I1(\RD_DATA_RET[13]_i_5_n_0 ),
        .I2(\RD_DATA_RET[11]_i_4_0 [0]),
        .I3(\RD_DATA_RET[26]_i_6_n_0 ),
        .I4(\RD_DATA_RET[15]_i_10_n_0 ),
        .O(\RD_DATA_RET[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFF1FFFF)) 
    \RD_DATA_RET[15]_i_9 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAFFBA)) 
    \RD_DATA_RET[16]_i_1 
       (.I0(\RD_DATA_RET_reg[16]_1 ),
        .I1(\RD_DATA_RET[16]_i_3_n_0 ),
        .I2(\RD_DATA_RET_reg[16]_2 [7]),
        .I3(\RD_DATA_RET_reg[16]_0 [13]),
        .I4(\ADDR_RET_reg[10]_0 ),
        .I5(\RD_DATA_RET[16]_i_5_n_0 ),
        .O(RD_DATA__0[16]));
  LUT6 #(
    .INIT(64'h0000000100010011)) 
    \RD_DATA_RET[16]_i_10 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\RD_DATA_RET[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000010001)) 
    \RD_DATA_RET[16]_i_11 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABBA)) 
    \RD_DATA_RET[16]_i_3 
       (.I0(\RD_DATA_RET[16]_i_6_n_0 ),
        .I1(\ADDR_RET_reg[9]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEB)) 
    \RD_DATA_RET[16]_i_4 
       (.I0(\ADDR_RET_reg[9]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(\RD_DATA_RET[16]_i_6_n_0 ),
        .O(\ADDR_RET_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A8AAAAAAAA)) 
    \RD_DATA_RET[16]_i_5 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[16]_i_7_n_0 ),
        .I2(p_13_in[9]),
        .I3(\RD_DATA_RET[0]_i_13_n_0 ),
        .I4(\RD_DATA_RET[16]_i_8_n_0 ),
        .I5(\RD_DATA_RET[16]_i_9_n_0 ),
        .O(\RD_DATA_RET[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \RD_DATA_RET[16]_i_6 
       (.I0(ACK_CR),
        .I1(ACK_H_reg),
        .I2(\RD_DATA_RET[16]_i_10_n_0 ),
        .I3(\RD_DATA_RET[16]_i_11_n_0 ),
        .O(\RD_DATA_RET[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \RD_DATA_RET[16]_i_7 
       (.I0(\RD_DATA_RET[0]_i_5_n_0 ),
        .I1(IC_REG_TCR_I[14]),
        .I2(\RD_DATA_RET[15]_i_9_n_0 ),
        .I3(\ADDR_RET_reg[7]_6 ),
        .I4(\RD_DATA_RET_reg[1]_4 [13]),
        .O(\RD_DATA_RET[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[16]_i_8 
       (.I0(\RD_DATA_RET[0]_i_12_n_0 ),
        .I1(\RD_DATA_RET_reg[0]_3 [9]),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [14]),
        .O(\RD_DATA_RET[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF70000FFF7FFF7)) 
    \RD_DATA_RET[16]_i_9 
       (.I0(IC_REG_TRR_I[14]),
        .I1(\RD_DATA_RET[10]_i_5_n_0 ),
        .I2(\ADDR_RET_reg[7]_0 ),
        .I3(\ADDR_RET_reg[11]_0 ),
        .I4(\ADDR_RET_reg[8]_0 ),
        .I5(\RD_DATA_RET_reg[1]_3 [13]),
        .O(\RD_DATA_RET[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAFFBA)) 
    \RD_DATA_RET[17]_i_1 
       (.I0(\RD_DATA_RET_reg[17]_0 ),
        .I1(\ADDR_RET_reg[10]_0 ),
        .I2(\RD_DATA_RET_reg[16]_0 [12]),
        .I3(\RD_DATA_RET_reg[16]_2 [6]),
        .I4(\RD_DATA_RET[16]_i_3_n_0 ),
        .I5(\RD_DATA_RET[17]_i_3_n_0 ),
        .O(RD_DATA__0[17]));
  LUT6 #(
    .INIT(64'h8888888800808888)) 
    \RD_DATA_RET[17]_i_3 
       (.I0(\RD_DATA_RET[17]_i_4_n_0 ),
        .I1(\RD_DATA_RET[0]_i_3_n_0 ),
        .I2(\RD_DATA_RET_reg[0]_3 [8]),
        .I3(\RD_DATA_RET[17]_i_5_n_0 ),
        .I4(\RD_DATA_RET[10]_i_5_n_0 ),
        .I5(\RD_DATA_RET[17]_i_6_n_0 ),
        .O(\RD_DATA_RET[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFFEE)) 
    \RD_DATA_RET[17]_i_4 
       (.I0(\RD_DATA_RET[17]_i_3_0 ),
        .I1(\RD_DATA_RET[17]_i_8_n_0 ),
        .I2(\RD_DATA_RET[1]_i_5_0 [13]),
        .I3(\RD_DATA_RET[17]_i_3_1 [5]),
        .I4(\ADDR_RET_reg[7]_0 ),
        .I5(\RD_DATA_RET[10]_i_8_n_0 ),
        .O(\RD_DATA_RET[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFEFFFF)) 
    \RD_DATA_RET[17]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\RD_DATA_RET[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h404F4040)) 
    \RD_DATA_RET[17]_i_6 
       (.I0(\ADDR_RET_reg[7]_6 ),
        .I1(p_13_in[8]),
        .I2(\ADDR_RET_reg[7]_0 ),
        .I3(\ADDR_RET_reg[11]_0 ),
        .I4(IC_REG_TRR_I[13]),
        .O(\RD_DATA_RET[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \RD_DATA_RET[17]_i_8 
       (.I0(\RD_DATA_RET[10]_i_5_n_0 ),
        .I1(\RD_DATA_RET[15]_i_9_n_0 ),
        .I2(\ADDR_RET_reg[7]_0 ),
        .I3(IC_REG_TCR_I[13]),
        .O(\RD_DATA_RET[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \RD_DATA_RET[18]_i_1 
       (.I0(\RD_DATA_RET[18]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[18]_0 ),
        .I2(\ADDR_RET_reg[10]_0 ),
        .I3(\RD_DATA_RET_reg[16]_0 [11]),
        .I4(\RD_DATA_RET_reg[16]_2 [5]),
        .I5(\RD_DATA_RET[16]_i_3_n_0 ),
        .O(RD_DATA__0[18]));
  LUT6 #(
    .INIT(64'h00000A22AAAAAAAA)) 
    \RD_DATA_RET[18]_i_2 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET_reg[18]_1 ),
        .I2(\RD_DATA_RET_reg[18]_2 ),
        .I3(\ADDR_RET_reg[7]_0 ),
        .I4(\RD_DATA_RET[10]_i_5_n_0 ),
        .I5(\RD_DATA_RET[18]_i_6_n_0 ),
        .O(\RD_DATA_RET[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    \RD_DATA_RET[18]_i_6 
       (.I0(p_13_in[7]),
        .I1(\RD_DATA_RET[0]_i_13_n_0 ),
        .I2(IC_REG_TRR_I[12]),
        .I3(\ADDR_RET_reg[12]_1 ),
        .I4(\RD_DATA_RET[18]_i_7_n_0 ),
        .O(\RD_DATA_RET[18]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[18]_i_7 
       (.I0(\RD_DATA_RET[0]_i_12_n_0 ),
        .I1(\RD_DATA_RET_reg[0]_3 [7]),
        .I2(\RD_DATA_RET[25]_i_6_n_0 ),
        .I3(\RD_DATA_RET[15]_i_3_0 [13]),
        .O(\RD_DATA_RET[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[19]_i_1 
       (.I0(\RD_DATA_RET_reg[19]_0 ),
        .I1(\RD_DATA_RET_reg[16]_2 [4]),
        .I2(\RD_DATA_RET[16]_i_3_n_0 ),
        .I3(\RD_DATA_RET[19]_i_3_n_0 ),
        .I4(\RD_DATA_RET[0]_i_3_n_0 ),
        .O(RD_DATA__0[19]));
  LUT6 #(
    .INIT(64'h0000444400000F00)) 
    \RD_DATA_RET[19]_i_10 
       (.I0(\ADDR_RET_reg[7]_6 ),
        .I1(\RD_DATA_RET_reg[1]_4 [12]),
        .I2(\RD_DATA_RET[10]_i_8_n_0 ),
        .I3(\RD_DATA_RET[17]_i_3_1 [4]),
        .I4(\RD_DATA_RET[10]_i_5_n_0 ),
        .I5(\ADDR_RET_reg[7]_0 ),
        .O(\RD_DATA_RET[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \RD_DATA_RET[19]_i_3 
       (.I0(\RD_DATA_RET[19]_i_5_n_0 ),
        .I1(\RD_DATA_RET_reg[19]_1 ),
        .I2(\RD_DATA_RET[9]_i_5_n_0 ),
        .I3(\RD_DATA_RET[1]_i_10_n_0 ),
        .I4(IC_REG_TCR_I[12]),
        .I5(\RD_DATA_RET[19]_i_6_n_0 ),
        .O(\RD_DATA_RET[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[19]_i_5 
       (.I0(\RD_DATA_RET[0]_i_12_n_0 ),
        .I1(\RD_DATA_RET_reg[0]_3 [6]),
        .I2(\RD_DATA_RET[26]_i_6_n_0 ),
        .I3(\RD_DATA_RET[19]_i_3_0 [4]),
        .O(\RD_DATA_RET[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \RD_DATA_RET[19]_i_6 
       (.I0(\RD_DATA_RET[19]_i_7_n_0 ),
        .I1(\RD_DATA_RET[19]_i_8_n_0 ),
        .I2(\RD_DATA_RET[19]_i_9_n_0 ),
        .I3(IC_REG_TRR_I[11]),
        .I4(\ADDR_RET_reg[12]_1 ),
        .I5(\RD_DATA_RET[19]_i_10_n_0 ),
        .O(\RD_DATA_RET[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[19]_i_7 
       (.I0(\RD_DATA_RET[0]_i_13_n_0 ),
        .I1(p_13_in[6]),
        .I2(\RD_DATA_RET[25]_i_6_n_0 ),
        .I3(\RD_DATA_RET[15]_i_3_0 [12]),
        .O(\RD_DATA_RET[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[19]_i_8 
       (.I0(\ADDR_RET_reg[7]_7 ),
        .I1(\RD_DATA_RET[19]_i_6_1 [4]),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [12]),
        .O(\RD_DATA_RET[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[19]_i_9 
       (.I0(\RD_DATA_RET[13]_i_5_n_0 ),
        .I1(\RD_DATA_RET[19]_i_6_0 [4]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [12]),
        .O(\RD_DATA_RET[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[1]_i_1 
       (.I0(\RD_DATA_RET_reg[1]_1 ),
        .I1(\RD_DATA_RET_reg[1]_0 [13]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[1]_i_4_n_0 ),
        .I4(\RD_DATA_RET[1]_i_5_n_0 ),
        .I5(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    \RD_DATA_RET[1]_i_10 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[1]_i_11 
       (.I0(\RD_DATA_RET[0]_i_12_n_0 ),
        .I1(\RD_DATA_RET_reg[0]_3 [12]),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET[1]_i_5_1 [6]),
        .O(\RD_DATA_RET[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[1]_i_12 
       (.I0(\ADDR_RET_reg[8]_2 ),
        .I1(\RD_DATA_RET[1]_i_5_0 [28]),
        .I2(\ADDR_RET_reg[12]_2 ),
        .I3(\RD_DATA_RET[0]_i_6_0 [12]),
        .O(\RD_DATA_RET[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \RD_DATA_RET[1]_i_4 
       (.I0(\ADDR_RET_reg[12]_1 ),
        .I1(IC_REG_TRR_I[29]),
        .I2(\RD_DATA_RET_reg[1]_3 [27]),
        .I3(\ADDR_RET_reg[8]_0 ),
        .I4(\RD_DATA_RET_reg[1]_4 [26]),
        .I5(\ADDR_RET_reg[8]_1 ),
        .O(\RD_DATA_RET[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \RD_DATA_RET[1]_i_5 
       (.I0(IC_REG_TCR_I[29]),
        .I1(\RD_DATA_RET[1]_i_10_n_0 ),
        .I2(p_13_in[12]),
        .I3(\RD_DATA_RET[0]_i_13_n_0 ),
        .I4(\RD_DATA_RET[1]_i_11_n_0 ),
        .I5(\RD_DATA_RET[1]_i_12_n_0 ),
        .O(\RD_DATA_RET[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \RD_DATA_RET[1]_i_6 
       (.I0(\RD_DATA_RET[0]_i_9_n_0 ),
        .I1(ACK_H_reg),
        .I2(\ADDR_RET_reg[4]_0 ),
        .I3(\ADDR_RET_reg[0]_0 ),
        .I4(Bus2IP_CS),
        .I5(\RD_DATA_RET_reg[1]_2 ),
        .O(\RD_DATA_RET[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \RD_DATA_RET[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\ADDR_RET_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \RD_DATA_RET[1]_i_8 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ADDR_RET_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    \RD_DATA_RET[1]_i_9 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ADDR_RET_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAEFFAE)) 
    \RD_DATA_RET[20]_i_1 
       (.I0(\RD_DATA_RET[20]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[16]_0 [10]),
        .I2(\ADDR_RET_reg[10]_0 ),
        .I3(\RD_DATA_RET_reg[20]_0 ),
        .I4(\RD_DATA_RET[16]_i_3_n_0 ),
        .I5(\RD_DATA_RET_reg[16]_2 [3]),
        .O(RD_DATA__0[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAA888888A8)) 
    \RD_DATA_RET[20]_i_2 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[20]_i_4_n_0 ),
        .I2(\RD_DATA_RET[20]_i_5_n_0 ),
        .I3(\RD_DATA_RET[10]_i_5_n_0 ),
        .I4(\ADDR_RET_reg[7]_0 ),
        .I5(\RD_DATA_RET[20]_i_6_n_0 ),
        .O(\RD_DATA_RET[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \RD_DATA_RET[20]_i_4 
       (.I0(\RD_DATA_RET[20]_i_7_n_0 ),
        .I1(\RD_DATA_RET[20]_i_8_n_0 ),
        .I2(\RD_DATA_RET[0]_i_12_n_0 ),
        .I3(\RD_DATA_RET_reg[0]_3 [5]),
        .I4(\RD_DATA_RET[26]_i_6_n_0 ),
        .I5(\RD_DATA_RET[19]_i_3_0 [3]),
        .O(\RD_DATA_RET[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F444F4)) 
    \RD_DATA_RET[20]_i_5 
       (.I0(\ADDR_RET_reg[11]_0 ),
        .I1(\RD_DATA_RET[19]_i_6_0 [3]),
        .I2(\RD_DATA_RET[17]_i_3_1 [3]),
        .I3(\RD_DATA_RET[10]_i_8_n_0 ),
        .I4(\ADDR_RET_reg[7]_6 ),
        .I5(\RD_DATA_RET[19]_i_6_1 [3]),
        .O(\RD_DATA_RET[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \RD_DATA_RET[20]_i_6 
       (.I0(\RD_DATA_RET[20]_i_9_n_0 ),
        .I1(\RD_DATA_RET_reg[1]_3 [11]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_4 [11]),
        .I4(\ADDR_RET_reg[8]_1 ),
        .O(\RD_DATA_RET[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \RD_DATA_RET[20]_i_7 
       (.I0(IC_REG_TRR_I[10]),
        .I1(\ADDR_RET_reg[12]_1 ),
        .I2(\RD_DATA_RET[20]_i_4_0 [3]),
        .I3(\RD_DATA_RET[12]_i_6_n_0 ),
        .I4(\RD_DATA_RET[1]_i_5_0 [11]),
        .I5(\ADDR_RET_reg[8]_2 ),
        .O(\RD_DATA_RET[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[20]_i_8 
       (.I0(\RD_DATA_RET[25]_i_6_n_0 ),
        .I1(\RD_DATA_RET[15]_i_3_0 [11]),
        .I2(\RD_DATA_RET[0]_i_13_n_0 ),
        .I3(p_13_in[5]),
        .O(\RD_DATA_RET[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \RD_DATA_RET[20]_i_9 
       (.I0(\RD_DATA_RET[1]_i_10_n_0 ),
        .I1(IC_REG_TCR_I[11]),
        .I2(\RD_DATA_RET[10]_i_8_n_0 ),
        .I3(\RD_DATA_RET[22]_i_6_n_0 ),
        .I4(IC_REG_ESR_F_BERR_I),
        .O(\RD_DATA_RET[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    \RD_DATA_RET[21]_i_1 
       (.I0(\RD_DATA_RET[21]_i_2_n_0 ),
        .I1(\RD_DATA_RET[21]_i_3_n_0 ),
        .I2(\RD_DATA_RET[0]_i_3_n_0 ),
        .I3(\RD_DATA_RET_reg[16]_2 [2]),
        .I4(\RD_DATA_RET[16]_i_3_n_0 ),
        .I5(\RD_DATA_RET_reg[21]_0 ),
        .O(RD_DATA__0[21]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \RD_DATA_RET[21]_i_10 
       (.I0(\RD_DATA_RET[25]_i_6_n_0 ),
        .I1(\RD_DATA_RET[15]_i_3_0 [10]),
        .I2(\RD_DATA_RET[22]_i_6_n_0 ),
        .I3(p_13_in[4]),
        .I4(\ADDR_RET_reg[7]_6 ),
        .O(\RD_DATA_RET[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \RD_DATA_RET[21]_i_2 
       (.I0(\RD_DATA_RET[21]_i_5_n_0 ),
        .I1(\RD_DATA_RET_reg[1]_3 [10]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\ADDR_RET_reg[8]_2 ),
        .I4(\RD_DATA_RET[1]_i_5_0 [10]),
        .I5(\RD_DATA_RET[21]_i_6_n_0 ),
        .O(\RD_DATA_RET[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \RD_DATA_RET[21]_i_3 
       (.I0(\RD_DATA_RET[21]_i_7_n_0 ),
        .I1(\RD_DATA_RET[21]_i_8_n_0 ),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET[17]_i_3_1 [2]),
        .I4(\RD_DATA_RET[13]_i_5_n_0 ),
        .I5(\RD_DATA_RET[19]_i_6_0 [2]),
        .O(\RD_DATA_RET[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h004F0044)) 
    \RD_DATA_RET[21]_i_5 
       (.I0(\RD_DATA_RET[10]_i_8_n_0 ),
        .I1(IC_REG_ESR_F_STER_I),
        .I2(\RD_DATA_RET[15]_i_9_n_0 ),
        .I3(\RD_DATA_RET[22]_i_6_n_0 ),
        .I4(p_14_in),
        .O(\RD_DATA_RET[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \RD_DATA_RET[21]_i_6 
       (.I0(\RD_DATA_RET[21]_i_10_n_0 ),
        .I1(IC_REG_TRR_I[9]),
        .I2(\ADDR_RET_reg[12]_1 ),
        .I3(\RD_DATA_RET[20]_i_4_0 [2]),
        .I4(\RD_DATA_RET[12]_i_6_n_0 ),
        .O(\RD_DATA_RET[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \RD_DATA_RET[21]_i_7 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [10]),
        .I2(\RD_DATA_RET_reg[0]_3 [4]),
        .I3(\RD_DATA_RET[0]_i_12_n_0 ),
        .I4(\RD_DATA_RET[19]_i_6_1 [2]),
        .I5(\ADDR_RET_reg[7]_7 ),
        .O(\RD_DATA_RET[21]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[21]_i_8 
       (.I0(\RD_DATA_RET[1]_i_10_n_0 ),
        .I1(IC_REG_TCR_I[10]),
        .I2(\RD_DATA_RET[26]_i_6_n_0 ),
        .I3(\RD_DATA_RET[19]_i_3_0 [2]),
        .O(\RD_DATA_RET[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2FFF2F2)) 
    \RD_DATA_RET[22]_i_1 
       (.I0(\RD_DATA_RET_reg[16]_2 [1]),
        .I1(\RD_DATA_RET[16]_i_3_n_0 ),
        .I2(\RD_DATA_RET_reg[22]_0 ),
        .I3(\ADDR_RET_reg[10]_0 ),
        .I4(\RD_DATA_RET_reg[16]_0 [9]),
        .I5(\RD_DATA_RET[22]_i_3_n_0 ),
        .O(RD_DATA__0[22]));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[22]_i_10 
       (.I0(\RD_DATA_RET[2]_i_6_n_0 ),
        .I1(\RD_DATA_RET[17]_i_3_1 [1]),
        .I2(\ADDR_RET_reg[7]_7 ),
        .I3(\RD_DATA_RET[19]_i_6_1 [1]),
        .O(\RD_DATA_RET[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \RD_DATA_RET[22]_i_3 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[22]_i_4_n_0 ),
        .I2(\RD_DATA_RET_reg[22]_1 ),
        .I3(\RD_DATA_RET[22]_i_6_n_0 ),
        .I4(\RD_DATA_RET[22]_i_7_n_0 ),
        .O(\RD_DATA_RET[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \RD_DATA_RET[22]_i_4 
       (.I0(\RD_DATA_RET[22]_i_8_n_0 ),
        .I1(\RD_DATA_RET[22]_i_9_n_0 ),
        .I2(IC_REG_TRR_I[8]),
        .I3(\ADDR_RET_reg[12]_1 ),
        .I4(\RD_DATA_RET[1]_i_10_n_0 ),
        .I5(IC_REG_TCR_I[9]),
        .O(\RD_DATA_RET[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0D0100FC00040008)) 
    \RD_DATA_RET[22]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\RD_DATA_RET[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[22]_i_7 
       (.I0(\RD_DATA_RET[19]_i_3_0 [1]),
        .I1(\RD_DATA_RET[26]_i_6_n_0 ),
        .I2(\RD_DATA_RET[1]_i_5_0 [9]),
        .I3(\ADDR_RET_reg[8]_2 ),
        .I4(\RD_DATA_RET[22]_i_10_n_0 ),
        .O(\RD_DATA_RET[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \RD_DATA_RET[22]_i_8 
       (.I0(\RD_DATA_RET[25]_i_6_n_0 ),
        .I1(\RD_DATA_RET[15]_i_3_0 [9]),
        .I2(\RD_DATA_RET[19]_i_6_0 [1]),
        .I3(\RD_DATA_RET[13]_i_5_n_0 ),
        .I4(\RD_DATA_RET_reg[1]_3 [9]),
        .I5(\ADDR_RET_reg[8]_0 ),
        .O(\RD_DATA_RET[22]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[22]_i_9 
       (.I0(\RD_DATA_RET[12]_i_6_n_0 ),
        .I1(\RD_DATA_RET[20]_i_4_0 [1]),
        .I2(\ADDR_RET_reg[8]_1 ),
        .I3(\RD_DATA_RET_reg[1]_4 [9]),
        .O(\RD_DATA_RET[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAEFFAE)) 
    \RD_DATA_RET[23]_i_1 
       (.I0(\RD_DATA_RET[23]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[16]_2 [0]),
        .I2(\RD_DATA_RET[16]_i_3_n_0 ),
        .I3(\RD_DATA_RET_reg[23]_0 ),
        .I4(\ADDR_RET_reg[10]_0 ),
        .I5(\RD_DATA_RET_reg[16]_0 [8]),
        .O(RD_DATA__0[23]));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \RD_DATA_RET[23]_i_2 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[23]_i_4_n_0 ),
        .I2(\RD_DATA_RET_reg[23]_1 ),
        .I3(\RD_DATA_RET[22]_i_6_n_0 ),
        .I4(\RD_DATA_RET[23]_i_6_n_0 ),
        .O(\RD_DATA_RET[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \RD_DATA_RET[23]_i_4 
       (.I0(\RD_DATA_RET[23]_i_7_n_0 ),
        .I1(\RD_DATA_RET[23]_i_8_n_0 ),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [8]),
        .I4(\ADDR_RET_reg[8]_1 ),
        .I5(\RD_DATA_RET_reg[1]_4 [8]),
        .O(\RD_DATA_RET[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[23]_i_6 
       (.I0(\RD_DATA_RET[15]_i_3_0 [8]),
        .I1(\RD_DATA_RET[25]_i_6_n_0 ),
        .I2(\RD_DATA_RET_reg[1]_3 [8]),
        .I3(\ADDR_RET_reg[8]_0 ),
        .I4(\RD_DATA_RET[23]_i_9_n_0 ),
        .O(\RD_DATA_RET[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \RD_DATA_RET[23]_i_7 
       (.I0(\ADDR_RET_reg[12]_1 ),
        .I1(IC_REG_TRR_I[7]),
        .I2(IC_REG_TCR_I[8]),
        .I3(\RD_DATA_RET[1]_i_10_n_0 ),
        .I4(\RD_DATA_RET[19]_i_6_0 [0]),
        .I5(\RD_DATA_RET[13]_i_5_n_0 ),
        .O(\RD_DATA_RET[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[23]_i_8 
       (.I0(\RD_DATA_RET[12]_i_6_n_0 ),
        .I1(\RD_DATA_RET[20]_i_4_0 [0]),
        .I2(\RD_DATA_RET[26]_i_6_n_0 ),
        .I3(\RD_DATA_RET[19]_i_3_0 [0]),
        .O(\RD_DATA_RET[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[23]_i_9 
       (.I0(\RD_DATA_RET[2]_i_6_n_0 ),
        .I1(\RD_DATA_RET[17]_i_3_1 [0]),
        .I2(\ADDR_RET_reg[7]_7 ),
        .I3(\RD_DATA_RET[19]_i_6_1 [0]),
        .O(\RD_DATA_RET[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    \RD_DATA_RET[24]_i_1 
       (.I0(\RD_DATA_RET[24]_i_2_n_0 ),
        .I1(\ADDR_RET_reg[10]_0 ),
        .I2(\RD_DATA_RET_reg[16]_0 [7]),
        .I3(\RD_DATA_RET_reg[24]_1 ),
        .I4(\RD_DATA_RET[24]_i_4_n_0 ),
        .I5(\RD_DATA_RET[0]_i_3_n_0 ),
        .O(RD_DATA__0[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[24]_i_2 
       (.I0(\RD_DATA_RET[27]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[24]_0 [7]),
        .I2(\RD_DATA_RET[16]_i_3_n_0 ),
        .I3(p_3_in[3]),
        .O(\RD_DATA_RET[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \RD_DATA_RET[24]_i_4 
       (.I0(\RD_DATA_RET[24]_i_5_n_0 ),
        .I1(\ADDR_RET_reg[12]_1 ),
        .I2(IC_REG_TRR_I[6]),
        .I3(\RD_DATA_RET[13]_i_5_n_0 ),
        .I4(\RD_DATA_RET_reg[24]_2 [7]),
        .I5(\RD_DATA_RET[24]_i_6_n_0 ),
        .O(\RD_DATA_RET[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[24]_i_5 
       (.I0(\RD_DATA_RET[25]_i_6_n_0 ),
        .I1(\RD_DATA_RET[15]_i_3_0 [7]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [7]),
        .O(\RD_DATA_RET[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[24]_i_6 
       (.I0(IC_REG_TCR_I[7]),
        .I1(\RD_DATA_RET[1]_i_10_n_0 ),
        .I2(\RD_DATA_RET_reg[1]_4 [7]),
        .I3(\ADDR_RET_reg[8]_1 ),
        .I4(\RD_DATA_RET[24]_i_7_n_0 ),
        .O(\RD_DATA_RET[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[24]_i_7 
       (.I0(\RD_DATA_RET[9]_i_5_n_0 ),
        .I1(\RD_DATA_RET[24]_i_6_0 ),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [7]),
        .O(\RD_DATA_RET[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    \RD_DATA_RET[25]_i_1 
       (.I0(\RD_DATA_RET[25]_i_2_n_0 ),
        .I1(\RD_DATA_RET[16]_i_3_n_0 ),
        .I2(p_3_in[2]),
        .I3(\RD_DATA_RET_reg[25]_0 ),
        .I4(\RD_DATA_RET[25]_i_4_n_0 ),
        .I5(\RD_DATA_RET[0]_i_3_n_0 ),
        .O(RD_DATA__0[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[25]_i_2 
       (.I0(\RD_DATA_RET[27]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[24]_0 [6]),
        .I2(\ADDR_RET_reg[10]_0 ),
        .I3(\RD_DATA_RET_reg[16]_0 [6]),
        .O(\RD_DATA_RET[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \RD_DATA_RET[25]_i_4 
       (.I0(\RD_DATA_RET[25]_i_5_n_0 ),
        .I1(\RD_DATA_RET[1]_i_5_0 [6]),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[25]_i_6_n_0 ),
        .I4(\RD_DATA_RET[15]_i_3_0 [6]),
        .I5(\RD_DATA_RET[25]_i_7_n_0 ),
        .O(\RD_DATA_RET[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[25]_i_5 
       (.I0(\RD_DATA_RET[1]_i_10_n_0 ),
        .I1(IC_REG_TCR_I[6]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [6]),
        .O(\RD_DATA_RET[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \RD_DATA_RET[25]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RD_DATA_RET[25]_i_7 
       (.I0(\RD_DATA_RET_reg[24]_2 [6]),
        .I1(\RD_DATA_RET[13]_i_5_n_0 ),
        .I2(\RD_DATA_RET_reg[0]_3 [3]),
        .I3(\RD_DATA_RET[0]_i_12_n_0 ),
        .I4(\RD_DATA_RET[25]_i_8_n_0 ),
        .I5(\RD_DATA_RET[25]_i_9_n_0 ),
        .O(\RD_DATA_RET[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[25]_i_8 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [6]),
        .I2(IC_REG_TRR_I[5]),
        .I3(\ADDR_RET_reg[12]_1 ),
        .O(\RD_DATA_RET[25]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[25]_i_9 
       (.I0(\RD_DATA_RET[0]_i_13_n_0 ),
        .I1(p_13_in[3]),
        .I2(\RD_DATA_RET[9]_i_5_n_0 ),
        .I3(IC_REG_SR_ERRWRN_I),
        .O(\RD_DATA_RET[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \RD_DATA_RET[26]_i_1 
       (.I0(\RD_DATA_RET[26]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[26]_0 ),
        .I2(\RD_DATA_RET[16]_i_3_n_0 ),
        .I3(\RD_DATA_RET_reg[26]_1 ),
        .I4(\RD_DATA_RET[26]_i_4_n_0 ),
        .I5(\RD_DATA_RET[0]_i_3_n_0 ),
        .O(RD_DATA__0[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[26]_i_10 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [5]),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET[26]_i_9_0 [5]),
        .O(\RD_DATA_RET[26]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[26]_i_2 
       (.I0(\ADDR_RET_reg[10]_0 ),
        .I1(\RD_DATA_RET_reg[16]_0 [5]),
        .I2(\RD_DATA_RET[27]_i_2_n_0 ),
        .I3(\RD_DATA_RET_reg[24]_0 [5]),
        .O(\RD_DATA_RET[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015001515)) 
    \RD_DATA_RET[26]_i_4 
       (.I0(\RD_DATA_RET[26]_i_5_n_0 ),
        .I1(\ADDR_RET_reg[12]_1 ),
        .I2(IC_REG_TRR_I[4]),
        .I3(\RD_DATA_RET[26]_i_6_n_0 ),
        .I4(\RD_DATA_RET_reg[26]_2 [5]),
        .I5(\RD_DATA_RET[26]_i_7_n_0 ),
        .O(\RD_DATA_RET[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[26]_i_5 
       (.I0(\RD_DATA_RET[25]_i_6_n_0 ),
        .I1(\RD_DATA_RET[15]_i_3_0 [5]),
        .I2(\RD_DATA_RET[9]_i_5_n_0 ),
        .I3(IC_REG_SR_BBSY_I),
        .O(\RD_DATA_RET[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \RD_DATA_RET[26]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\RD_DATA_RET[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBABABA)) 
    \RD_DATA_RET[26]_i_7 
       (.I0(\RD_DATA_RET[26]_i_8_n_0 ),
        .I1(\RD_DATA_RET[1]_i_10_n_0 ),
        .I2(IC_REG_TCR_I[5]),
        .I3(\RD_DATA_RET[13]_i_5_n_0 ),
        .I4(\RD_DATA_RET_reg[24]_2 [5]),
        .I5(\RD_DATA_RET[26]_i_9_n_0 ),
        .O(\RD_DATA_RET[26]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[26]_i_8 
       (.I0(\RD_DATA_RET[0]_i_13_n_0 ),
        .I1(p_13_in[2]),
        .I2(\RD_DATA_RET[0]_i_12_n_0 ),
        .I3(\RD_DATA_RET_reg[0]_3 [2]),
        .O(\RD_DATA_RET[26]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[26]_i_9 
       (.I0(\RD_DATA_RET[1]_i_5_0 [5]),
        .I1(\ADDR_RET_reg[8]_2 ),
        .I2(\RD_DATA_RET_reg[1]_3 [5]),
        .I3(\ADDR_RET_reg[8]_0 ),
        .I4(\RD_DATA_RET[26]_i_10_n_0 ),
        .O(\RD_DATA_RET[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \RD_DATA_RET[27]_i_1 
       (.I0(\ADDR_RET_reg[10]_0 ),
        .I1(\RD_DATA_RET_reg[16]_0 [4]),
        .I2(\RD_DATA_RET[27]_i_2_n_0 ),
        .I3(\RD_DATA_RET_reg[24]_0 [4]),
        .I4(\RD_DATA_RET[27]_i_3_n_0 ),
        .I5(\RD_DATA_RET[27]_i_4_n_0 ),
        .O(RD_DATA__0[27]));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \RD_DATA_RET[27]_i_10 
       (.I0(\RD_DATA_RET[15]_i_3_0 [4]),
        .I1(\RD_DATA_RET[25]_i_6_n_0 ),
        .I2(\ADDR_RET_reg[12]_1 ),
        .I3(IC_REG_TRR_I[3]),
        .I4(\RD_DATA_RET[27]_i_13_n_0 ),
        .O(\RD_DATA_RET[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \RD_DATA_RET[27]_i_11 
       (.I0(\ADDR_RET_reg[8]_0 ),
        .I1(\RD_DATA_RET_reg[1]_3 [4]),
        .I2(\RD_DATA_RET_reg[26]_2 [4]),
        .I3(\RD_DATA_RET[26]_i_6_n_0 ),
        .I4(\RD_DATA_RET_reg[24]_2 [4]),
        .I5(\RD_DATA_RET[13]_i_5_n_0 ),
        .O(\RD_DATA_RET[27]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[27]_i_12 
       (.I0(\ADDR_RET_reg[8]_2 ),
        .I1(\RD_DATA_RET[1]_i_5_0 [4]),
        .I2(\RD_DATA_RET[1]_i_10_n_0 ),
        .I3(IC_REG_TCR_I[4]),
        .O(\RD_DATA_RET[27]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[27]_i_13 
       (.I0(\RD_DATA_RET[2]_i_6_n_0 ),
        .I1(\RD_DATA_RET[26]_i_9_0 [4]),
        .I2(\RD_DATA_RET[27]_i_10_0 [3]),
        .I3(\ADDR_RET_reg[7]_7 ),
        .O(\RD_DATA_RET[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEBFFFFFFFF)) 
    \RD_DATA_RET[27]_i_2 
       (.I0(\ADDR_RET_reg[9]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(\RD_DATA_RET[27]_i_5_n_0 ),
        .O(\RD_DATA_RET[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \RD_DATA_RET[27]_i_3 
       (.I0(\RD_DATA_RET[16]_i_3_n_0 ),
        .I1(IC_REG_MSR_DAR),
        .I2(\RD_DATA_RET_reg[27]_0 [4]),
        .I3(\RD_DATA_RET[27]_i_6_n_0 ),
        .I4(\RD_DATA_RET_reg[27]_1 ),
        .O(\RD_DATA_RET[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \RD_DATA_RET[27]_i_4 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[27]_i_8_n_0 ),
        .I2(\RD_DATA_RET_reg[27]_2 ),
        .I3(\RD_DATA_RET[22]_i_6_n_0 ),
        .I4(\RD_DATA_RET[27]_i_10_n_0 ),
        .O(\RD_DATA_RET[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \RD_DATA_RET[27]_i_5 
       (.I0(ACK_CR),
        .I1(ACK_H_reg),
        .I2(\RD_DATA_RET[16]_i_11_n_0 ),
        .I3(\RD_DATA_RET[16]_i_10_n_0 ),
        .O(\RD_DATA_RET[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \RD_DATA_RET[27]_i_6 
       (.I0(ACK_CR),
        .I1(ACK_H_reg),
        .I2(\RD_DATA_RET[16]_i_11_n_0 ),
        .I3(\RD_DATA_RET[16]_i_10_n_0 ),
        .O(\RD_DATA_RET[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \RD_DATA_RET[27]_i_8 
       (.I0(\RD_DATA_RET[27]_i_11_n_0 ),
        .I1(\RD_DATA_RET[27]_i_12_n_0 ),
        .I2(\RD_DATA_RET[12]_i_6_n_0 ),
        .I3(\RD_DATA_RET[27]_i_4_0 [4]),
        .I4(\ADDR_RET_reg[8]_1 ),
        .I5(\RD_DATA_RET_reg[1]_4 [4]),
        .O(\RD_DATA_RET[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \RD_DATA_RET[28]_i_1 
       (.I0(\ADDR_RET_reg[10]_0 ),
        .I1(\RD_DATA_RET_reg[16]_0 [3]),
        .I2(\RD_DATA_RET[16]_i_3_n_0 ),
        .I3(\RD_DATA_RET_reg[28]_0 ),
        .I4(\RD_DATA_RET[28]_i_2_n_0 ),
        .I5(\RD_DATA_RET[28]_i_3_n_0 ),
        .O(RD_DATA__0[28]));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[28]_i_10 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [3]),
        .I2(IC_REG_TRR_I[2]),
        .I3(\ADDR_RET_reg[12]_1 ),
        .O(\RD_DATA_RET[28]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \RD_DATA_RET[28]_i_2 
       (.I0(\RD_DATA_RET[27]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[24]_0 [3]),
        .I2(\RD_DATA_RET_reg[27]_0 [3]),
        .I3(\RD_DATA_RET[27]_i_6_n_0 ),
        .I4(\RD_DATA_RET_reg[28]_1 ),
        .O(\RD_DATA_RET[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \RD_DATA_RET[28]_i_3 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[28]_i_5_n_0 ),
        .I2(\RD_DATA_RET_reg[28]_2 ),
        .I3(\RD_DATA_RET[22]_i_6_n_0 ),
        .I4(\RD_DATA_RET[28]_i_7_n_0 ),
        .O(\RD_DATA_RET[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \RD_DATA_RET[28]_i_5 
       (.I0(\RD_DATA_RET[28]_i_8_n_0 ),
        .I1(\RD_DATA_RET[28]_i_9_n_0 ),
        .I2(\RD_DATA_RET[1]_i_10_n_0 ),
        .I3(IC_REG_TCR_I[3]),
        .I4(\RD_DATA_RET[13]_i_5_n_0 ),
        .I5(\RD_DATA_RET_reg[24]_2 [3]),
        .O(\RD_DATA_RET[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[28]_i_7 
       (.I0(\RD_DATA_RET_reg[26]_2 [3]),
        .I1(\RD_DATA_RET[26]_i_6_n_0 ),
        .I2(\RD_DATA_RET[26]_i_9_0 [3]),
        .I3(\RD_DATA_RET[2]_i_6_n_0 ),
        .I4(\RD_DATA_RET[28]_i_10_n_0 ),
        .O(\RD_DATA_RET[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \RD_DATA_RET[28]_i_8 
       (.I0(\RD_DATA_RET[27]_i_10_0 [2]),
        .I1(\ADDR_RET_reg[7]_7 ),
        .I2(\RD_DATA_RET_reg[1]_3 [3]),
        .I3(\ADDR_RET_reg[8]_0 ),
        .I4(\RD_DATA_RET[15]_i_3_0 [3]),
        .I5(\RD_DATA_RET[25]_i_6_n_0 ),
        .O(\RD_DATA_RET[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[28]_i_9 
       (.I0(\ADDR_RET_reg[8]_2 ),
        .I1(\RD_DATA_RET[1]_i_5_0 [3]),
        .I2(\RD_DATA_RET[12]_i_6_n_0 ),
        .I3(\RD_DATA_RET[27]_i_4_0 [3]),
        .O(\RD_DATA_RET[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \RD_DATA_RET[29]_i_1 
       (.I0(\RD_DATA_RET[27]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[24]_0 [2]),
        .I2(\RD_DATA_RET[16]_i_3_n_0 ),
        .I3(p_3_in[1]),
        .I4(\RD_DATA_RET[29]_i_2_n_0 ),
        .I5(\RD_DATA_RET[29]_i_3_n_0 ),
        .O(RD_DATA__0[29]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[29]_i_10 
       (.I0(\RD_DATA_RET[27]_i_10_0 [1]),
        .I1(\ADDR_RET_reg[7]_7 ),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [2]),
        .O(\RD_DATA_RET[29]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \RD_DATA_RET[29]_i_2 
       (.I0(\ADDR_RET_reg[10]_0 ),
        .I1(\RD_DATA_RET_reg[16]_0 [2]),
        .I2(\RD_DATA_RET_reg[29]_0 ),
        .I3(\RD_DATA_RET_reg[27]_0 [2]),
        .I4(\RD_DATA_RET[27]_i_6_n_0 ),
        .O(\RD_DATA_RET[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \RD_DATA_RET[29]_i_3 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[29]_i_5_n_0 ),
        .I2(\RD_DATA_RET_reg[29]_1 ),
        .I3(\RD_DATA_RET[22]_i_6_n_0 ),
        .I4(\RD_DATA_RET[29]_i_7_n_0 ),
        .O(\RD_DATA_RET[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \RD_DATA_RET[29]_i_5 
       (.I0(\RD_DATA_RET[29]_i_8_n_0 ),
        .I1(\RD_DATA_RET[29]_i_9_n_0 ),
        .I2(\RD_DATA_RET[1]_i_10_n_0 ),
        .I3(IC_REG_TCR_I[2]),
        .I4(\RD_DATA_RET[12]_i_6_n_0 ),
        .I5(\RD_DATA_RET[27]_i_4_0 [2]),
        .O(\RD_DATA_RET[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[29]_i_7 
       (.I0(\RD_DATA_RET_reg[1]_4 [2]),
        .I1(\ADDR_RET_reg[8]_1 ),
        .I2(\RD_DATA_RET_reg[26]_2 [2]),
        .I3(\RD_DATA_RET[26]_i_6_n_0 ),
        .I4(\RD_DATA_RET[29]_i_10_n_0 ),
        .O(\RD_DATA_RET[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \RD_DATA_RET[29]_i_8 
       (.I0(\RD_DATA_RET[13]_i_5_n_0 ),
        .I1(\RD_DATA_RET_reg[24]_2 [2]),
        .I2(\RD_DATA_RET[1]_i_5_0 [2]),
        .I3(\ADDR_RET_reg[8]_2 ),
        .I4(\ADDR_RET_reg[12]_1 ),
        .I5(IC_REG_TRR_I[1]),
        .O(\RD_DATA_RET[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[29]_i_9 
       (.I0(\RD_DATA_RET[25]_i_6_n_0 ),
        .I1(\RD_DATA_RET[15]_i_3_0 [2]),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET[26]_i_9_0 [2]),
        .O(\RD_DATA_RET[29]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[2]_i_1 
       (.I0(\RD_DATA_RET_reg[2]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [12]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[2]_i_3_n_0 ),
        .I4(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[2]));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \RD_DATA_RET[2]_i_3 
       (.I0(\RD_DATA_RET_reg[2]_1 ),
        .I1(\RD_DATA_RET[2]_i_5_n_0 ),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET[1]_i_5_1 [5]),
        .I4(\RD_DATA_RET[1]_i_10_n_0 ),
        .I5(IC_REG_TCR_I[28]),
        .O(\RD_DATA_RET[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[2]_i_5 
       (.I0(\ADDR_RET_reg[12]_1 ),
        .I1(IC_REG_TRR_I[28]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [26]),
        .O(\RD_DATA_RET[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \RD_DATA_RET[2]_i_6 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFEEEE)) 
    \RD_DATA_RET[30]_i_1 
       (.I0(\RD_DATA_RET[30]_i_2_n_0 ),
        .I1(\RD_DATA_RET[30]_i_3_n_0 ),
        .I2(\RD_DATA_RET[30]_i_4_n_0 ),
        .I3(\RD_DATA_RET[30]_i_5_n_0 ),
        .I4(\RD_DATA_RET[0]_i_3_n_0 ),
        .O(RD_DATA__0[30]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[30]_i_10 
       (.I0(\ADDR_RET_reg[8]_0 ),
        .I1(\RD_DATA_RET_reg[1]_3 [1]),
        .I2(\RD_DATA_RET_reg[1]_4 [1]),
        .I3(\ADDR_RET_reg[8]_1 ),
        .I4(\RD_DATA_RET[15]_i_3_0 [1]),
        .I5(\RD_DATA_RET[25]_i_6_n_0 ),
        .O(\RD_DATA_RET[30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[30]_i_11 
       (.I0(\RD_DATA_RET[12]_i_6_n_0 ),
        .I1(\RD_DATA_RET[27]_i_4_0 [1]),
        .I2(\ADDR_RET_reg[12]_1 ),
        .I3(IC_REG_TRR_I[0]),
        .O(\RD_DATA_RET[30]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[30]_i_12 
       (.I0(\RD_DATA_RET[15]_i_9_n_0 ),
        .I1(IC_REG_SR_LBACK_I),
        .I2(\ADDR_RET_reg[11]_0 ),
        .I3(\RD_DATA_RET_reg[0]_3 [1]),
        .O(\RD_DATA_RET[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[30]_i_2 
       (.I0(\ADDR_RET_reg[10]_0 ),
        .I1(\RD_DATA_RET_reg[16]_0 [1]),
        .I2(IC_REG_MSR_LBACK),
        .I3(\RD_DATA_RET[16]_i_3_n_0 ),
        .I4(\RD_DATA_RET_reg[24]_0 [1]),
        .I5(\RD_DATA_RET[27]_i_2_n_0 ),
        .O(\RD_DATA_RET[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \RD_DATA_RET[30]_i_3 
       (.I0(\RD_DATA_RET[27]_i_6_n_0 ),
        .I1(\RD_DATA_RET_reg[27]_0 [1]),
        .I2(\RD_DATA_RET[27]_i_5_n_0 ),
        .I3(\RD_DATA_RET[30]_i_6_n_0 ),
        .I4(\IC_REG_WMR_I2_reg[0]_0 ),
        .I5(\RD_DATA_RET_reg[30]_0 ),
        .O(\RD_DATA_RET[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0222000002220222)) 
    \RD_DATA_RET[30]_i_4 
       (.I0(\RD_DATA_RET[30]_i_8_n_0 ),
        .I1(\RD_DATA_RET[30]_i_9_n_0 ),
        .I2(\RD_DATA_RET[13]_i_5_n_0 ),
        .I3(\RD_DATA_RET_reg[24]_2 [1]),
        .I4(\RD_DATA_RET[26]_i_6_n_0 ),
        .I5(\RD_DATA_RET_reg[26]_2 [1]),
        .O(\RD_DATA_RET[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \RD_DATA_RET[30]_i_5 
       (.I0(\RD_DATA_RET[30]_i_10_n_0 ),
        .I1(\RD_DATA_RET[30]_i_11_n_0 ),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [1]),
        .I4(\RD_DATA_RET[2]_i_6_n_0 ),
        .I5(\RD_DATA_RET[26]_i_9_0 [1]),
        .O(\RD_DATA_RET[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEF)) 
    \RD_DATA_RET[30]_i_6 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\RD_DATA_RET[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \RD_DATA_RET[30]_i_8 
       (.I0(\RD_DATA_RET[22]_i_6_n_0 ),
        .I1(\RD_DATA_RET[30]_i_12_n_0 ),
        .I2(IC_REG_ESR_FMER_I),
        .I3(\RD_DATA_RET[10]_i_8_n_0 ),
        .I4(\ADDR_RET_reg[7]_6 ),
        .I5(p_13_in[1]),
        .O(\RD_DATA_RET[30]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[30]_i_9 
       (.I0(\RD_DATA_RET[1]_i_10_n_0 ),
        .I1(IC_REG_TCR_I[1]),
        .I2(\ADDR_RET_reg[7]_7 ),
        .I3(\RD_DATA_RET[27]_i_10_0 [0]),
        .O(\RD_DATA_RET[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFEEEE)) 
    \RD_DATA_RET[31]_i_1 
       (.I0(\RD_DATA_RET[31]_i_2_n_0 ),
        .I1(\RD_DATA_RET[31]_i_3_n_0 ),
        .I2(\RD_DATA_RET[31]_i_4_n_0 ),
        .I3(\RD_DATA_RET[31]_i_5_n_0 ),
        .I4(\RD_DATA_RET[0]_i_3_n_0 ),
        .O(RD_DATA__0[31]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[31]_i_10 
       (.I0(\RD_DATA_RET[12]_i_6_n_0 ),
        .I1(\RD_DATA_RET[27]_i_4_0 [0]),
        .I2(\RD_DATA_RET[25]_i_6_n_0 ),
        .I3(\RD_DATA_RET[15]_i_3_0 [0]),
        .O(\RD_DATA_RET[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[31]_i_11 
       (.I0(\RD_DATA_RET[15]_i_9_n_0 ),
        .I1(IC_REG_SR_RSTST_I),
        .I2(\ADDR_RET_reg[11]_0 ),
        .I3(\RD_DATA_RET_reg[0]_3 [0]),
        .O(\RD_DATA_RET[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[31]_i_2 
       (.I0(\RD_DATA_RET[27]_i_2_n_0 ),
        .I1(\RD_DATA_RET_reg[24]_0 [0]),
        .I2(\RD_DATA_RET_reg[16]_0 [0]),
        .I3(\ADDR_RET_reg[10]_0 ),
        .I4(p_3_in[0]),
        .I5(\RD_DATA_RET[16]_i_3_n_0 ),
        .O(\RD_DATA_RET[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \RD_DATA_RET[31]_i_3 
       (.I0(\RD_DATA_RET[27]_i_6_n_0 ),
        .I1(\RD_DATA_RET_reg[27]_0 [0]),
        .I2(\RD_DATA_RET[27]_i_5_n_0 ),
        .I3(\RD_DATA_RET[30]_i_6_n_0 ),
        .I4(IC_REG_SRR_SRST),
        .I5(\RD_DATA_RET_reg[31]_0 ),
        .O(\RD_DATA_RET[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \RD_DATA_RET[31]_i_4 
       (.I0(\RD_DATA_RET[31]_i_7_n_0 ),
        .I1(\RD_DATA_RET_reg[31]_1 ),
        .I2(\ADDR_RET_reg[8]_1 ),
        .I3(\RD_DATA_RET_reg[1]_4 [0]),
        .I4(\ADDR_RET_reg[8]_2 ),
        .I5(\RD_DATA_RET[1]_i_5_0 [0]),
        .O(\RD_DATA_RET[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \RD_DATA_RET[31]_i_5 
       (.I0(\RD_DATA_RET[31]_i_9_n_0 ),
        .I1(\RD_DATA_RET[31]_i_10_n_0 ),
        .I2(\RD_DATA_RET[13]_i_5_n_0 ),
        .I3(\RD_DATA_RET_reg[24]_2 [0]),
        .I4(\RD_DATA_RET[1]_i_10_n_0 ),
        .I5(IC_REG_TCR_I[0]),
        .O(\RD_DATA_RET[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \RD_DATA_RET[31]_i_7 
       (.I0(\RD_DATA_RET[22]_i_6_n_0 ),
        .I1(\RD_DATA_RET[31]_i_11_n_0 ),
        .I2(IC_REG_ESR_CRCER_I),
        .I3(\RD_DATA_RET[10]_i_8_n_0 ),
        .I4(\ADDR_RET_reg[7]_6 ),
        .I5(p_13_in[0]),
        .O(\RD_DATA_RET[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[31]_i_9 
       (.I0(\RD_DATA_RET[2]_i_6_n_0 ),
        .I1(\RD_DATA_RET[26]_i_9_0 [0]),
        .I2(\RD_DATA_RET_reg[26]_2 [0]),
        .I3(\RD_DATA_RET[26]_i_6_n_0 ),
        .I4(\RD_DATA_RET_reg[1]_3 [0]),
        .I5(\ADDR_RET_reg[8]_0 ),
        .O(\RD_DATA_RET[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[3]_i_1 
       (.I0(\RD_DATA_RET_reg[3]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [11]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[3]_i_3_n_0 ),
        .I4(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[3]));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \RD_DATA_RET[3]_i_3 
       (.I0(\RD_DATA_RET[3]_i_4_n_0 ),
        .I1(\RD_DATA_RET[3]_i_5_n_0 ),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET[1]_i_5_1 [4]),
        .I4(\ADDR_RET_reg[12]_2 ),
        .I5(\RD_DATA_RET[0]_i_6_0 [11]),
        .O(\RD_DATA_RET[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \RD_DATA_RET[3]_i_4 
       (.I0(\RD_DATA_RET_reg[1]_4 [25]),
        .I1(\ADDR_RET_reg[8]_1 ),
        .I2(IC_REG_TCR_I[27]),
        .I3(\RD_DATA_RET[1]_i_10_n_0 ),
        .I4(\ADDR_RET_reg[12]_1 ),
        .I5(IC_REG_TRR_I[27]),
        .O(\RD_DATA_RET[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[3]_i_5 
       (.I0(\ADDR_RET_reg[8]_2 ),
        .I1(\RD_DATA_RET[1]_i_5_0 [27]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [25]),
        .O(\RD_DATA_RET[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \RD_DATA_RET[3]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\ADDR_RET_reg[12]_2 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[4]_i_1 
       (.I0(\RD_DATA_RET_reg[4]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [10]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[4]_i_3_n_0 ),
        .I4(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[4]));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \RD_DATA_RET[4]_i_3 
       (.I0(\RD_DATA_RET[4]_i_4_n_0 ),
        .I1(\RD_DATA_RET[4]_i_5_n_0 ),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [26]),
        .I4(\ADDR_RET_reg[8]_0 ),
        .I5(\RD_DATA_RET_reg[1]_3 [24]),
        .O(\RD_DATA_RET[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \RD_DATA_RET[4]_i_4 
       (.I0(\ADDR_RET_reg[12]_2 ),
        .I1(\RD_DATA_RET[0]_i_6_0 [10]),
        .I2(\RD_DATA_RET[1]_i_5_1 [3]),
        .I3(\RD_DATA_RET[2]_i_6_n_0 ),
        .I4(IC_REG_TRR_I[26]),
        .I5(\ADDR_RET_reg[12]_1 ),
        .O(\RD_DATA_RET[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[4]_i_5 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [24]),
        .I2(\RD_DATA_RET[1]_i_10_n_0 ),
        .I3(IC_REG_TCR_I[26]),
        .O(\RD_DATA_RET[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \RD_DATA_RET[4]_i_6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ADDR_RET_reg[8]_2 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[5]_i_1 
       (.I0(\RD_DATA_RET_reg[5]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [9]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[5]_i_3_n_0 ),
        .I4(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[5]));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \RD_DATA_RET[5]_i_3 
       (.I0(\RD_DATA_RET[5]_i_4_n_0 ),
        .I1(\RD_DATA_RET[5]_i_5_n_0 ),
        .I2(\RD_DATA_RET[2]_i_6_n_0 ),
        .I3(\RD_DATA_RET[1]_i_5_1 [2]),
        .I4(\ADDR_RET_reg[8]_0 ),
        .I5(\RD_DATA_RET_reg[1]_3 [23]),
        .O(\RD_DATA_RET[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDD0DDD0DDD)) 
    \RD_DATA_RET[5]_i_4 
       (.I0(\RD_DATA_RET[1]_i_5_0 [25]),
        .I1(\ADDR_RET_reg[8]_2 ),
        .I2(\RD_DATA_RET[0]_i_6_0 [9]),
        .I3(\ADDR_RET_reg[12]_2 ),
        .I4(\ADDR_RET_reg[12]_1 ),
        .I5(IC_REG_TRR_I[25]),
        .O(\RD_DATA_RET[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \RD_DATA_RET[5]_i_5 
       (.I0(\ADDR_RET_reg[8]_1 ),
        .I1(\RD_DATA_RET_reg[1]_4 [23]),
        .I2(\RD_DATA_RET[1]_i_10_n_0 ),
        .I3(IC_REG_TCR_I[25]),
        .O(\RD_DATA_RET[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[6]_i_1 
       (.I0(\RD_DATA_RET_reg[6]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [8]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[6]_i_3_n_0 ),
        .I4(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[6]));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \RD_DATA_RET[6]_i_3 
       (.I0(\RD_DATA_RET[6]_i_4_n_0 ),
        .I1(\RD_DATA_RET[6]_i_5_n_0 ),
        .I2(\ADDR_RET_reg[8]_1 ),
        .I3(\RD_DATA_RET_reg[1]_4 [22]),
        .I4(\RD_DATA_RET[2]_i_6_n_0 ),
        .I5(\RD_DATA_RET[1]_i_5_1 [1]),
        .O(\RD_DATA_RET[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \RD_DATA_RET[6]_i_4 
       (.I0(\ADDR_RET_reg[12]_2 ),
        .I1(\RD_DATA_RET[0]_i_6_0 [8]),
        .I2(IC_REG_TCR_I[24]),
        .I3(\RD_DATA_RET[1]_i_10_n_0 ),
        .I4(\RD_DATA_RET[1]_i_5_0 [24]),
        .I5(\ADDR_RET_reg[8]_2 ),
        .O(\RD_DATA_RET[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[6]_i_5 
       (.I0(IC_REG_TRR_I[24]),
        .I1(\ADDR_RET_reg[12]_1 ),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [22]),
        .O(\RD_DATA_RET[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[7]_i_1 
       (.I0(\RD_DATA_RET_reg[7]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [7]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[7]_i_3_n_0 ),
        .I4(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[7]));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \RD_DATA_RET[7]_i_3 
       (.I0(\RD_DATA_RET[7]_i_4_n_0 ),
        .I1(\RD_DATA_RET[7]_i_5_n_0 ),
        .I2(\ADDR_RET_reg[8]_1 ),
        .I3(\RD_DATA_RET_reg[1]_4 [21]),
        .I4(\RD_DATA_RET[1]_i_10_n_0 ),
        .I5(IC_REG_TCR_I[23]),
        .O(\RD_DATA_RET[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \RD_DATA_RET[7]_i_4 
       (.I0(\ADDR_RET_reg[12]_1 ),
        .I1(IC_REG_TRR_I[23]),
        .I2(\RD_DATA_RET[1]_i_5_1 [0]),
        .I3(\RD_DATA_RET[2]_i_6_n_0 ),
        .I4(\RD_DATA_RET[1]_i_5_0 [23]),
        .I5(\ADDR_RET_reg[8]_2 ),
        .O(\RD_DATA_RET[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[7]_i_5 
       (.I0(\ADDR_RET_reg[12]_2 ),
        .I1(\RD_DATA_RET[0]_i_6_0 [7]),
        .I2(\ADDR_RET_reg[8]_0 ),
        .I3(\RD_DATA_RET_reg[1]_3 [21]),
        .O(\RD_DATA_RET[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \RD_DATA_RET[8]_i_3 
       (.I0(\RD_DATA_RET[0]_i_3_n_0 ),
        .I1(\RD_DATA_RET[8]_i_4_n_0 ),
        .I2(\RD_DATA_RET_reg[1]_3 [20]),
        .I3(\ADDR_RET_reg[8]_0 ),
        .I4(\RD_DATA_RET[1]_i_10_n_0 ),
        .I5(IC_REG_TCR_I[22]),
        .O(\RX_FIFO_AFR.IC_REG_AFR_I_reg[8] ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \RD_DATA_RET[8]_i_4 
       (.I0(\RD_DATA_RET_reg[1]_4 [20]),
        .I1(\ADDR_RET_reg[8]_1 ),
        .I2(\RD_DATA_RET[0]_i_6_0 [6]),
        .I3(\ADDR_RET_reg[12]_2 ),
        .I4(\RD_DATA_RET[8]_i_5_n_0 ),
        .O(\RD_DATA_RET[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \RD_DATA_RET[8]_i_5 
       (.I0(IC_REG_TRR_I[22]),
        .I1(\ADDR_RET_reg[12]_1 ),
        .I2(\ADDR_RET_reg[8]_2 ),
        .I3(\RD_DATA_RET[1]_i_5_0 [22]),
        .O(\RD_DATA_RET[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    \RD_DATA_RET[9]_i_1 
       (.I0(\RD_DATA_RET_reg[9]_0 ),
        .I1(\RD_DATA_RET_reg[1]_0 [6]),
        .I2(\RD_DATA_RET_reg[15]_1 ),
        .I3(\RD_DATA_RET[9]_i_3_n_0 ),
        .I4(\RD_DATA_RET[9]_i_4_n_0 ),
        .I5(\RD_DATA_RET[1]_i_6_n_0 ),
        .O(RD_DATA__0[9]));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \RD_DATA_RET[9]_i_3 
       (.I0(\RD_DATA_RET_reg[1]_3 [19]),
        .I1(\ADDR_RET_reg[8]_0 ),
        .I2(\RD_DATA_RET[9]_i_5_n_0 ),
        .I3(\RD_DATA_RET_reg[9]_1 [6]),
        .I4(\RD_DATA_RET[9]_i_6_n_0 ),
        .O(\RD_DATA_RET[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \RD_DATA_RET[9]_i_4 
       (.I0(\RD_DATA_RET[1]_i_5_0 [21]),
        .I1(\ADDR_RET_reg[8]_2 ),
        .I2(\RD_DATA_RET_reg[1]_4 [19]),
        .I3(\ADDR_RET_reg[8]_1 ),
        .I4(\RD_DATA_RET[9]_i_7_n_0 ),
        .O(\RD_DATA_RET[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \RD_DATA_RET[9]_i_5 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\RD_DATA_RET[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \RD_DATA_RET[9]_i_6 
       (.I0(\ADDR_RET_reg[12]_2 ),
        .I1(\RD_DATA_RET[0]_i_6_0 [5]),
        .I2(\RD_DATA_RET[13]_i_5_n_0 ),
        .I3(\RD_DATA_RET[9]_i_3_0 [6]),
        .O(\RD_DATA_RET[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \RD_DATA_RET[9]_i_7 
       (.I0(\RD_DATA_RET[1]_i_10_n_0 ),
        .I1(IC_REG_TCR_I[21]),
        .I2(\ADDR_RET_reg[12]_1 ),
        .I3(IC_REG_TRR_I[21]),
        .O(\RD_DATA_RET[9]_i_7_n_0 ));
  FDRE \RD_DATA_RET_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[0]),
        .Q(\RD_DATA_RET_reg[0]_0 [31]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[10]),
        .Q(\RD_DATA_RET_reg[0]_0 [21]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[11]),
        .Q(\RD_DATA_RET_reg[0]_0 [20]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[12]),
        .Q(\RD_DATA_RET_reg[0]_0 [19]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[13]),
        .Q(\RD_DATA_RET_reg[0]_0 [18]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[14]),
        .Q(\RD_DATA_RET_reg[0]_0 [17]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[15]),
        .Q(\RD_DATA_RET_reg[0]_0 [16]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[16]),
        .Q(\RD_DATA_RET_reg[0]_0 [15]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[17]),
        .Q(\RD_DATA_RET_reg[0]_0 [14]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[18]),
        .Q(\RD_DATA_RET_reg[0]_0 [13]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[19]),
        .Q(\RD_DATA_RET_reg[0]_0 [12]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[1]),
        .Q(\RD_DATA_RET_reg[0]_0 [30]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[20]),
        .Q(\RD_DATA_RET_reg[0]_0 [11]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[21]),
        .Q(\RD_DATA_RET_reg[0]_0 [10]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[22]),
        .Q(\RD_DATA_RET_reg[0]_0 [9]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[23]),
        .Q(\RD_DATA_RET_reg[0]_0 [8]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[24]),
        .Q(\RD_DATA_RET_reg[0]_0 [7]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[25]),
        .Q(\RD_DATA_RET_reg[0]_0 [6]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[26]),
        .Q(\RD_DATA_RET_reg[0]_0 [5]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[27]),
        .Q(\RD_DATA_RET_reg[0]_0 [4]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[28]),
        .Q(\RD_DATA_RET_reg[0]_0 [3]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[29]),
        .Q(\RD_DATA_RET_reg[0]_0 [2]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[2]),
        .Q(\RD_DATA_RET_reg[0]_0 [29]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[30]),
        .Q(\RD_DATA_RET_reg[0]_0 [1]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[31]),
        .Q(\RD_DATA_RET_reg[0]_0 [0]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[3]),
        .Q(\RD_DATA_RET_reg[0]_0 [28]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[4]),
        .Q(\RD_DATA_RET_reg[0]_0 [27]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[5]),
        .Q(\RD_DATA_RET_reg[0]_0 [26]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[6]),
        .Q(\RD_DATA_RET_reg[0]_0 [25]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[7]),
        .Q(\RD_DATA_RET_reg[0]_0 [24]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(\RD_DATA_RET_reg[0]_0 [23]),
        .R(ACK_RET_reg_0));
  FDRE \RD_DATA_RET_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RD_DATA__0[9]),
        .Q(\RD_DATA_RET_reg[0]_0 [22]),
        .R(ACK_RET_reg_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RD_DATA_i_1
       (.I0(IC_IPIC_COUNTER_I[0]),
        .I1(IC_IPIC_COUNTER_I[1]),
        .I2(ADDR_TX[1]),
        .I3(ADDR_TX[0]),
        .I4(Bus2IP_CS),
        .I5(\ADDR_RET_reg[4]_0 ),
        .O(ACK_CR));
  LUT4 #(
    .INIT(16'h0080)) 
    \RD_INDEX[0]_i_1 
       (.I0(\ADDR_RET_reg[7]_7 ),
        .I1(\IC_REG_WMR_I2_reg[0] ),
        .I2(s_axi_wdata[0]),
        .I3(\RD_INDEX_reg[5] ),
        .O(IC_IPSIG_WRITE_I_reg_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \RD_INDEX[0]_i_1__1 
       (.I0(\ADDR_RET_reg[9]_1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axi_wdata[0]),
        .I4(\IC_REG_WMR_I2_reg[0] ),
        .I5(\RD_INDEX_reg[6] ),
        .O(\ADDR_RET_reg[11]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \RD_INDEX[0]_i_3 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\ADDR_RET_reg[7]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \RD_INDEX[0]_i_4__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\IC_REG_WMR_I2_reg[0] ),
        .I3(s_axi_wdata[1]),
        .O(\ADDR_RET_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    RES_ACK_SIG_D1_i_1
       (.I0(RES_ACK_SIG_D1_i_2_n_0),
        .I1(Bus2IP_CS),
        .O(RES_ACK_SIG_D1_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAA8A8A888888888)) 
    RES_ACK_SIG_D1_i_2
       (.I0(\ADDR_RET_reg[0]_0 ),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(RES_ACK_SIG_D1_i_2_n_0));
  FDRE RES_ACK_SIG_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RES_ACK_SIG_D1_i_1_n_0),
        .Q(RES_ACK_SIG_D1),
        .R(ACK_RET_reg_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \RX_FIFO_AFR.IC_REG_AFR_I[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\ADDR_RET_reg[11]_2 ),
        .I5(\IC_REG_WMR_I2_reg[0] ),
        .O(\ADDR_RET_reg[8]_4 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \RX_FIFO_IERBUF.IC_REG_IER_I[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\ADDR_RET_reg[11]_2 ),
        .I5(\IC_REG_WMR_I2_reg[0] ),
        .O(\ADDR_RET_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \TCR_i[31]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\IC_REG_WMR_I2_reg[0] ),
        .I3(Q[5]),
        .I4(\ADDR_RET_reg[9]_0 ),
        .I5(Q[2]),
        .O(\ADDR_RET_reg[12]_5 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    TRR_REG_WRITE_PULSE_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\ADDR_RET_reg[11]_2 ),
        .I5(\IC_REG_WMR_I2_reg[0] ),
        .O(TRR_REG_WRITE_PULSE0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    TRR_REG_WRITE_PULSE_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\ADDR_RET_reg[11]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    host_req_i_1
       (.I0(CS_H00_out),
        .I1(CS_H_D1),
        .O(CS_H_INTERNAL));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    host_req_i_1__0
       (.I0(RES_ACK_SIG_D1_i_2_n_0),
        .I1(Bus2IP_CS),
        .I2(ADDR_TX[0]),
        .I3(CS_H_D1_4),
        .O(CS_H_INTERNAL_1));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    host_req_i_1__1
       (.I0(ADDR_TX[0]),
        .I1(ADDR_TX[1]),
        .I2(Bus2IP_CS),
        .I3(CS_H_D1_5),
        .O(CS_H_INTERNAL_2));
  LUT2 #(
    .INIT(4'h2)) 
    host_wr_req_i_1
       (.I0(CS_H0),
        .I1(CS_H_D1_3),
        .O(CS_H_INTERNAL_0));
  LUT3 #(
    .INIT(8'h0D)) 
    pr1_rd_req_i_1
       (.I0(CS_H00_out),
        .I1(CS_H_D1),
        .I2(pr1_rd_req_reg),
        .O(pr1_rd_req0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_axi_arready_INST_0
       (.I0(E_DATA_ACK),
        .I1(Bus2IP_RNW),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_wready_INST_0
       (.I0(E_DATA_ACK),
        .I1(Bus2IP_RNW),
        .O(s_axi_wready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue
   (dest_arst,
    \arststages_ff_reg[1] ,
    out,
    \SINGLE_BIT.s_level_out_d4_reg ,
    \SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d4_reg_1 ,
    E_RST_I_reg_0,
    \syncstages_ff_reg[3] ,
    BSP_IN_IFSPACE_OL,
    ID_MATCH_EN_FS_D1,
    can_phy_rx_0,
    \arststages_ff_reg[1]_0 ,
    addr_location_incr_count,
    \arststages_ff_reg[1]_1 ,
    addr_location_incr_count_0,
    \arststages_ff_reg[1]_2 ,
    sync_tl_rst_n_d2_reg_0,
    \arststages_ff_reg[1]_3 ,
    BTL_NTQ_I,
    S,
    E_RST_I_reg_1,
    ID_MATCH_EN_FS_D1_reg_0,
    ID_MATCH_EN_OL,
    E_RST_I_reg_2,
    E_RST_I_reg_3,
    SR,
    MSG_ON_CAN_BUS_AXI_reg,
    src_arst,
    can_clk,
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
    s_axi_aclk,
    BSP_IN_IFSPACE,
    BSP_IN_EOF,
    ID_MATCH_EN,
    MSG_ON_CAN_BUS,
    IC_REG_SRR_SRST,
    SYNC_RST_TL,
    G_RST_SRST_CEN_I0,
    dest_rst,
    can_phy_rx,
    RXE_FDF_I,
    RXE_RXMSG_INVAL_F1,
    TS_RX_WEN_F1,
    RXE_MSGVAL_EARLY_F1,
    RXE_RXMSG_INVAL_F0,
    TS_RX_WEN,
    RXE_MSGVAL_EARLY_F0,
    O,
    BTL_COUNTER_I17_carry_i_6,
    CO,
    RXF_FULL_AXI,
    RXMNF_SET,
    RXF_FULL_AXI_1,
    RXF_FULL_AXI_2,
    IC_REG_SRR_CEN_I,
    MSG_ON_CAN_BUS_AXI,
    MSG_ON_CAN_BUS_OL_D1);
  output dest_arst;
  output \arststages_ff_reg[1] ;
  output out;
  output \SINGLE_BIT.s_level_out_d4_reg ;
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  output \SINGLE_BIT.s_level_out_d4_reg_1 ;
  output E_RST_I_reg_0;
  output \syncstages_ff_reg[3] ;
  output BSP_IN_IFSPACE_OL;
  output ID_MATCH_EN_FS_D1;
  output can_phy_rx_0;
  output \arststages_ff_reg[1]_0 ;
  output [0:0]addr_location_incr_count;
  output \arststages_ff_reg[1]_1 ;
  output [0:0]addr_location_incr_count_0;
  output \arststages_ff_reg[1]_2 ;
  output sync_tl_rst_n_d2_reg_0;
  output [0:0]\arststages_ff_reg[1]_3 ;
  output [2:0]BTL_NTQ_I;
  output [0:0]S;
  output [0:0]E_RST_I_reg_1;
  output ID_MATCH_EN_FS_D1_reg_0;
  output ID_MATCH_EN_OL;
  output [0:0]E_RST_I_reg_2;
  output [0:0]E_RST_I_reg_3;
  output [0:0]SR;
  output MSG_ON_CAN_BUS_AXI_reg;
  input src_arst;
  input can_clk;
  input CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  input s_axi_aclk;
  input BSP_IN_IFSPACE;
  input BSP_IN_EOF;
  input ID_MATCH_EN;
  input MSG_ON_CAN_BUS;
  input IC_REG_SRR_SRST;
  input SYNC_RST_TL;
  input G_RST_SRST_CEN_I0;
  input dest_rst;
  input can_phy_rx;
  input RXE_FDF_I;
  input RXE_RXMSG_INVAL_F1;
  input TS_RX_WEN_F1;
  input RXE_MSGVAL_EARLY_F1;
  input RXE_RXMSG_INVAL_F0;
  input TS_RX_WEN;
  input RXE_MSGVAL_EARLY_F0;
  input [0:0]O;
  input [1:0]BTL_COUNTER_I17_carry_i_6;
  input [0:0]CO;
  input RXF_FULL_AXI;
  input RXMNF_SET;
  input RXF_FULL_AXI_1;
  input RXF_FULL_AXI_2;
  input IC_REG_SRR_CEN_I;
  input MSG_ON_CAN_BUS_AXI;
  input MSG_ON_CAN_BUS_OL_D1;

  wire BSP_IN_EOF;
  wire BSP_IN_IFSPACE;
  wire BSP_IN_IFSPACE_D1;
  wire BSP_IN_IFSPACE_OL;
  wire BSP_IN_IFSPACE_SYNCED;
  wire [1:0]BTL_COUNTER_I17_carry_i_6;
  wire [2:0]BTL_NTQ_I;
  wire CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  wire [0:0]CO;
  wire E_RST_I_reg_0;
  wire [0:0]E_RST_I_reg_1;
  wire [0:0]E_RST_I_reg_2;
  wire [0:0]E_RST_I_reg_3;
  wire E_RST_REG;
  wire G_RST_SRST_CEN;
  wire G_RST_SRST_CEN_I;
  wire G_RST_SRST_CEN_I0;
  wire IC_REG_SRR_CEN_I;
  wire IC_REG_SRR_SRST;
  wire ID_MATCH_EN;
  wire ID_MATCH_EN_FS_D1;
  wire ID_MATCH_EN_FS_D1_reg_0;
  wire ID_MATCH_EN_OL;
  wire MSG_ON_CAN_BUS;
  wire MSG_ON_CAN_BUS_AXI;
  wire MSG_ON_CAN_BUS_AXI_reg;
  wire MSG_ON_CAN_BUS_OL_D1;
  wire [0:0]O;
  wire RXE_FDF_I;
  wire RXE_MSGVAL_EARLY_F0;
  wire RXE_MSGVAL_EARLY_F1;
  wire RXE_RXMSG_INVAL_F0;
  wire RXE_RXMSG_INVAL_F1;
  wire RXF_FULL_AXI;
  wire RXF_FULL_AXI_1;
  wire RXF_FULL_AXI_2;
  wire RXMNF_SET;
  wire [0:0]S;
  wire \SINGLE_BIT.s_level_out_d4_reg ;
  wire \SINGLE_BIT.s_level_out_d4_reg_0 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_1 ;
  wire [0:0]SR;
  wire SYNC_RST_TL;
  wire TS_RX_WEN;
  wire TS_RX_WEN_F1;
  wire [0:0]addr_location_incr_count;
  wire [0:0]addr_location_incr_count_0;
  wire \arststages_ff_reg[1] ;
  wire \arststages_ff_reg[1]_0 ;
  wire \arststages_ff_reg[1]_1 ;
  wire \arststages_ff_reg[1]_2 ;
  wire [0:0]\arststages_ff_reg[1]_3 ;
  wire can_clk;
  wire can_phy_rx;
  wire can_phy_rx_0;
  wire dest_arst;
  wire dest_rst;
  wire out;
  wire s_axi_aclk;
  wire src_arst;
  wire src_arst0_n_0;
  wire sync_tl_rst_n_d1;
  wire sync_tl_rst_n_d2;
  wire sync_tl_rst_n_d2_reg_0;
  wire \syncstages_ff_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4 BSP_IN_EOF_2S_CDC_TO
       (.BSP_IN_EOF(BSP_IN_EOF),
        .\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 (E_RST_I_reg_0),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0 BSP_IN_IFSPACE_2S_CDC_TO
       (.BSP_IN_IFSPACE(BSP_IN_IFSPACE),
        .\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 (E_RST_I_reg_0),
        .out(BSP_IN_IFSPACE_SYNCED),
        .s_axi_aclk(s_axi_aclk));
  FDRE BSP_IN_IFSPACE_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BSP_IN_IFSPACE_SYNCED),
        .Q(BSP_IN_IFSPACE_D1),
        .R(E_RST_I_reg_0));
  FDRE BSP_IN_IFSPACE_D2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BSP_IN_IFSPACE_D1),
        .Q(BSP_IN_IFSPACE_OL),
        .R(E_RST_I_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    BTL_COUNTER_I17_carry_i_15
       (.I0(\arststages_ff_reg[1] ),
        .I1(CO),
        .O(S));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_16
       (.I0(\arststages_ff_reg[1] ),
        .I1(BTL_COUNTER_I17_carry_i_6[1]),
        .O(BTL_NTQ_I[1]));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_19
       (.I0(\arststages_ff_reg[1] ),
        .I1(BTL_COUNTER_I17_carry_i_6[0]),
        .O(BTL_NTQ_I[0]));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_8
       (.I0(\arststages_ff_reg[1] ),
        .I1(O),
        .O(BTL_NTQ_I[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1 CANCEL_CONFIRMED_2S_CDC_TO
       (.CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 (E_RST_I_reg_0),
        .out(out),
        .s_axi_aclk(s_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    CAN_PHY_RX_I_NEG_FLOP_X2_i_1
       (.I0(can_phy_rx),
        .I1(\arststages_ff_reg[1] ),
        .O(can_phy_rx_0));
  FDSE E_RST_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(E_RST_REG),
        .Q(E_RST_I_reg_0),
        .S(\syncstages_ff_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    E_RST_REG_i_1
       (.I0(dest_rst),
        .O(\syncstages_ff_reg[3] ));
  FDSE E_RST_REG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_SRR_SRST),
        .Q(E_RST_REG),
        .S(\syncstages_ff_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FILL_LEVEL[4]_i_1 
       (.I0(E_RST_I_reg_0),
        .I1(RXF_FULL_AXI),
        .O(E_RST_I_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FILL_LEVEL[5]_i_1 
       (.I0(E_RST_I_reg_0),
        .I1(RXF_FULL_AXI_1),
        .O(E_RST_I_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FILL_LEVEL[5]_i_1__0 
       (.I0(E_RST_I_reg_0),
        .I1(RXF_FULL_AXI_2),
        .O(E_RST_I_reg_3));
  FDSE G_RST_SRST_CEN_I_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(G_RST_SRST_CEN_I0),
        .Q(G_RST_SRST_CEN_I),
        .S(\syncstages_ff_reg[3] ));
  FDSE G_RST_SRST_CEN_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(G_RST_SRST_CEN_I),
        .Q(G_RST_SRST_CEN),
        .S(\syncstages_ff_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IC_REG_ECR_I[0]_i_1 
       (.I0(E_RST_I_reg_0),
        .I1(IC_REG_SRR_CEN_I),
        .O(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2 ID_MATCH_EN_2S_CDC_TO
       (.ID_MATCH_EN(ID_MATCH_EN),
        .ID_MATCH_EN_FS_D1(ID_MATCH_EN_FS_D1),
        .ID_MATCH_EN_FS_D1_reg(ID_MATCH_EN_FS_D1_reg_0),
        .ID_MATCH_EN_OL(ID_MATCH_EN_OL),
        .RXMNF_SET(RXMNF_SET),
        .\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 (E_RST_I_reg_0),
        .out(\SINGLE_BIT.s_level_out_d4_reg_0 ),
        .s_axi_aclk(s_axi_aclk));
  FDRE ID_MATCH_EN_FS_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d4_reg_0 ),
        .Q(ID_MATCH_EN_FS_D1),
        .R(E_RST_I_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3 MSG_ON_CAN_BUS_2S_CDC_TO
       (.MSG_ON_CAN_BUS(MSG_ON_CAN_BUS),
        .MSG_ON_CAN_BUS_AXI(MSG_ON_CAN_BUS_AXI),
        .MSG_ON_CAN_BUS_AXI_reg(MSG_ON_CAN_BUS_AXI_reg),
        .MSG_ON_CAN_BUS_OL_D1(MSG_ON_CAN_BUS_OL_D1),
        .\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 (E_RST_I_reg_0),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_1 ),
        .out(out),
        .s_axi_aclk(s_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RXE_ESI_I_i_3
       (.I0(\arststages_ff_reg[1] ),
        .I1(RXE_FDF_I),
        .O(\arststages_ff_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    RXF_FULL_AT_MSG_BOUNDARY_i_2
       (.I0(dest_arst),
        .I1(sync_tl_rst_n_d1),
        .I2(sync_tl_rst_n_d2),
        .I3(RXE_RXMSG_INVAL_F1),
        .O(\arststages_ff_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    RXF_FULL_AT_MSG_BOUNDARY_i_2__0
       (.I0(dest_arst),
        .I1(sync_tl_rst_n_d1),
        .I2(sync_tl_rst_n_d2),
        .I3(RXE_RXMSG_INVAL_F0),
        .O(\arststages_ff_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_location_incr_count[0]_i_4 
       (.I0(sync_tl_rst_n_d2),
        .I1(sync_tl_rst_n_d1),
        .I2(dest_arst),
        .O(sync_tl_rst_n_d2_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF5D)) 
    \addr_location_incr_count[4]_i_1 
       (.I0(dest_arst),
        .I1(sync_tl_rst_n_d1),
        .I2(sync_tl_rst_n_d2),
        .I3(RXE_RXMSG_INVAL_F1),
        .I4(TS_RX_WEN_F1),
        .I5(RXE_MSGVAL_EARLY_F1),
        .O(addr_location_incr_count));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF5D)) 
    \addr_location_incr_count[4]_i_1__0 
       (.I0(dest_arst),
        .I1(sync_tl_rst_n_d1),
        .I2(sync_tl_rst_n_d2),
        .I3(RXE_RXMSG_INVAL_F0),
        .I4(TS_RX_WEN),
        .I5(RXE_MSGVAL_EARLY_F0),
        .O(addr_location_incr_count_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \locked_id_loc_sig_fs2_d1[0]_i_1 
       (.I0(dest_arst),
        .O(\arststages_ff_reg[1]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    src_arst0
       (.I0(G_RST_SRST_CEN),
        .O(src_arst0_n_0));
  FDRE sync_tl_rst_n_d1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sync_tl_rst_n_d1),
        .R(SYNC_RST_TL));
  FDRE sync_tl_rst_n_d2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(sync_tl_rst_n_d1),
        .Q(sync_tl_rst_n_d2),
        .R(SYNC_RST_TL));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__1 xpm_cdc_async_rst_inst_1
       (.dest_arst(dest_arst),
        .dest_clk(can_clk),
        .src_arst(src_arst));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst xpm_cdc_async_rst_inst_2
       (.dest_arst(\arststages_ff_reg[1] ),
        .dest_clk(can_clk),
        .src_arst(src_arst0_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm
   (MATCH_RUNNING_SIG_reg_0,
    ID_MATCH_EN_D2_reg_0,
    RXMNF_SET,
    ack_s_gate_toggle_reg_0,
    MATCH_RESULT_SIG_reg_0,
    \RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ,
    \FSM_sequential_imm_cs_reg[1]_0 ,
    Q,
    \FSM_sequential_imm_cs_reg[0]_0 ,
    \FSM_sequential_imm_cs_reg[0]_1 ,
    \FSM_sequential_imm_cs_reg[1]_1 ,
    \FSM_sequential_imm_cs_reg[1]_2 ,
    \FSM_sequential_imm_cs_reg[1]_3 ,
    \RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ,
    \RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ,
    \FSM_sequential_imm_cs_reg[1]_4 ,
    \FSM_sequential_imm_cs_reg[0]_2 ,
    \FSM_sequential_imm_cs_reg[1]_5 ,
    \FSM_sequential_imm_cs_reg[1]_6 ,
    addrb,
    ACF_VAL_I,
    D,
    \num_reg_reg[4]_0 ,
    \RUNNING_FIFO_ID_LOC_reg_reg[7]_1 ,
    \MATCHED_FILTER_INDEX_reg[4]_0 ,
    out,
    \MATCHED_FILTER_INDEX_reg[0]_0 ,
    s_axi_aclk,
    ID_MATCH_EN_OL,
    ack_s_gate_toggle_reg_1,
    MATCH_RESULT_SIG_reg_1,
    MATCH_RUNNING_SIG_reg_1,
    num5_carry__0_0,
    \MATCHED_FILTER_INDEX_reg[0]_1 ,
    \FSM_sequential_imm_cs_reg[1]_7 ,
    \FSM_sequential_imm_cs_reg[0]_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \FILTER_ID_DATA_reg[0]_0 );
  output MATCH_RUNNING_SIG_reg_0;
  output ID_MATCH_EN_D2_reg_0;
  output RXMNF_SET;
  output ack_s_gate_toggle_reg_0;
  output MATCH_RESULT_SIG_reg_0;
  output \RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ;
  output \FSM_sequential_imm_cs_reg[1]_0 ;
  output [4:0]Q;
  output \FSM_sequential_imm_cs_reg[0]_0 ;
  output \FSM_sequential_imm_cs_reg[0]_1 ;
  output \FSM_sequential_imm_cs_reg[1]_1 ;
  output \FSM_sequential_imm_cs_reg[1]_2 ;
  output \FSM_sequential_imm_cs_reg[1]_3 ;
  output \RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ;
  output \RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ;
  output \FSM_sequential_imm_cs_reg[1]_4 ;
  output \FSM_sequential_imm_cs_reg[0]_2 ;
  output \FSM_sequential_imm_cs_reg[1]_5 ;
  output \FSM_sequential_imm_cs_reg[1]_6 ;
  output [1:0]addrb;
  output ACF_VAL_I;
  output [0:0]D;
  output [4:0]\num_reg_reg[4]_0 ;
  output \RUNNING_FIFO_ID_LOC_reg_reg[7]_1 ;
  output [4:0]\MATCHED_FILTER_INDEX_reg[4]_0 ;
  input out;
  input \MATCHED_FILTER_INDEX_reg[0]_0 ;
  input s_axi_aclk;
  input ID_MATCH_EN_OL;
  input ack_s_gate_toggle_reg_1;
  input MATCH_RESULT_SIG_reg_1;
  input MATCH_RUNNING_SIG_reg_1;
  input [31:0]num5_carry__0_0;
  input \MATCHED_FILTER_INDEX_reg[0]_1 ;
  input \FSM_sequential_imm_cs_reg[1]_7 ;
  input \FSM_sequential_imm_cs_reg[0]_3 ;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input [31:0]\FILTER_ID_DATA_reg[0]_0 ;

  wire ACF_CMP_HIGH;
  wire ACF_CMP_LOW;
  wire ACF_MASK_I0;
  wire \ACF_MASK_I_reg_n_0_[13] ;
  wire \ACF_MASK_I_reg_n_0_[14] ;
  wire \ACF_MASK_I_reg_n_0_[15] ;
  wire \ACF_MASK_I_reg_n_0_[16] ;
  wire \ACF_MASK_I_reg_n_0_[17] ;
  wire \ACF_MASK_I_reg_n_0_[18] ;
  wire \ACF_MASK_I_reg_n_0_[19] ;
  wire \ACF_MASK_I_reg_n_0_[20] ;
  wire \ACF_MASK_I_reg_n_0_[21] ;
  wire \ACF_MASK_I_reg_n_0_[22] ;
  wire \ACF_MASK_I_reg_n_0_[23] ;
  wire \ACF_MASK_I_reg_n_0_[24] ;
  wire \ACF_MASK_I_reg_n_0_[25] ;
  wire \ACF_MASK_I_reg_n_0_[26] ;
  wire \ACF_MASK_I_reg_n_0_[27] ;
  wire \ACF_MASK_I_reg_n_0_[28] ;
  wire \ACF_MASK_I_reg_n_0_[29] ;
  wire \ACF_MASK_I_reg_n_0_[30] ;
  wire \ACF_MASK_I_reg_n_0_[31] ;
  wire ACF_VAL_I;
  wire [3:11]ADDR_S_SIG_IMM;
  wire BSP_IN_EOF_D1;
  wire [0:0]D;
  wire [31:0]\FILTER_ID_DATA_reg[0]_0 ;
  wire \FILTER_ID_DATA_reg_n_0_[0] ;
  wire \FILTER_ID_DATA_reg_n_0_[10] ;
  wire \FILTER_ID_DATA_reg_n_0_[11] ;
  wire \FILTER_ID_DATA_reg_n_0_[13] ;
  wire \FILTER_ID_DATA_reg_n_0_[14] ;
  wire \FILTER_ID_DATA_reg_n_0_[15] ;
  wire \FILTER_ID_DATA_reg_n_0_[16] ;
  wire \FILTER_ID_DATA_reg_n_0_[17] ;
  wire \FILTER_ID_DATA_reg_n_0_[18] ;
  wire \FILTER_ID_DATA_reg_n_0_[19] ;
  wire \FILTER_ID_DATA_reg_n_0_[1] ;
  wire \FILTER_ID_DATA_reg_n_0_[20] ;
  wire \FILTER_ID_DATA_reg_n_0_[21] ;
  wire \FILTER_ID_DATA_reg_n_0_[22] ;
  wire \FILTER_ID_DATA_reg_n_0_[23] ;
  wire \FILTER_ID_DATA_reg_n_0_[24] ;
  wire \FILTER_ID_DATA_reg_n_0_[25] ;
  wire \FILTER_ID_DATA_reg_n_0_[26] ;
  wire \FILTER_ID_DATA_reg_n_0_[27] ;
  wire \FILTER_ID_DATA_reg_n_0_[28] ;
  wire \FILTER_ID_DATA_reg_n_0_[29] ;
  wire \FILTER_ID_DATA_reg_n_0_[2] ;
  wire \FILTER_ID_DATA_reg_n_0_[30] ;
  wire \FILTER_ID_DATA_reg_n_0_[31] ;
  wire \FILTER_ID_DATA_reg_n_0_[3] ;
  wire \FILTER_ID_DATA_reg_n_0_[4] ;
  wire \FILTER_ID_DATA_reg_n_0_[5] ;
  wire \FILTER_ID_DATA_reg_n_0_[6] ;
  wire \FILTER_ID_DATA_reg_n_0_[7] ;
  wire \FILTER_ID_DATA_reg_n_0_[8] ;
  wire \FILTER_ID_DATA_reg_n_0_[9] ;
  wire \FSM_sequential_imm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_imm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_imm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_imm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_imm_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_imm_cs[1]_i_4_n_0 ;
  wire \FSM_sequential_imm_cs_reg[0]_0 ;
  wire \FSM_sequential_imm_cs_reg[0]_1 ;
  wire \FSM_sequential_imm_cs_reg[0]_2 ;
  wire \FSM_sequential_imm_cs_reg[0]_3 ;
  wire \FSM_sequential_imm_cs_reg[1]_0 ;
  wire \FSM_sequential_imm_cs_reg[1]_1 ;
  wire \FSM_sequential_imm_cs_reg[1]_2 ;
  wire \FSM_sequential_imm_cs_reg[1]_3 ;
  wire \FSM_sequential_imm_cs_reg[1]_4 ;
  wire \FSM_sequential_imm_cs_reg[1]_5 ;
  wire \FSM_sequential_imm_cs_reg[1]_6 ;
  wire \FSM_sequential_imm_cs_reg[1]_7 ;
  wire ID_MATCH_EN_D1;
  wire ID_MATCH_EN_D2_reg_0;
  wire ID_MATCH_EN_OL;
  wire LAST_ENTRY_FLAG_i_1_n_0;
  wire LAST_ENTRY_FLAG_i_2_n_0;
  wire LAST_ENTRY_FLAG_reg_n_0;
  wire \MATCHED_FILTER_INDEX_reg[0]_0 ;
  wire \MATCHED_FILTER_INDEX_reg[0]_1 ;
  wire [4:0]\MATCHED_FILTER_INDEX_reg[4]_0 ;
  wire MATCH_RESULT_SIG_reg_0;
  wire MATCH_RESULT_SIG_reg_1;
  wire MATCH_RUNNING_SIG_reg_0;
  wire MATCH_RUNNING_SIG_reg_1;
  wire [4:0]Q;
  wire [0:9]RUNNING_FIFO_ID_LOC_reg;
  wire \RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[1]_i_4_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[2]_i_3_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[7]_1 ;
  wire RXMNF_SET;
  wire ack_s_gate_toggle_reg_0;
  wire ack_s_gate_toggle_reg_1;
  wire [1:0]addrb;
  wire count;
  wire count_reg;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire match_not_finished_pulse0__0;
  wire num;
  wire [31:0]num5_carry__0_0;
  wire num5_carry__0_i_1_n_0;
  wire num5_carry_i_1_n_0;
  wire num5_carry_i_2_n_0;
  wire num5_carry_i_3_n_0;
  wire num5_carry_i_4_n_0;
  wire num5_carry_i_5_n_0;
  wire num5_carry_i_6_n_0;
  wire num5_carry_i_7_n_0;
  wire num5_carry_i_8_n_0;
  wire num5_carry_n_0;
  wire num5_carry_n_1;
  wire num5_carry_n_2;
  wire num5_carry_n_3;
  wire \num5_inferred__0/i__carry__0_n_2 ;
  wire \num5_inferred__0/i__carry__0_n_3 ;
  wire \num5_inferred__0/i__carry_n_0 ;
  wire \num5_inferred__0/i__carry_n_1 ;
  wire \num5_inferred__0/i__carry_n_2 ;
  wire \num5_inferred__0/i__carry_n_3 ;
  wire \num_reg[0]_i_1_n_0 ;
  wire \num_reg[1]_i_1_n_0 ;
  wire \num_reg[2]_i_1_n_0 ;
  wire \num_reg[3]_i_1_n_0 ;
  wire \num_reg[4]_i_2_n_0 ;
  wire \num_reg[4]_i_3_n_0 ;
  wire \num_reg[4]_i_4__0_n_0 ;
  wire \num_reg[4]_i_5_n_0 ;
  wire [4:0]\num_reg_reg[4]_0 ;
  wire out;
  wire [12:0]p_1_in;
  wire p_1_in9_in;
  wire pair_rd_valid;
  wire pair_rd_valid_d1;
  wire s_axi_aclk;
  wire u_txxpm_2_i_13_n_0;
  wire u_txxpm_2_i_14_n_0;
  wire u_txxpm_2_i_18_n_0;
  wire u_txxpm_2_i_19_n_0;
  wire [3:0]NLW_num5_carry_O_UNCONNECTED;
  wire [3:1]NLW_num5_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_num5_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_num5_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_num5_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_num5_inferred__0/i__carry__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00004000)) 
    \ACF_MASK_I[0]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(ack_s_gate_toggle_reg_0),
        .I3(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .I4(count_reg),
        .O(ACF_MASK_I0));
  FDRE \ACF_MASK_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [31]),
        .Q(p_1_in[12]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[10] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [21]),
        .Q(p_1_in[2]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[11] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [20]),
        .Q(p_1_in[1]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[12] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [19]),
        .Q(p_1_in[0]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[13] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [18]),
        .Q(\ACF_MASK_I_reg_n_0_[13] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[14] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [17]),
        .Q(\ACF_MASK_I_reg_n_0_[14] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[15] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [16]),
        .Q(\ACF_MASK_I_reg_n_0_[15] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[16] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [15]),
        .Q(\ACF_MASK_I_reg_n_0_[16] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[17] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [14]),
        .Q(\ACF_MASK_I_reg_n_0_[17] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[18] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [13]),
        .Q(\ACF_MASK_I_reg_n_0_[18] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[19] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [12]),
        .Q(\ACF_MASK_I_reg_n_0_[19] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [30]),
        .Q(p_1_in[11]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[20] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [11]),
        .Q(\ACF_MASK_I_reg_n_0_[20] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[21] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [10]),
        .Q(\ACF_MASK_I_reg_n_0_[21] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[22] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [9]),
        .Q(\ACF_MASK_I_reg_n_0_[22] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[23] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [8]),
        .Q(\ACF_MASK_I_reg_n_0_[23] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[24] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [7]),
        .Q(\ACF_MASK_I_reg_n_0_[24] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[25] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [6]),
        .Q(\ACF_MASK_I_reg_n_0_[25] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[26] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [5]),
        .Q(\ACF_MASK_I_reg_n_0_[26] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[27] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [4]),
        .Q(\ACF_MASK_I_reg_n_0_[27] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[28] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [3]),
        .Q(\ACF_MASK_I_reg_n_0_[28] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[29] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [2]),
        .Q(\ACF_MASK_I_reg_n_0_[29] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [29]),
        .Q(p_1_in[10]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[30] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [1]),
        .Q(\ACF_MASK_I_reg_n_0_[30] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[31] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [0]),
        .Q(\ACF_MASK_I_reg_n_0_[31] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [28]),
        .Q(p_1_in[9]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [27]),
        .Q(p_1_in[8]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [26]),
        .Q(p_1_in[7]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [25]),
        .Q(p_1_in[6]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [24]),
        .Q(p_1_in[5]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[8] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [23]),
        .Q(p_1_in[4]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \ACF_MASK_I_reg[9] 
       (.C(s_axi_aclk),
        .CE(ACF_MASK_I0),
        .D(\FILTER_ID_DATA_reg[0]_0 [22]),
        .Q(p_1_in[3]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE BSP_IN_EOF_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(BSP_IN_EOF_D1),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \FILTER_ID_DATA[0]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(count_reg),
        .I3(ack_s_gate_toggle_reg_0),
        .I4(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .O(pair_rd_valid));
  FDRE \FILTER_ID_DATA_reg[0] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [31]),
        .Q(\FILTER_ID_DATA_reg_n_0_[0] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[10] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [21]),
        .Q(\FILTER_ID_DATA_reg_n_0_[10] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[11] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [20]),
        .Q(\FILTER_ID_DATA_reg_n_0_[11] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[12] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [19]),
        .Q(p_1_in9_in),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[13] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [18]),
        .Q(\FILTER_ID_DATA_reg_n_0_[13] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[14] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [17]),
        .Q(\FILTER_ID_DATA_reg_n_0_[14] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[15] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [16]),
        .Q(\FILTER_ID_DATA_reg_n_0_[15] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[16] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [15]),
        .Q(\FILTER_ID_DATA_reg_n_0_[16] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[17] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [14]),
        .Q(\FILTER_ID_DATA_reg_n_0_[17] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[18] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [13]),
        .Q(\FILTER_ID_DATA_reg_n_0_[18] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[19] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [12]),
        .Q(\FILTER_ID_DATA_reg_n_0_[19] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[1] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [30]),
        .Q(\FILTER_ID_DATA_reg_n_0_[1] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[20] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [11]),
        .Q(\FILTER_ID_DATA_reg_n_0_[20] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[21] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [10]),
        .Q(\FILTER_ID_DATA_reg_n_0_[21] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[22] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [9]),
        .Q(\FILTER_ID_DATA_reg_n_0_[22] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[23] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [8]),
        .Q(\FILTER_ID_DATA_reg_n_0_[23] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[24] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [7]),
        .Q(\FILTER_ID_DATA_reg_n_0_[24] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[25] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [6]),
        .Q(\FILTER_ID_DATA_reg_n_0_[25] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[26] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [5]),
        .Q(\FILTER_ID_DATA_reg_n_0_[26] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[27] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [4]),
        .Q(\FILTER_ID_DATA_reg_n_0_[27] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[28] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [3]),
        .Q(\FILTER_ID_DATA_reg_n_0_[28] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[29] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [2]),
        .Q(\FILTER_ID_DATA_reg_n_0_[29] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[2] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [29]),
        .Q(\FILTER_ID_DATA_reg_n_0_[2] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[30] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [1]),
        .Q(\FILTER_ID_DATA_reg_n_0_[30] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[31] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [0]),
        .Q(\FILTER_ID_DATA_reg_n_0_[31] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[3] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [28]),
        .Q(\FILTER_ID_DATA_reg_n_0_[3] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[4] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [27]),
        .Q(\FILTER_ID_DATA_reg_n_0_[4] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[5] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [26]),
        .Q(\FILTER_ID_DATA_reg_n_0_[5] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[6] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [25]),
        .Q(\FILTER_ID_DATA_reg_n_0_[6] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[7] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [24]),
        .Q(\FILTER_ID_DATA_reg_n_0_[7] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[8] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [23]),
        .Q(\FILTER_ID_DATA_reg_n_0_[8] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \FILTER_ID_DATA_reg[9] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\FILTER_ID_DATA_reg[0]_0 [22]),
        .Q(\FILTER_ID_DATA_reg_n_0_[9] ),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEFEEEEE)) 
    \FSM_sequential_imm_cs[0]_i_1 
       (.I0(\FSM_sequential_imm_cs[0]_i_2_n_0 ),
        .I1(pair_rd_valid),
        .I2(\FSM_sequential_imm_cs_reg[0]_3 ),
        .I3(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I5(\FSM_sequential_imm_cs_reg[1]_7 ),
        .O(\FSM_sequential_imm_cs[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \FSM_sequential_imm_cs[0]_i_2 
       (.I0(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .I1(ID_MATCH_EN_D2_reg_0),
        .I2(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I3(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\FSM_sequential_imm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF44FF04)) 
    \FSM_sequential_imm_cs[1]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I2(\FSM_sequential_imm_cs[1]_i_2_n_0 ),
        .I3(\FSM_sequential_imm_cs[1]_i_3_n_0 ),
        .I4(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .I5(\FSM_sequential_imm_cs_reg[1]_7 ),
        .O(\FSM_sequential_imm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_sequential_imm_cs[1]_i_2 
       (.I0(\FSM_sequential_imm_cs_reg[0]_3 ),
        .I1(\num_reg_reg[4]_0 [2]),
        .I2(\num_reg_reg[4]_0 [1]),
        .I3(\num_reg_reg[4]_0 [0]),
        .I4(\num_reg_reg[4]_0 [3]),
        .I5(\num_reg_reg[4]_0 [4]),
        .O(\FSM_sequential_imm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    \FSM_sequential_imm_cs[1]_i_3 
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(LAST_ENTRY_FLAG_reg_n_0),
        .I3(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .I4(ack_s_gate_toggle_reg_0),
        .I5(count_reg),
        .O(\FSM_sequential_imm_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAEAEAEA)) 
    \FSM_sequential_imm_cs[1]_i_4 
       (.I0(MATCH_RESULT_SIG_reg_0),
        .I1(ACF_CMP_LOW),
        .I2(pair_rd_valid_d1),
        .I3(ACF_CMP_HIGH),
        .I4(p_1_in[0]),
        .I5(p_1_in9_in),
        .O(\FSM_sequential_imm_cs[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11" *) 
  FDRE \FSM_sequential_imm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_imm_cs[0]_i_1_n_0 ),
        .Q(\FSM_sequential_imm_cs_reg[0]_1 ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11" *) 
  FDRE \FSM_sequential_imm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_imm_cs[1]_i_1_n_0 ),
        .Q(\FSM_sequential_imm_cs_reg[1]_1 ),
        .R(1'b0));
  FDRE ID_MATCH_EN_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ID_MATCH_EN_OL),
        .Q(ID_MATCH_EN_D1),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE ID_MATCH_EN_D2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ID_MATCH_EN_D1),
        .Q(ID_MATCH_EN_D2_reg_0),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h50545000)) 
    LAST_ENTRY_FLAG_i_1
       (.I0(\MATCHED_FILTER_INDEX_reg[0]_0 ),
        .I1(LAST_ENTRY_FLAG_i_2_n_0),
        .I2(LAST_ENTRY_FLAG_reg_n_0),
        .I3(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(LAST_ENTRY_FLAG_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    LAST_ENTRY_FLAG_i_2
       (.I0(\num_reg_reg[4]_0 [4]),
        .I1(\num_reg_reg[4]_0 [3]),
        .I2(\num_reg_reg[4]_0 [0]),
        .I3(\num_reg_reg[4]_0 [1]),
        .I4(\num_reg_reg[4]_0 [2]),
        .O(LAST_ENTRY_FLAG_i_2_n_0));
  FDRE LAST_ENTRY_FLAG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(LAST_ENTRY_FLAG_i_1_n_0),
        .Q(LAST_ENTRY_FLAG_reg_n_0),
        .R(1'b0));
  FDRE \MATCHED_FILTER_INDEX_reg[0] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\num_reg_reg[4]_0 [0]),
        .Q(\MATCHED_FILTER_INDEX_reg[4]_0 [0]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \MATCHED_FILTER_INDEX_reg[1] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\num_reg_reg[4]_0 [1]),
        .Q(\MATCHED_FILTER_INDEX_reg[4]_0 [1]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \MATCHED_FILTER_INDEX_reg[2] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\num_reg_reg[4]_0 [2]),
        .Q(\MATCHED_FILTER_INDEX_reg[4]_0 [2]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \MATCHED_FILTER_INDEX_reg[3] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\num_reg_reg[4]_0 [3]),
        .Q(\MATCHED_FILTER_INDEX_reg[4]_0 [3]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \MATCHED_FILTER_INDEX_reg[4] 
       (.C(s_axi_aclk),
        .CE(pair_rd_valid),
        .D(\num_reg_reg[4]_0 [4]),
        .Q(\MATCHED_FILTER_INDEX_reg[4]_0 [4]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hF7000000)) 
    MATCH_RESULT_SIG_i_2
       (.I0(p_1_in9_in),
        .I1(p_1_in[0]),
        .I2(ACF_CMP_HIGH),
        .I3(pair_rd_valid_d1),
        .I4(ACF_CMP_LOW),
        .O(ACF_VAL_I));
  FDRE MATCH_RESULT_SIG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(MATCH_RESULT_SIG_reg_1),
        .Q(MATCH_RESULT_SIG_reg_0),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE MATCH_RUNNING_SIG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(MATCH_RUNNING_SIG_reg_1),
        .Q(MATCH_RUNNING_SIG_reg_0),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF70CFFFFF700)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_1 
       (.I0(\RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0 ),
        .I3(RUNNING_FIFO_ID_LOC_reg[0]),
        .I4(\RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0 ),
        .I5(\RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0 ),
        .O(ADDR_S_SIG_IMM[3]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_2 
       (.I0(\RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0 ),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0 ),
        .I2(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I3(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_3 
       (.I0(RUNNING_FIFO_ID_LOC_reg[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_4 
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(ID_MATCH_EN_D2_reg_0),
        .O(\RUNNING_FIFO_ID_LOC_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_5 
       (.I0(\RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0 ),
        .I1(RUNNING_FIFO_ID_LOC_reg[6]),
        .I2(Q[0]),
        .I3(RUNNING_FIFO_ID_LOC_reg[7]),
        .I4(\RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0 ),
        .I5(\FSM_sequential_imm_cs_reg[1]_1 ),
        .O(\RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_6 
       (.I0(\FSM_sequential_imm_cs[1]_i_2_n_0 ),
        .I1(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .I2(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I3(RUNNING_FIFO_ID_LOC_reg[6]),
        .I4(Q[0]),
        .I5(RUNNING_FIFO_ID_LOC_reg[7]),
        .O(\RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF5FFFFFFFFFFF)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_7 
       (.I0(\RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0 ),
        .I1(LAST_ENTRY_FLAG_reg_n_0),
        .I2(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .I3(ack_s_gate_toggle_reg_0),
        .I4(count_reg),
        .I5(RUNNING_FIFO_ID_LOC_reg[9]),
        .O(\RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h2000A000)) 
    \RUNNING_FIFO_ID_LOC_reg[0]_i_8 
       (.I0(RUNNING_FIFO_ID_LOC_reg[9]),
        .I1(count_reg),
        .I2(ack_s_gate_toggle_reg_0),
        .I3(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .I4(LAST_ENTRY_FLAG_reg_n_0),
        .O(\RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h53D3D35350D0D050)) 
    \RUNNING_FIFO_ID_LOC_reg[1]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[1]_4 ),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I5(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ),
        .O(ADDR_S_SIG_IMM[4]));
  LUT5 #(
    .INIT(32'h55415141)) 
    \RUNNING_FIFO_ID_LOC_reg[1]_i_2 
       (.I0(\RUNNING_FIFO_ID_LOC_reg[1]_i_4_n_0 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I3(\RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0 ),
        .I4(\RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0 ),
        .O(\FSM_sequential_imm_cs_reg[1]_4 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \RUNNING_FIFO_ID_LOC_reg[1]_i_3 
       (.I0(RUNNING_FIFO_ID_LOC_reg[6]),
        .I1(Q[0]),
        .I2(RUNNING_FIFO_ID_LOC_reg[7]),
        .I3(\FSM_sequential_imm_cs_reg[1]_0 ),
        .O(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ));
  LUT5 #(
    .INIT(32'h55441504)) 
    \RUNNING_FIFO_ID_LOC_reg[1]_i_4 
       (.I0(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I2(\FSM_sequential_imm_cs[1]_i_2_n_0 ),
        .I3(ID_MATCH_EN_D2_reg_0),
        .I4(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .O(\RUNNING_FIFO_ID_LOC_reg[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \RUNNING_FIFO_ID_LOC_reg[1]_i_5 
       (.I0(RUNNING_FIFO_ID_LOC_reg[7]),
        .I1(Q[0]),
        .I2(RUNNING_FIFO_ID_LOC_reg[6]),
        .O(\RUNNING_FIFO_ID_LOC_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5FC0FFFF5FC05FC0)) 
    \RUNNING_FIFO_ID_LOC_reg[2]_i_1 
       (.I0(\RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0 ),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_5_n_0 ),
        .I2(\RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0 ),
        .I3(RUNNING_FIFO_ID_LOC_reg[2]),
        .I4(\RUNNING_FIFO_ID_LOC_reg[2]_i_3_n_0 ),
        .I5(\num_reg[4]_i_5_n_0 ),
        .O(ADDR_S_SIG_IMM[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \RUNNING_FIFO_ID_LOC_reg[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \RUNNING_FIFO_ID_LOC_reg[2]_i_3 
       (.I0(ID_MATCH_EN_D2_reg_0),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .O(\RUNNING_FIFO_ID_LOC_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55C07FC055007F00)) 
    \RUNNING_FIFO_ID_LOC_reg[3]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[1]_4 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\num_reg[4]_i_5_n_0 ),
        .I5(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ),
        .O(ADDR_S_SIG_IMM[6]));
  LUT6 #(
    .INIT(64'h5C7C7C5C50707050)) 
    \RUNNING_FIFO_ID_LOC_reg[4]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[1]_4 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I5(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ),
        .O(ADDR_S_SIG_IMM[7]));
  LUT3 #(
    .INIT(8'h3A)) 
    \RUNNING_FIFO_ID_LOC_reg[5]_i_1 
       (.I0(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_4 ),
        .I2(Q[1]),
        .O(ADDR_S_SIG_IMM[8]));
  LUT6 #(
    .INIT(64'hCDDDCDDD0000F000)) 
    \RUNNING_FIFO_ID_LOC_reg[6]_i_1 
       (.I0(\num_reg[4]_i_5_n_0 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_2 ),
        .I2(RUNNING_FIFO_ID_LOC_reg[7]),
        .I3(Q[0]),
        .I4(\FSM_sequential_imm_cs_reg[1]_0 ),
        .I5(RUNNING_FIFO_ID_LOC_reg[6]),
        .O(ADDR_S_SIG_IMM[9]));
  LUT6 #(
    .INIT(64'h5544150477663726)) 
    \RUNNING_FIFO_ID_LOC_reg[6]_i_2 
       (.I0(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I2(\FSM_sequential_imm_cs[1]_i_2_n_0 ),
        .I3(ID_MATCH_EN_D2_reg_0),
        .I4(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .I5(\RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0 ),
        .O(\FSM_sequential_imm_cs_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hFFDD0FFF)) 
    \RUNNING_FIFO_ID_LOC_reg[6]_i_3 
       (.I0(\FSM_sequential_imm_cs[1]_i_2_n_0 ),
        .I1(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .I2(\RUNNING_FIFO_ID_LOC_reg[0]_i_8_n_0 ),
        .I3(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\FSM_sequential_imm_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hC5C5C5C5C0F0F0C0)) 
    \RUNNING_FIFO_ID_LOC_reg[7]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[1]_0 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_2 ),
        .I2(RUNNING_FIFO_ID_LOC_reg[7]),
        .I3(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I5(Q[0]),
        .O(ADDR_S_SIG_IMM[10]));
  LUT3 #(
    .INIT(8'hA3)) 
    \RUNNING_FIFO_ID_LOC_reg[8]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[1]_2 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_0 ),
        .I2(Q[0]),
        .O(ADDR_S_SIG_IMM[11]));
  LUT5 #(
    .INIT(32'h00CCC388)) 
    \RUNNING_FIFO_ID_LOC_reg[9]_i_1 
       (.I0(ID_MATCH_EN_D2_reg_0),
        .I1(RUNNING_FIFO_ID_LOC_reg[9]),
        .I2(\RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0 ),
        .I3(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(D));
  LUT4 #(
    .INIT(16'hBF3F)) 
    \RUNNING_FIFO_ID_LOC_reg[9]_i_2 
       (.I0(LAST_ENTRY_FLAG_reg_n_0),
        .I1(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .I2(ack_s_gate_toggle_reg_0),
        .I3(count_reg),
        .O(\RUNNING_FIFO_ID_LOC_reg[9]_i_2_n_0 ));
  FDSE \RUNNING_FIFO_ID_LOC_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[3]),
        .Q(RUNNING_FIFO_ID_LOC_reg[0]),
        .S(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[4]),
        .Q(Q[4]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDSE \RUNNING_FIFO_ID_LOC_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[5]),
        .Q(RUNNING_FIFO_ID_LOC_reg[2]),
        .S(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[6]),
        .Q(Q[3]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[7]),
        .Q(Q[2]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[8]),
        .Q(Q[1]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[9]),
        .Q(RUNNING_FIFO_ID_LOC_reg[6]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[10]),
        .Q(RUNNING_FIFO_ID_LOC_reg[7]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ADDR_S_SIG_IMM[11]),
        .Q(Q[0]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \RUNNING_FIFO_ID_LOC_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(RUNNING_FIFO_ID_LOC_reg[9]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDSE ack_s_gate_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ack_s_gate_toggle_reg_1),
        .Q(ack_s_gate_toggle_reg_0),
        .S(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    count_reg_i_1
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(ack_s_gate_toggle_reg_0),
        .I3(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .I4(count_reg),
        .O(count));
  FDRE count_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(count),
        .Q(count_reg),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h9F)) 
    i__carry__0_i_1
       (.I0(\FILTER_ID_DATA_reg_n_0_[13] ),
        .I1(num5_carry__0_0[18]),
        .I2(\ACF_MASK_I_reg_n_0_[13] ),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    i__carry__0_i_2
       (.I0(\FILTER_ID_DATA_reg_n_0_[15] ),
        .I1(num5_carry__0_0[16]),
        .I2(\ACF_MASK_I_reg_n_0_[15] ),
        .I3(i__carry__0_i_4_n_0),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    i__carry__0_i_3
       (.I0(\FILTER_ID_DATA_reg_n_0_[18] ),
        .I1(num5_carry__0_0[13]),
        .I2(\ACF_MASK_I_reg_n_0_[18] ),
        .I3(i__carry__0_i_5_n_0),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    i__carry__0_i_4
       (.I0(\FILTER_ID_DATA_reg_n_0_[16] ),
        .I1(num5_carry__0_0[15]),
        .I2(\ACF_MASK_I_reg_n_0_[16] ),
        .I3(\FILTER_ID_DATA_reg_n_0_[14] ),
        .I4(num5_carry__0_0[17]),
        .I5(\ACF_MASK_I_reg_n_0_[14] ),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    i__carry__0_i_5
       (.I0(\FILTER_ID_DATA_reg_n_0_[19] ),
        .I1(num5_carry__0_0[12]),
        .I2(\ACF_MASK_I_reg_n_0_[19] ),
        .I3(\FILTER_ID_DATA_reg_n_0_[17] ),
        .I4(num5_carry__0_0[14]),
        .I5(\ACF_MASK_I_reg_n_0_[17] ),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    i__carry_i_1
       (.I0(\FILTER_ID_DATA_reg_n_0_[21] ),
        .I1(num5_carry__0_0[10]),
        .I2(\ACF_MASK_I_reg_n_0_[21] ),
        .I3(i__carry_i_5_n_0),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    i__carry_i_2
       (.I0(\FILTER_ID_DATA_reg_n_0_[24] ),
        .I1(num5_carry__0_0[7]),
        .I2(\ACF_MASK_I_reg_n_0_[24] ),
        .I3(i__carry_i_6_n_0),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    i__carry_i_3
       (.I0(\FILTER_ID_DATA_reg_n_0_[27] ),
        .I1(num5_carry__0_0[4]),
        .I2(\ACF_MASK_I_reg_n_0_[27] ),
        .I3(i__carry_i_7_n_0),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    i__carry_i_4
       (.I0(\FILTER_ID_DATA_reg_n_0_[30] ),
        .I1(num5_carry__0_0[1]),
        .I2(\ACF_MASK_I_reg_n_0_[30] ),
        .I3(i__carry_i_8_n_0),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    i__carry_i_5
       (.I0(\FILTER_ID_DATA_reg_n_0_[22] ),
        .I1(num5_carry__0_0[9]),
        .I2(\ACF_MASK_I_reg_n_0_[22] ),
        .I3(\FILTER_ID_DATA_reg_n_0_[20] ),
        .I4(num5_carry__0_0[11]),
        .I5(\ACF_MASK_I_reg_n_0_[20] ),
        .O(i__carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    i__carry_i_6
       (.I0(\FILTER_ID_DATA_reg_n_0_[25] ),
        .I1(num5_carry__0_0[6]),
        .I2(\ACF_MASK_I_reg_n_0_[25] ),
        .I3(\FILTER_ID_DATA_reg_n_0_[23] ),
        .I4(num5_carry__0_0[8]),
        .I5(\ACF_MASK_I_reg_n_0_[23] ),
        .O(i__carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    i__carry_i_7
       (.I0(\FILTER_ID_DATA_reg_n_0_[28] ),
        .I1(num5_carry__0_0[3]),
        .I2(\ACF_MASK_I_reg_n_0_[28] ),
        .I3(\FILTER_ID_DATA_reg_n_0_[26] ),
        .I4(num5_carry__0_0[5]),
        .I5(\ACF_MASK_I_reg_n_0_[26] ),
        .O(i__carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    i__carry_i_8
       (.I0(\FILTER_ID_DATA_reg_n_0_[31] ),
        .I1(num5_carry__0_0[0]),
        .I2(\ACF_MASK_I_reg_n_0_[31] ),
        .I3(\FILTER_ID_DATA_reg_n_0_[29] ),
        .I4(num5_carry__0_0[2]),
        .I5(\ACF_MASK_I_reg_n_0_[29] ),
        .O(i__carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    match_not_finished_pulse0
       (.I0(MATCH_RUNNING_SIG_reg_0),
        .I1(BSP_IN_EOF_D1),
        .I2(out),
        .O(match_not_finished_pulse0__0));
  FDRE match_not_finished_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(match_not_finished_pulse0__0),
        .Q(RXMNF_SET),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  CARRY4 num5_carry
       (.CI(1'b0),
        .CO({num5_carry_n_0,num5_carry_n_1,num5_carry_n_2,num5_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_num5_carry_O_UNCONNECTED[3:0]),
        .S({num5_carry_i_1_n_0,num5_carry_i_2_n_0,num5_carry_i_3_n_0,num5_carry_i_4_n_0}));
  CARRY4 num5_carry__0
       (.CI(num5_carry_n_0),
        .CO({NLW_num5_carry__0_CO_UNCONNECTED[3:1],ACF_CMP_LOW}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_num5_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,num5_carry__0_i_1_n_0}));
  LUT3 #(
    .INIT(8'h9F)) 
    num5_carry__0_i_1
       (.I0(\FILTER_ID_DATA_reg_n_0_[0] ),
        .I1(num5_carry__0_0[31]),
        .I2(p_1_in[12]),
        .O(num5_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    num5_carry_i_1
       (.I0(\FILTER_ID_DATA_reg_n_0_[2] ),
        .I1(num5_carry__0_0[29]),
        .I2(p_1_in[10]),
        .I3(num5_carry_i_5_n_0),
        .O(num5_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    num5_carry_i_2
       (.I0(\FILTER_ID_DATA_reg_n_0_[5] ),
        .I1(num5_carry__0_0[26]),
        .I2(p_1_in[7]),
        .I3(num5_carry_i_6_n_0),
        .O(num5_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    num5_carry_i_3
       (.I0(\FILTER_ID_DATA_reg_n_0_[8] ),
        .I1(num5_carry__0_0[23]),
        .I2(p_1_in[4]),
        .I3(num5_carry_i_7_n_0),
        .O(num5_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h009F)) 
    num5_carry_i_4
       (.I0(p_1_in9_in),
        .I1(num5_carry__0_0[19]),
        .I2(p_1_in[0]),
        .I3(num5_carry_i_8_n_0),
        .O(num5_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    num5_carry_i_5
       (.I0(\FILTER_ID_DATA_reg_n_0_[3] ),
        .I1(num5_carry__0_0[28]),
        .I2(p_1_in[9]),
        .I3(\FILTER_ID_DATA_reg_n_0_[1] ),
        .I4(num5_carry__0_0[30]),
        .I5(p_1_in[11]),
        .O(num5_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    num5_carry_i_6
       (.I0(\FILTER_ID_DATA_reg_n_0_[6] ),
        .I1(num5_carry__0_0[25]),
        .I2(p_1_in[6]),
        .I3(\FILTER_ID_DATA_reg_n_0_[4] ),
        .I4(num5_carry__0_0[27]),
        .I5(p_1_in[8]),
        .O(num5_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    num5_carry_i_7
       (.I0(\FILTER_ID_DATA_reg_n_0_[9] ),
        .I1(num5_carry__0_0[22]),
        .I2(p_1_in[3]),
        .I3(\FILTER_ID_DATA_reg_n_0_[7] ),
        .I4(num5_carry__0_0[24]),
        .I5(p_1_in[5]),
        .O(num5_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    num5_carry_i_8
       (.I0(\FILTER_ID_DATA_reg_n_0_[11] ),
        .I1(num5_carry__0_0[20]),
        .I2(p_1_in[1]),
        .I3(\FILTER_ID_DATA_reg_n_0_[10] ),
        .I4(num5_carry__0_0[21]),
        .I5(p_1_in[2]),
        .O(num5_carry_i_8_n_0));
  CARRY4 \num5_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\num5_inferred__0/i__carry_n_0 ,\num5_inferred__0/i__carry_n_1 ,\num5_inferred__0/i__carry_n_2 ,\num5_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_num5_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \num5_inferred__0/i__carry__0 
       (.CI(\num5_inferred__0/i__carry_n_0 ),
        .CO({\NLW_num5_inferred__0/i__carry__0_CO_UNCONNECTED [3],ACF_CMP_HIGH,\num5_inferred__0/i__carry__0_n_2 ,\num5_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_num5_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \num_reg[0]_i_1 
       (.I0(\num_reg_reg[4]_0 [0]),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\num_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \num_reg[1]_i_1 
       (.I0(\num_reg_reg[4]_0 [1]),
        .I1(\num_reg_reg[4]_0 [0]),
        .I2(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I3(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\num_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00787800)) 
    \num_reg[2]_i_1 
       (.I0(\num_reg_reg[4]_0 [0]),
        .I1(\num_reg_reg[4]_0 [1]),
        .I2(\num_reg_reg[4]_0 [2]),
        .I3(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\num_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0660606060606060)) 
    \num_reg[3]_i_1 
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(\num_reg_reg[4]_0 [3]),
        .I3(\num_reg_reg[4]_0 [2]),
        .I4(\num_reg_reg[4]_0 [1]),
        .I5(\num_reg_reg[4]_0 [0]),
        .O(\num_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAEAEAEBFBEBEB)) 
    \num_reg[4]_i_1__0 
       (.I0(\num_reg[4]_i_3_n_0 ),
        .I1(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I3(LAST_ENTRY_FLAG_reg_n_0),
        .I4(\num_reg[4]_i_4__0_n_0 ),
        .I5(ID_MATCH_EN_D2_reg_0),
        .O(num));
  LUT6 #(
    .INIT(64'h1444444444444444)) 
    \num_reg[4]_i_2 
       (.I0(\num_reg[4]_i_5_n_0 ),
        .I1(\num_reg_reg[4]_0 [4]),
        .I2(\num_reg_reg[4]_0 [3]),
        .I3(\num_reg_reg[4]_0 [0]),
        .I4(\num_reg_reg[4]_0 [1]),
        .I5(\num_reg_reg[4]_0 [2]),
        .O(\num_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \num_reg[4]_i_3 
       (.I0(\FSM_sequential_imm_cs[1]_i_2_n_0 ),
        .I1(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .I2(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\num_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \num_reg[4]_i_4__0 
       (.I0(\MATCHED_FILTER_INDEX_reg[0]_1 ),
        .I1(ack_s_gate_toggle_reg_0),
        .I2(count_reg),
        .O(\num_reg[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \num_reg[4]_i_5 
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .O(\num_reg[4]_i_5_n_0 ));
  FDRE \num_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(num),
        .D(\num_reg[0]_i_1_n_0 ),
        .Q(\num_reg_reg[4]_0 [0]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \num_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(num),
        .D(\num_reg[1]_i_1_n_0 ),
        .Q(\num_reg_reg[4]_0 [1]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \num_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(num),
        .D(\num_reg[2]_i_1_n_0 ),
        .Q(\num_reg_reg[4]_0 [2]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \num_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(num),
        .D(\num_reg[3]_i_1_n_0 ),
        .Q(\num_reg_reg[4]_0 [3]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE \num_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(num),
        .D(\num_reg[4]_i_2_n_0 ),
        .Q(\num_reg_reg[4]_0 [4]),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  FDRE pair_rd_valid_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pair_rd_valid),
        .Q(pair_rd_valid_d1),
        .R(\MATCHED_FILTER_INDEX_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFEEF0FF)) 
    pr2_rd_req_i_2
       (.I0(\FSM_sequential_imm_cs[1]_i_4_n_0 ),
        .I1(\FSM_sequential_imm_cs_reg[0]_3 ),
        .I2(\num_reg[4]_i_4__0_n_0 ),
        .I3(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I4(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(\FSM_sequential_imm_cs_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFD0D0D0D0D0FF)) 
    u_txxpm_2_i_13
       (.I0(Q[4]),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0 ),
        .I2(RUNNING_FIFO_ID_LOC_reg[0]),
        .I3(ID_MATCH_EN_D2_reg_0),
        .I4(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I5(\FSM_sequential_imm_cs_reg[0]_1 ),
        .O(u_txxpm_2_i_13_n_0));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    u_txxpm_2_i_14
       (.I0(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0 ),
        .I2(\RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0 ),
        .I3(Q[4]),
        .I4(\RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0 ),
        .I5(RUNNING_FIFO_ID_LOC_reg[0]),
        .O(u_txxpm_2_i_14_n_0));
  LUT5 #(
    .INIT(32'h3C0000AA)) 
    u_txxpm_2_i_16
       (.I0(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I3(Q[4]),
        .I4(\RUNNING_FIFO_ID_LOC_reg[0]_i_3_n_0 ),
        .O(\FSM_sequential_imm_cs_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    u_txxpm_2_i_18
       (.I0(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_7_n_0 ),
        .I2(\RUNNING_FIFO_ID_LOC_reg[0]_i_6_n_0 ),
        .I3(\RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0 ),
        .I4(RUNNING_FIFO_ID_LOC_reg[2]),
        .O(u_txxpm_2_i_18_n_0));
  LUT5 #(
    .INIT(32'hC1FFC1C1)) 
    u_txxpm_2_i_19
       (.I0(ID_MATCH_EN_D2_reg_0),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I3(\RUNNING_FIFO_ID_LOC_reg[2]_i_2_n_0 ),
        .I4(RUNNING_FIFO_ID_LOC_reg[2]),
        .O(u_txxpm_2_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555510)) 
    u_txxpm_2_i_2
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0 ),
        .I2(RUNNING_FIFO_ID_LOC_reg[0]),
        .I3(u_txxpm_2_i_13_n_0),
        .I4(u_txxpm_2_i_14_n_0),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .O(addrb[1]));
  LUT6 #(
    .INIT(64'h00AA3C003C003C00)) 
    u_txxpm_2_i_21
       (.I0(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_imm_cs_reg[1]_5 ));
  LUT5 #(
    .INIT(32'h00AA3C00)) 
    u_txxpm_2_i_23
       (.I0(\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\FSM_sequential_imm_cs_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h0666FFFF)) 
    u_txxpm_2_i_26
       (.I0(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I1(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I2(Q[0]),
        .I3(RUNNING_FIFO_ID_LOC_reg[7]),
        .I4(RUNNING_FIFO_ID_LOC_reg[6]),
        .O(\FSM_sequential_imm_cs_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h4555)) 
    u_txxpm_2_i_27
       (.I0(RUNNING_FIFO_ID_LOC_reg[6]),
        .I1(\FSM_sequential_imm_cs_reg[1]_0 ),
        .I2(Q[0]),
        .I3(RUNNING_FIFO_ID_LOC_reg[7]),
        .O(\RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    u_txxpm_2_i_29
       (.I0(RUNNING_FIFO_ID_LOC_reg[7]),
        .I1(\FSM_sequential_imm_cs_reg[1]_0 ),
        .I2(Q[0]),
        .O(\RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hAA82)) 
    u_txxpm_2_i_30
       (.I0(RUNNING_FIFO_ID_LOC_reg[7]),
        .I1(\FSM_sequential_imm_cs_reg[0]_1 ),
        .I2(\FSM_sequential_imm_cs_reg[1]_1 ),
        .I3(Q[0]),
        .O(\RUNNING_FIFO_ID_LOC_reg_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555510)) 
    u_txxpm_2_i_4
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I1(\RUNNING_FIFO_ID_LOC_reg[0]_i_2_n_0 ),
        .I2(RUNNING_FIFO_ID_LOC_reg[2]),
        .I3(u_txxpm_2_i_18_n_0),
        .I4(u_txxpm_2_i_19_n_0),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .O(addrb[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh
   (postpone_flag,
    postpone_flag_2_reg_0,
    invalidate_buffer_i,
    TRR_REG_WRITE_PULSE_reg,
    trigger_next_round0,
    trig_pulse_20,
    passed_trig_reg_0,
    s_axi_aclk,
    passed_trig0,
    postpone_flag_reg_0,
    postpone_flag_2_reg_1,
    invalidate_buffer_reg_0,
    invalidate_buffer_reg_1,
    trigger_next_round_reg,
    trigger_next_round_reg_0,
    trig_pulse_1,
    trig_pulse_2,
    trig_pulse_2_reg,
    trig_pulse_2_reg_0);
  output postpone_flag;
  output postpone_flag_2_reg_0;
  output invalidate_buffer_i;
  output TRR_REG_WRITE_PULSE_reg;
  output trigger_next_round0;
  output trig_pulse_20;
  input passed_trig_reg_0;
  input s_axi_aclk;
  input passed_trig0;
  input postpone_flag_reg_0;
  input postpone_flag_2_reg_1;
  input invalidate_buffer_reg_0;
  input invalidate_buffer_reg_1;
  input trigger_next_round_reg;
  input trigger_next_round_reg_0;
  input trig_pulse_1;
  input trig_pulse_2;
  input trig_pulse_2_reg;
  input trig_pulse_2_reg_0;

  wire TRR_REG_WRITE_PULSE_reg;
  wire invalidate_buffer_i;
  wire invalidate_buffer_reg_0;
  wire invalidate_buffer_reg_1;
  wire passed_trig;
  wire passed_trig0;
  wire passed_trig_reg_0;
  wire postpone_flag;
  wire postpone_flag_2_d1;
  wire postpone_flag_2_reg_0;
  wire postpone_flag_2_reg_1;
  wire postpone_flag_d1;
  wire postpone_flag_reg_0;
  wire s_axi_aclk;
  wire trig_pulse_1;
  wire trig_pulse_2;
  wire trig_pulse_20;
  wire trig_pulse_2_reg;
  wire trig_pulse_2_reg_0;
  wire trigger_next_round0;
  wire trigger_next_round_i_2_n_0;
  wire trigger_next_round_reg;
  wire trigger_next_round_reg_0;

  LUT3 #(
    .INIT(8'h45)) 
    invalidate_buffer_i_2
       (.I0(invalidate_buffer_reg_1),
        .I1(postpone_flag_2_reg_0),
        .I2(postpone_flag_2_d1),
        .O(TRR_REG_WRITE_PULSE_reg));
  FDRE invalidate_buffer_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(invalidate_buffer_reg_0),
        .Q(invalidate_buffer_i),
        .R(passed_trig_reg_0));
  FDRE passed_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(passed_trig0),
        .Q(passed_trig),
        .R(passed_trig_reg_0));
  FDRE postpone_flag_2_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(postpone_flag_2_reg_0),
        .Q(postpone_flag_2_d1),
        .R(passed_trig_reg_0));
  FDRE postpone_flag_2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(postpone_flag_2_reg_1),
        .Q(postpone_flag_2_reg_0),
        .R(passed_trig_reg_0));
  FDRE postpone_flag_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(postpone_flag),
        .Q(postpone_flag_d1),
        .R(passed_trig_reg_0));
  FDRE postpone_flag_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(postpone_flag_reg_0),
        .Q(postpone_flag),
        .R(passed_trig_reg_0));
  LUT4 #(
    .INIT(16'hFF20)) 
    trig_pulse_2_i_1
       (.I0(invalidate_buffer_i),
        .I1(trigger_next_round_reg_0),
        .I2(trig_pulse_2_reg),
        .I3(trig_pulse_2_reg_0),
        .O(trig_pulse_20));
  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    trigger_next_round_i_1
       (.I0(trigger_next_round_reg),
        .I1(trigger_next_round_reg_0),
        .I2(postpone_flag_2_d1),
        .I3(postpone_flag_2_reg_0),
        .I4(trigger_next_round_i_2_n_0),
        .O(trigger_next_round0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    trigger_next_round_i_2
       (.I0(postpone_flag),
        .I1(postpone_flag_d1),
        .I2(trig_pulse_1),
        .I3(passed_trig),
        .I4(trig_pulse_2),
        .O(trigger_next_round_i_2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm
   (MATCH_RUNNING_SIG_reg,
    ID_MATCH_EN_D2_reg,
    RXMNF_SET,
    RXF_FULL_AXI,
    RXWM_SET,
    RXF_FULL_I_reg,
    \addr_location_incr_count_reg[1] ,
    RXF_FULL_AXI_0,
    RXWM_SET_F1,
    RXF_FULL_I_reg_0,
    CS_H_D1,
    enb,
    ACK_RX,
    CS_H_D1_1,
    host_req_reg,
    ACK_RX_T,
    Q,
    \FILL_LEVEL_reg[6] ,
    ack_s_gate_toggle_reg,
    MATCH_RESULT_SIG_reg,
    RXF_FULL_AT_MSG_BOUNDARY_reg,
    \wr_index_id_loc_reg[0] ,
    RXF_FULL_AT_MSG_BOUNDARY_reg_0,
    \addr_location_incr_count_reg[0] ,
    \RUNNING_FIFO_ID_LOC_reg_reg[6] ,
    \RUNNING_FIFO_ID_LOC_reg_reg[1] ,
    \FSM_sequential_imm_cs_reg[1] ,
    \FSM_sequential_imm_cs_reg[0] ,
    \FSM_sequential_imm_cs_reg[0]_0 ,
    \FSM_sequential_imm_cs_reg[1]_0 ,
    \RD_INDEX_reg[1] ,
    \RD_INDEX_reg[1]_0 ,
    \FSM_sequential_imm_cs_reg[1]_1 ,
    \wr_index_i_reg[6] ,
    \wr_index_i_reg[6]_0 ,
    \wr_index_id_loc_reg[9] ,
    RX_ADDR_M_CC_F1,
    MATCH_RESULT_TO_BSP0,
    RXF_FULL_I_reg_1,
    RXF_FULL_I_reg_2,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \IC_REG_N_BTR_TS2_I_reg[1] ,
    \IC_REG_WMR_I2_reg[1] ,
    ACK_H_reg,
    ACK_H_reg_0,
    ACK_H_reg_1,
    ACK_H_reg_2,
    ACK_H_reg_3,
    ACK_H_reg_4,
    ACK_H_reg_5,
    ACK_H_reg_6,
    ACK_H_reg_7,
    ACK_H_reg_8,
    ACK_H_reg_9,
    ACK_H_reg_10,
    ACK_H_reg_11,
    ACK_H_reg_12,
    ACK_H_reg_13,
    \FSM_sequential_imm_cs_reg[1]_2 ,
    D,
    \RUNNING_FIFO_ID_LOC_reg_reg[7] ,
    \RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ,
    \FSM_sequential_imm_cs_reg[1]_3 ,
    \FSM_sequential_imm_cs_reg[0]_1 ,
    \FSM_sequential_imm_cs_reg[1]_4 ,
    \FSM_sequential_imm_cs_reg[1]_5 ,
    addrb,
    ACF_VAL_I,
    \num_reg_reg[4] ,
    \RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ,
    \IC_REG_WMR_I2_reg[0] ,
    \FILL_LEVEL_reg[5] ,
    \MATCHED_FILTER_INDEX_reg[4] ,
    \RXE_DATA_STORED_AT_DLC_reg[0] ,
    \IC_REG_RXFP_I2_reg[0] ,
    \RXE_DATA_STORED_AT_DLC_reg[0]_0 ,
    out,
    ACK_H_reg_14,
    s_axi_aclk,
    ID_MATCH_EN_OL,
    SR,
    can_clk,
    addr_location_incr_count,
    addr_location_incr_count_2,
    CS_RX,
    CS_H_INTERNAL,
    CS_RX_T,
    CS_H_INTERNAL_3,
    ack_s_gate_toggle_reg_0,
    MATCH_RESULT_SIG_reg_0,
    MATCH_RUNNING_SIG_reg_0,
    num5_carry__0,
    \MATCHED_FILTER_INDEX_reg[0] ,
    \FSM_sequential_imm_cs_reg[1]_6 ,
    TS_RX_WEN,
    RXE_MSGVAL_EARLY_F0,
    RXF_FULL_AT_MSG_BOUNDARY_reg_1,
    TS_RX_WEN_F1,
    RXE_MSGVAL_EARLY_F1,
    RXF_FULL_AT_MSG_BOUNDARY_reg_2,
    RXE_RXFIFO_WEN_FD2,
    RXE_RXFIFO_WEN_FD1,
    \wr_index_i_reg[1] ,
    RXE_RXMSG_VAL_F0,
    dest_arst,
    \wr_index_i_reg[1]_0 ,
    RXE_RXMSG_VAL_F1,
    RXE_RXFIFO_WEN,
    MATCH_RESULT_1_D11__21,
    MATCH_RESULT_FS2_D1,
    \FILTER_ID_DATA_reg[0] ,
    \RD_DATA_RET_reg[21] ,
    \RD_DATA_RET_reg[21]_0 ,
    \RD_DATA_RET_reg[19] ,
    \RD_DATA_RET[18]_i_2 ,
    \RD_DATA_RET[18]_i_2_0 ,
    \RD_DATA_RET[18]_i_2_1 ,
    \RD_DATA_RET[18]_i_2_2 ,
    \RD_INDEX_reg[6] ,
    \RD_INDEX_reg[6]_0 ,
    doutb,
    \RD_DATA_RET_reg[3] ,
    \RD_DATA_RET_reg[1] ,
    \FSM_sequential_imm_cs_reg[0]_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \FILL_LEVEL_reg[5]_0 ,
    E,
    s_axi_wdata,
    \RXE_DATA_STORED_AT_DLC_reg[0]_1 ,
    \FILL_LEVEL_reg[5]_1 ,
    \RD_INDEX_reg[6]_1 ,
    \wr_index_i_reg[6]_1 ,
    \wr_index_i_reg[6]_2 );
  output MATCH_RUNNING_SIG_reg;
  output ID_MATCH_EN_D2_reg;
  output RXMNF_SET;
  output RXF_FULL_AXI;
  output RXWM_SET;
  output RXF_FULL_I_reg;
  output \addr_location_incr_count_reg[1] ;
  output RXF_FULL_AXI_0;
  output RXWM_SET_F1;
  output RXF_FULL_I_reg_0;
  output CS_H_D1;
  output enb;
  output ACK_RX;
  output CS_H_D1_1;
  output host_req_reg;
  output ACK_RX_T;
  output [5:0]Q;
  output [6:0]\FILL_LEVEL_reg[6] ;
  output ack_s_gate_toggle_reg;
  output MATCH_RESULT_SIG_reg;
  output RXF_FULL_AT_MSG_BOUNDARY_reg;
  output [9:0]\wr_index_id_loc_reg[0] ;
  output RXF_FULL_AT_MSG_BOUNDARY_reg_0;
  output \addr_location_incr_count_reg[0] ;
  output \RUNNING_FIFO_ID_LOC_reg_reg[6] ;
  output [4:0]\RUNNING_FIFO_ID_LOC_reg_reg[1] ;
  output \FSM_sequential_imm_cs_reg[1] ;
  output \FSM_sequential_imm_cs_reg[0] ;
  output \FSM_sequential_imm_cs_reg[0]_0 ;
  output \FSM_sequential_imm_cs_reg[1]_0 ;
  output [5:0]\RD_INDEX_reg[1] ;
  output [5:0]\RD_INDEX_reg[1]_0 ;
  output \FSM_sequential_imm_cs_reg[1]_1 ;
  output [0:0]\wr_index_i_reg[6] ;
  output [0:0]\wr_index_i_reg[6]_0 ;
  output [0:0]\wr_index_id_loc_reg[9] ;
  output [9:0]RX_ADDR_M_CC_F1;
  output MATCH_RESULT_TO_BSP0;
  output RXF_FULL_I_reg_1;
  output RXF_FULL_I_reg_2;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output \IC_REG_N_BTR_TS2_I_reg[1] ;
  output [4:0]\IC_REG_WMR_I2_reg[1] ;
  output ACK_H_reg;
  output ACK_H_reg_0;
  output ACK_H_reg_1;
  output ACK_H_reg_2;
  output ACK_H_reg_3;
  output ACK_H_reg_4;
  output ACK_H_reg_5;
  output ACK_H_reg_6;
  output ACK_H_reg_7;
  output ACK_H_reg_8;
  output ACK_H_reg_9;
  output ACK_H_reg_10;
  output ACK_H_reg_11;
  output ACK_H_reg_12;
  output ACK_H_reg_13;
  output \FSM_sequential_imm_cs_reg[1]_2 ;
  output [0:0]D;
  output \RUNNING_FIFO_ID_LOC_reg_reg[7] ;
  output \RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ;
  output \FSM_sequential_imm_cs_reg[1]_3 ;
  output \FSM_sequential_imm_cs_reg[0]_1 ;
  output \FSM_sequential_imm_cs_reg[1]_4 ;
  output \FSM_sequential_imm_cs_reg[1]_5 ;
  output [1:0]addrb;
  output ACF_VAL_I;
  output [4:0]\num_reg_reg[4] ;
  output \RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ;
  output [5:0]\IC_REG_WMR_I2_reg[0] ;
  output \FILL_LEVEL_reg[5] ;
  output [4:0]\MATCHED_FILTER_INDEX_reg[4] ;
  output [10:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  output [4:0]\IC_REG_RXFP_I2_reg[0] ;
  output [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  input out;
  input ACK_H_reg_14;
  input s_axi_aclk;
  input ID_MATCH_EN_OL;
  input [0:0]SR;
  input can_clk;
  input [0:0]addr_location_incr_count;
  input [0:0]addr_location_incr_count_2;
  input CS_RX;
  input CS_H_INTERNAL;
  input CS_RX_T;
  input CS_H_INTERNAL_3;
  input ack_s_gate_toggle_reg_0;
  input MATCH_RESULT_SIG_reg_0;
  input MATCH_RUNNING_SIG_reg_0;
  input [31:0]num5_carry__0;
  input \MATCHED_FILTER_INDEX_reg[0] ;
  input \FSM_sequential_imm_cs_reg[1]_6 ;
  input TS_RX_WEN;
  input RXE_MSGVAL_EARLY_F0;
  input RXF_FULL_AT_MSG_BOUNDARY_reg_1;
  input TS_RX_WEN_F1;
  input RXE_MSGVAL_EARLY_F1;
  input RXF_FULL_AT_MSG_BOUNDARY_reg_2;
  input RXE_RXFIFO_WEN_FD2;
  input RXE_RXFIFO_WEN_FD1;
  input \wr_index_i_reg[1] ;
  input RXE_RXMSG_VAL_F0;
  input dest_arst;
  input \wr_index_i_reg[1]_0 ;
  input RXE_RXMSG_VAL_F1;
  input RXE_RXFIFO_WEN;
  input MATCH_RESULT_1_D11__21;
  input MATCH_RESULT_FS2_D1;
  input [31:0]\FILTER_ID_DATA_reg[0] ;
  input \RD_DATA_RET_reg[21] ;
  input \RD_DATA_RET_reg[21]_0 ;
  input [1:0]\RD_DATA_RET_reg[19] ;
  input [0:0]\RD_DATA_RET[18]_i_2 ;
  input [0:0]\RD_DATA_RET[18]_i_2_0 ;
  input \RD_DATA_RET[18]_i_2_1 ;
  input \RD_DATA_RET[18]_i_2_2 ;
  input \RD_INDEX_reg[6] ;
  input \RD_INDEX_reg[6]_0 ;
  input [16:0]doutb;
  input \RD_DATA_RET_reg[3] ;
  input [16:0]\RD_DATA_RET_reg[1] ;
  input \FSM_sequential_imm_cs_reg[0]_2 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input [0:0]\FILL_LEVEL_reg[5]_0 ;
  input [0:0]E;
  input [16:0]s_axi_wdata;
  input [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_1 ;
  input [0:0]\FILL_LEVEL_reg[5]_1 ;
  input [0:0]\RD_INDEX_reg[6]_1 ;
  input [0:0]\wr_index_i_reg[6]_1 ;
  input [0:0]\wr_index_i_reg[6]_2 ;

  wire ACF_VAL_I;
  wire ACK_H_reg;
  wire ACK_H_reg_0;
  wire ACK_H_reg_1;
  wire ACK_H_reg_10;
  wire ACK_H_reg_11;
  wire ACK_H_reg_12;
  wire ACK_H_reg_13;
  wire ACK_H_reg_14;
  wire ACK_H_reg_2;
  wire ACK_H_reg_3;
  wire ACK_H_reg_4;
  wire ACK_H_reg_5;
  wire ACK_H_reg_6;
  wire ACK_H_reg_7;
  wire ACK_H_reg_8;
  wire ACK_H_reg_9;
  wire ACK_RX;
  wire ACK_RX_T;
  wire CS_H_D1;
  wire CS_H_D1_1;
  wire CS_H_INTERNAL;
  wire CS_H_INTERNAL_3;
  wire CS_RX;
  wire CS_RX_T;
  wire [0:0]D;
  wire [0:0]E;
  wire \FILL_LEVEL_reg[5] ;
  wire [0:0]\FILL_LEVEL_reg[5]_0 ;
  wire [0:0]\FILL_LEVEL_reg[5]_1 ;
  wire [6:0]\FILL_LEVEL_reg[6] ;
  wire [31:0]\FILTER_ID_DATA_reg[0] ;
  wire \FSM_sequential_imm_cs_reg[0] ;
  wire \FSM_sequential_imm_cs_reg[0]_0 ;
  wire \FSM_sequential_imm_cs_reg[0]_1 ;
  wire \FSM_sequential_imm_cs_reg[0]_2 ;
  wire \FSM_sequential_imm_cs_reg[1] ;
  wire \FSM_sequential_imm_cs_reg[1]_0 ;
  wire \FSM_sequential_imm_cs_reg[1]_1 ;
  wire \FSM_sequential_imm_cs_reg[1]_2 ;
  wire \FSM_sequential_imm_cs_reg[1]_3 ;
  wire \FSM_sequential_imm_cs_reg[1]_4 ;
  wire \FSM_sequential_imm_cs_reg[1]_5 ;
  wire \FSM_sequential_imm_cs_reg[1]_6 ;
  wire [3:3]IC_REG_FSR_I;
  wire \IC_REG_N_BTR_TS2_I_reg[1] ;
  wire [4:0]\IC_REG_RXFP_I2_reg[0] ;
  wire [5:0]\IC_REG_WMR_I2_reg[0] ;
  wire [4:0]\IC_REG_WMR_I2_reg[1] ;
  wire ID_MATCH_EN_D2_reg;
  wire ID_MATCH_EN_OL;
  wire \MATCHED_FILTER_INDEX_reg[0] ;
  wire [4:0]\MATCHED_FILTER_INDEX_reg[4] ;
  wire MATCH_RESULT_1_D11__21;
  wire MATCH_RESULT_FS2_D1;
  wire MATCH_RESULT_SIG_reg;
  wire MATCH_RESULT_SIG_reg_0;
  wire MATCH_RESULT_TO_BSP0;
  wire MATCH_RUNNING_SIG_reg;
  wire MATCH_RUNNING_SIG_reg_0;
  wire [5:0]Q;
  wire [0:0]\RD_DATA_RET[18]_i_2 ;
  wire [0:0]\RD_DATA_RET[18]_i_2_0 ;
  wire \RD_DATA_RET[18]_i_2_1 ;
  wire \RD_DATA_RET[18]_i_2_2 ;
  wire [1:0]\RD_DATA_RET_reg[19] ;
  wire [16:0]\RD_DATA_RET_reg[1] ;
  wire \RD_DATA_RET_reg[21] ;
  wire \RD_DATA_RET_reg[21]_0 ;
  wire \RD_DATA_RET_reg[3] ;
  wire [5:0]\RD_INDEX_reg[1] ;
  wire [5:0]\RD_INDEX_reg[1]_0 ;
  wire \RD_INDEX_reg[6] ;
  wire \RD_INDEX_reg[6]_0 ;
  wire [0:0]\RD_INDEX_reg[6]_1 ;
  wire [4:0]\RUNNING_FIFO_ID_LOC_reg_reg[1] ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[6] ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[7] ;
  wire \RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_1 ;
  wire RXE_MSGVAL_EARLY_F0;
  wire RXE_MSGVAL_EARLY_F1;
  wire RXE_RXFIFO_WEN;
  wire RXE_RXFIFO_WEN_FD1;
  wire RXE_RXFIFO_WEN_FD2;
  wire RXE_RXMSG_VAL_F0;
  wire RXE_RXMSG_VAL_F1;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg_0;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg_1;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg_2;
  wire RXF_FULL_AXI;
  wire RXF_FULL_AXI_0;
  wire RXF_FULL_I_reg;
  wire RXF_FULL_I_reg_0;
  wire RXF_FULL_I_reg_1;
  wire RXF_FULL_I_reg_2;
  wire RXMNF_SET;
  wire RXWM_SET;
  wire RXWM_SET_F1;
  wire [9:0]RX_ADDR_M_CC_F1;
  wire [0:0]SR;
  wire TS_RX_WEN;
  wire TS_RX_WEN_F1;
  wire ack_s_gate_toggle_reg;
  wire ack_s_gate_toggle_reg_0;
  wire [0:0]addr_location_incr_count;
  wire [0:0]addr_location_incr_count_2;
  wire \addr_location_incr_count_reg[0] ;
  wire \addr_location_incr_count_reg[1] ;
  wire [1:0]addrb;
  wire can_clk;
  wire dest_arst;
  wire [16:0]doutb;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire host_req_reg;
  wire [31:0]num5_carry__0;
  wire [4:0]\num_reg_reg[4] ;
  wire out;
  wire s_axi_aclk;
  wire [16:0]s_axi_wdata;
  wire \wr_index_i_reg[1] ;
  wire \wr_index_i_reg[1]_0 ;
  wire [0:0]\wr_index_i_reg[6] ;
  wire [0:0]\wr_index_i_reg[6]_0 ;
  wire [0:0]\wr_index_i_reg[6]_1 ;
  wire [0:0]\wr_index_i_reg[6]_2 ;
  wire [9:0]\wr_index_id_loc_reg[0] ;
  wire [0:0]\wr_index_id_loc_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0 \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1 
       (.E(E),
        .\FILL_LEVEL_reg[5]_0 (\FILL_LEVEL_reg[5]_1 ),
        .\IC_REG_N_BTR_TS2_I_reg[1] (\IC_REG_N_BTR_TS2_I_reg[1] ),
        .\IC_REG_RXFP_I2_reg[0]_0 (\IC_REG_RXFP_I2_reg[0] ),
        .\IC_REG_WMR_I2_reg[1]_0 (\IC_REG_WMR_I2_reg[1] ),
        .MATCH_RESULT_1_D11__21(MATCH_RESULT_1_D11__21),
        .MATCH_RESULT_FS2_D1(MATCH_RESULT_FS2_D1),
        .MATCH_RESULT_TO_BSP0(MATCH_RESULT_TO_BSP0),
        .MATCH_RESULT_TO_BSP_reg(RXF_FULL_AT_MSG_BOUNDARY_reg),
        .MATCH_RESULT_TO_BSP_reg_0(RXF_FULL_I_reg),
        .\MULTI_BIT.s_level_out_bus_d5_reg[0] (ACK_H_reg_14),
        .Q(\FILL_LEVEL_reg[6] ),
        .\RD_DATA_RET[18]_i_2 (\RD_DATA_RET[18]_i_2 ),
        .\RD_DATA_RET[18]_i_2_0 (\RD_DATA_RET[18]_i_2_0 ),
        .\RD_DATA_RET[18]_i_2_1 (\RD_DATA_RET[18]_i_2_1 ),
        .\RD_DATA_RET[18]_i_2_2 (\RD_DATA_RET[18]_i_2_2 ),
        .\RD_DATA_RET[18]_i_2_3 (IC_REG_FSR_I),
        .\RD_INDEX_reg[1]_0 (\RD_INDEX_reg[1]_0 ),
        .\RD_INDEX_reg[6]_0 (\RD_INDEX_reg[6] ),
        .\RD_INDEX_reg[6]_1 (\RD_INDEX_reg[6]_0 ),
        .\RXE_DATA_STORED_AT_DLC_reg[0]_0 (\RXE_DATA_STORED_AT_DLC_reg[0]_0 ),
        .\RXE_DATA_STORED_AT_DLC_reg[0]_1 (\RXE_DATA_STORED_AT_DLC_reg[0]_1 ),
        .RXE_MSGVAL_EARLY_F1(RXE_MSGVAL_EARLY_F1),
        .RXE_RXFIFO_WEN(RXE_RXFIFO_WEN),
        .RXE_RXFIFO_WEN_FD1(RXE_RXFIFO_WEN_FD1),
        .RXE_RXFIFO_WEN_FD2(RXE_RXFIFO_WEN_FD2),
        .RXE_RXMSG_VAL_F1(RXE_RXMSG_VAL_F1),
        .RXF_FULL_AT_MSG_BOUNDARY_reg_0(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .RXF_FULL_AT_MSG_BOUNDARY_reg_1(RXF_FULL_AT_MSG_BOUNDARY_reg_2),
        .RXF_FULL_AXI_0(RXF_FULL_AXI_0),
        .RXF_FULL_I_reg_0(RXF_FULL_I_reg_0),
        .RXF_FULL_I_reg_1(RXF_FULL_I_reg_1),
        .RXWM_SET_F1(RXWM_SET_F1),
        .RX_ADDR_M_CC_F1(RX_ADDR_M_CC_F1),
        .SR(SR),
        .TS_RX_WEN_F1(TS_RX_WEN_F1),
        .addr_location_incr_count_2(addr_location_incr_count_2),
        .\addr_location_incr_count_reg[0]_0 (\addr_location_incr_count_reg[0] ),
        .can_clk(can_clk),
        .dest_arst(dest_arst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[16:6]),
        .\wr_index_i_reg[1]_0 (\wr_index_i_reg[1]_0 ),
        .\wr_index_i_reg[6]_0 (\wr_index_i_reg[6]_0 ),
        .\wr_index_i_reg[6]_1 (\wr_index_i_reg[6]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl \GEN_FIFO_CNTL.rxmsg_fifo_cntl 
       (.E(E),
        .\FILL_LEVEL_reg[5]_0 (\FILL_LEVEL_reg[5] ),
        .\FILL_LEVEL_reg[5]_1 (\FILL_LEVEL_reg[5]_0 ),
        .\IC_REG_WMR_I2_reg[0]_0 (\IC_REG_WMR_I2_reg[0] ),
        .\MULTI_BIT.s_level_out_bus_d5_reg[0] (ACK_H_reg_14),
        .Q({Q[5],IC_REG_FSR_I,Q[4:0]}),
        .\RD_INDEX_reg[1]_0 (\RD_INDEX_reg[1] ),
        .\RD_INDEX_reg[6]_0 (\RD_INDEX_reg[6]_1 ),
        .\RXE_DATA_STORED_AT_DLC_reg[0]_0 (\RXE_DATA_STORED_AT_DLC_reg[0] ),
        .\RXE_DATA_STORED_AT_DLC_reg[0]_1 (\RXE_DATA_STORED_AT_DLC_reg[0]_1 ),
        .RXE_MSGVAL_EARLY_F0(RXE_MSGVAL_EARLY_F0),
        .RXE_RXFIFO_WEN(RXE_RXFIFO_WEN),
        .RXE_RXFIFO_WEN_FD1(RXE_RXFIFO_WEN_FD1),
        .RXE_RXFIFO_WEN_FD2(RXE_RXFIFO_WEN_FD2),
        .RXE_RXMSG_VAL_F0(RXE_RXMSG_VAL_F0),
        .RXF_FULL_AT_MSG_BOUNDARY_reg_0(RXF_FULL_AT_MSG_BOUNDARY_reg),
        .RXF_FULL_AT_MSG_BOUNDARY_reg_1(RXF_FULL_AT_MSG_BOUNDARY_reg_1),
        .RXF_FULL_AXI(RXF_FULL_AXI),
        .RXF_FULL_I_reg_0(RXF_FULL_I_reg),
        .RXF_FULL_I_reg_1(RXF_FULL_I_reg_2),
        .RXWM_SET(RXWM_SET),
        .SR(SR),
        .TS_RX_WEN(TS_RX_WEN),
        .addr_location_incr_count(addr_location_incr_count),
        .\addr_location_incr_count_reg[0]_0 (\wr_index_id_loc_reg[0] [0]),
        .\addr_location_incr_count_reg[1]_0 (\addr_location_incr_count_reg[1] ),
        .can_clk(can_clk),
        .dest_arst(dest_arst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[5:0]),
        .\wr_index_i_reg[1]_0 (\wr_index_i_reg[1] ),
        .\wr_index_i_reg[6]_0 (\wr_index_i_reg[6] ),
        .\wr_index_i_reg[6]_1 (\wr_index_i_reg[6]_1 ),
        .\wr_index_id_loc_reg[0]_0 (\wr_index_id_loc_reg[0] [9:1]),
        .\wr_index_id_loc_reg[9]_0 (\wr_index_id_loc_reg[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_imm \GEN_IMM.ol_imm 
       (.ACF_VAL_I(ACF_VAL_I),
        .D(D),
        .\FILTER_ID_DATA_reg[0]_0 (\FILTER_ID_DATA_reg[0] ),
        .\FSM_sequential_imm_cs_reg[0]_0 (\FSM_sequential_imm_cs_reg[0] ),
        .\FSM_sequential_imm_cs_reg[0]_1 (\FSM_sequential_imm_cs_reg[0]_0 ),
        .\FSM_sequential_imm_cs_reg[0]_2 (\FSM_sequential_imm_cs_reg[0]_1 ),
        .\FSM_sequential_imm_cs_reg[0]_3 (\FSM_sequential_imm_cs_reg[0]_2 ),
        .\FSM_sequential_imm_cs_reg[1]_0 (\FSM_sequential_imm_cs_reg[1] ),
        .\FSM_sequential_imm_cs_reg[1]_1 (\FSM_sequential_imm_cs_reg[1]_0 ),
        .\FSM_sequential_imm_cs_reg[1]_2 (\FSM_sequential_imm_cs_reg[1]_1 ),
        .\FSM_sequential_imm_cs_reg[1]_3 (\FSM_sequential_imm_cs_reg[1]_2 ),
        .\FSM_sequential_imm_cs_reg[1]_4 (\FSM_sequential_imm_cs_reg[1]_3 ),
        .\FSM_sequential_imm_cs_reg[1]_5 (\FSM_sequential_imm_cs_reg[1]_4 ),
        .\FSM_sequential_imm_cs_reg[1]_6 (\FSM_sequential_imm_cs_reg[1]_5 ),
        .\FSM_sequential_imm_cs_reg[1]_7 (\FSM_sequential_imm_cs_reg[1]_6 ),
        .ID_MATCH_EN_D2_reg_0(ID_MATCH_EN_D2_reg),
        .ID_MATCH_EN_OL(ID_MATCH_EN_OL),
        .\MATCHED_FILTER_INDEX_reg[0]_0 (ACK_H_reg_14),
        .\MATCHED_FILTER_INDEX_reg[0]_1 (\MATCHED_FILTER_INDEX_reg[0] ),
        .\MATCHED_FILTER_INDEX_reg[4]_0 (\MATCHED_FILTER_INDEX_reg[4] ),
        .MATCH_RESULT_SIG_reg_0(MATCH_RESULT_SIG_reg),
        .MATCH_RESULT_SIG_reg_1(MATCH_RESULT_SIG_reg_0),
        .MATCH_RUNNING_SIG_reg_0(MATCH_RUNNING_SIG_reg),
        .MATCH_RUNNING_SIG_reg_1(MATCH_RUNNING_SIG_reg_0),
        .Q(\RUNNING_FIFO_ID_LOC_reg_reg[1] ),
        .\RUNNING_FIFO_ID_LOC_reg_reg[6]_0 (\RUNNING_FIFO_ID_LOC_reg_reg[6] ),
        .\RUNNING_FIFO_ID_LOC_reg_reg[6]_1 (\RUNNING_FIFO_ID_LOC_reg_reg[6]_0 ),
        .\RUNNING_FIFO_ID_LOC_reg_reg[7]_0 (\RUNNING_FIFO_ID_LOC_reg_reg[7] ),
        .\RUNNING_FIFO_ID_LOC_reg_reg[7]_1 (\RUNNING_FIFO_ID_LOC_reg_reg[7]_0 ),
        .RXMNF_SET(RXMNF_SET),
        .ack_s_gate_toggle_reg_0(ack_s_gate_toggle_reg),
        .ack_s_gate_toggle_reg_1(ack_s_gate_toggle_reg_0),
        .addrb(addrb),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .num5_carry__0_0(num5_carry__0),
        .\num_reg_reg[4]_0 (\num_reg_reg[4] ),
        .out(out),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6 ol_tac
       (.ACK_H_reg_0(ACK_RX),
        .ACK_H_reg_1(ACK_H_reg),
        .ACK_H_reg_2(ACK_H_reg_0),
        .ACK_H_reg_3(ACK_H_reg_1),
        .ACK_H_reg_4(ACK_H_reg_3),
        .ACK_H_reg_5(ACK_H_reg_8),
        .ACK_H_reg_6(ACK_H_reg_10),
        .ACK_H_reg_7(ACK_H_reg_12),
        .ACK_H_reg_8(ACK_H_reg_13),
        .ACK_H_reg_9(ACK_H_reg_14),
        .CS_H_D1(CS_H_D1),
        .CS_H_INTERNAL(CS_H_INTERNAL),
        .CS_RX(CS_RX),
        .\RD_DATA_RET_reg[19] (\FILTER_ID_DATA_reg[0] [12]),
        .\RD_DATA_RET_reg[19]_0 (\RD_DATA_RET_reg[21] ),
        .\RD_DATA_RET_reg[19]_1 (\RD_DATA_RET_reg[21]_0 ),
        .\RD_DATA_RET_reg[19]_2 (\RD_DATA_RET_reg[19] [1]),
        .\RD_DATA_RET_reg[1] ({\RD_DATA_RET_reg[1] [16:15],\RD_DATA_RET_reg[1] [13],\RD_DATA_RET_reg[1] [11],\RD_DATA_RET_reg[1] [6],\RD_DATA_RET_reg[1] [4:1]}),
        .\RD_DATA_RET_reg[1]_0 (\RD_DATA_RET_reg[3] ),
        .\RD_DATA_RET_reg[1]_1 (ACK_RX_T),
        .doutb({doutb[16:15],doutb[13],doutb[11],doutb[6],doutb[4:1]}),
        .enb(enb),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7 ol_tac_nf
       (.ACK_H_reg_0(ACK_RX_T),
        .ACK_H_reg_1(ACK_H_reg_2),
        .ACK_H_reg_2(ACK_H_reg_4),
        .ACK_H_reg_3(ACK_H_reg_5),
        .ACK_H_reg_4(ACK_H_reg_6),
        .ACK_H_reg_5(ACK_H_reg_7),
        .ACK_H_reg_6(ACK_H_reg_9),
        .ACK_H_reg_7(ACK_H_reg_11),
        .ACK_H_reg_8(ACK_H_reg_14),
        .CS_H_D1_1(CS_H_D1_1),
        .CS_H_INTERNAL_3(CS_H_INTERNAL_3),
        .CS_RX_T(CS_RX_T),
        .\RD_DATA_RET_reg[21] (\FILTER_ID_DATA_reg[0] [10]),
        .\RD_DATA_RET_reg[21]_0 (\RD_DATA_RET_reg[21] ),
        .\RD_DATA_RET_reg[21]_1 (\RD_DATA_RET_reg[21]_0 ),
        .\RD_DATA_RET_reg[21]_2 (\RD_DATA_RET_reg[19] [0]),
        .\RD_DATA_RET_reg[3] (\RD_DATA_RET_reg[3] ),
        .\RD_DATA_RET_reg[3]_0 (ACK_RX),
        .\RD_DATA_RET_reg[3]_1 ({\RD_DATA_RET_reg[1] [14],\RD_DATA_RET_reg[1] [12],\RD_DATA_RET_reg[1] [10:7],\RD_DATA_RET_reg[1] [5],\RD_DATA_RET_reg[1] [0]}),
        .doutb({doutb[14],doutb[12],doutb[10:7],doutb[5],doutb[0]}),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .host_req_reg_0(host_req_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac
   (ACK_S_SIG,
    CS_H_D1_0,
    ACK_H_reg_0,
    ACK_S_SIG_IMM,
    ACK_H_reg_1,
    addrb,
    host_req_reg_0,
    \ADDR_RET_reg[5] ,
    \RUNNING_ID_LOC_reg_reg[0] ,
    pr2_rd_req_reg_0,
    pr1_rd_req_reg_0,
    s_axi_aclk,
    CS_H00_out,
    CS_H_INTERNAL_1,
    pr1_rd_req0,
    pr2_rd_req_reg_1,
    pr2_rd_req_reg_2,
    ACK_RET_reg,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_9 ,
    \gen_wr_a.gen_word_narrow.mem_reg_10 ,
    \gen_wr_a.gen_word_narrow.mem_reg_11 ,
    \gen_wr_a.gen_word_narrow.mem_reg_12 ,
    Q);
  output ACK_S_SIG;
  output CS_H_D1_0;
  output ACK_H_reg_0;
  output ACK_S_SIG_IMM;
  output ACK_H_reg_1;
  output [7:0]addrb;
  output host_req_reg_0;
  output \ADDR_RET_reg[5] ;
  output \RUNNING_ID_LOC_reg_reg[0] ;
  output pr2_rd_req_reg_0;
  input pr1_rd_req_reg_0;
  input s_axi_aclk;
  input CS_H00_out;
  input CS_H_INTERNAL_1;
  input pr1_rd_req0;
  input pr2_rd_req_reg_1;
  input pr2_rd_req_reg_2;
  input ACK_RET_reg;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  input [4:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_9 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_10 ;
  input [9:0]\gen_wr_a.gen_word_narrow.mem_reg_11 ;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_12 ;
  input [8:0]Q;

  wire ACK_H_reg_0;
  wire ACK_H_reg_1;
  wire ACK_RET_reg;
  wire ACK_S_SIG;
  wire ACK_S_SIG_IMM;
  wire \ADDR_RET_reg[5] ;
  wire CS_H00_out;
  wire CS_H_D1_0;
  wire CS_H_INTERNAL_1;
  wire [8:0]Q;
  wire \RUNNING_ID_LOC_reg_reg[0] ;
  wire [1:0]addr_select;
  wire [7:0]addrb;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_10 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_11 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_12 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_9 ;
  wire host_req;
  wire host_req_reg_0;
  wire pr1_rd_req0;
  wire pr1_rd_req_reg_0;
  wire pr2_rd_req0;
  wire pr2_rd_req_reg_0;
  wire pr2_rd_req_reg_1;
  wire pr2_rd_req_reg_2;
  wire s_axi_aclk;
  wire u_txxpm_2_i_17_n_0;
  wire u_txxpm_2_i_22_n_0;
  wire u_txxpm_2_i_24_n_0;
  wire u_txxpm_2_i_25_n_0;
  wire u_txxpm_2_i_28_n_0;
  wire u_txxpm_2_i_31_n_0;
  wire u_txxpm_2_i_32_n_0;

  FDRE ACK_H_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(host_req),
        .Q(ACK_H_reg_0),
        .R(pr1_rd_req_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    ACK_RET_i_2
       (.I0(ACK_H_reg_0),
        .I1(ACK_RET_reg),
        .O(ACK_H_reg_1));
  FDRE ACK_S_T_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_select[0]),
        .Q(ACK_S_SIG),
        .R(pr1_rd_req_reg_0));
  FDRE ACK_S_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_select[1]),
        .Q(ACK_S_SIG_IMM),
        .R(pr1_rd_req_reg_0));
  FDRE CS_H_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_H00_out),
        .Q(CS_H_D1_0),
        .R(pr1_rd_req_reg_0));
  FDRE host_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_H_INTERNAL_1),
        .Q(host_req),
        .R(pr1_rd_req_reg_0));
  FDRE pr1_rd_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pr1_rd_req0),
        .Q(addr_select[1]),
        .R(pr1_rd_req_reg_0));
  LUT4 #(
    .INIT(16'hD000)) 
    pr2_rd_req_i_1
       (.I0(CS_H00_out),
        .I1(CS_H_D1_0),
        .I2(pr2_rd_req_reg_1),
        .I3(pr2_rd_req_reg_2),
        .O(pr2_rd_req0));
  FDRE pr2_rd_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pr2_rd_req0),
        .Q(addr_select[0]),
        .R(pr1_rd_req_reg_0));
  LUT3 #(
    .INIT(8'hFE)) 
    u_txxpm_2_i_1
       (.I0(host_req),
        .I1(addr_select[0]),
        .I2(addr_select[1]),
        .O(host_req_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40400044)) 
    u_txxpm_2_i_10
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_3 [0]),
        .I5(u_txxpm_2_i_32_n_0),
        .O(addrb[1]));
  LUT4 #(
    .INIT(16'hB282)) 
    u_txxpm_2_i_11
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_11 [0]),
        .I1(addr_select[0]),
        .I2(addr_select[1]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_12 ),
        .O(addrb[0]));
  LUT2 #(
    .INIT(4'hB)) 
    u_txxpm_2_i_12
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .O(pr2_rd_req_reg_0));
  LUT4 #(
    .INIT(16'hE320)) 
    u_txxpm_2_i_15
       (.I0(Q[8]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_11 [9]),
        .O(\RUNNING_ID_LOC_reg_reg[0] ));
  LUT4 #(
    .INIT(16'hB282)) 
    u_txxpm_2_i_17
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_11 [8]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(Q[7]),
        .O(u_txxpm_2_i_17_n_0));
  LUT4 #(
    .INIT(16'hB282)) 
    u_txxpm_2_i_20
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_11 [7]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(Q[6]),
        .O(\ADDR_RET_reg[5] ));
  LUT4 #(
    .INIT(16'hB282)) 
    u_txxpm_2_i_22
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_11 [6]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(Q[5]),
        .O(u_txxpm_2_i_22_n_0));
  LUT4 #(
    .INIT(16'hB282)) 
    u_txxpm_2_i_24
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_11 [5]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(Q[4]),
        .O(u_txxpm_2_i_24_n_0));
  LUT4 #(
    .INIT(16'hE320)) 
    u_txxpm_2_i_25
       (.I0(Q[3]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_11 [4]),
        .O(u_txxpm_2_i_25_n_0));
  LUT4 #(
    .INIT(16'hE320)) 
    u_txxpm_2_i_28
       (.I0(Q[2]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_11 [3]),
        .O(u_txxpm_2_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    u_txxpm_2_i_3
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_7 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_3 [4]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_10 ),
        .I5(u_txxpm_2_i_17_n_0),
        .O(addrb[7]));
  LUT4 #(
    .INIT(16'hE320)) 
    u_txxpm_2_i_31
       (.I0(Q[1]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_11 [2]),
        .O(u_txxpm_2_i_31_n_0));
  LUT4 #(
    .INIT(16'hE320)) 
    u_txxpm_2_i_32
       (.I0(Q[0]),
        .I1(addr_select[1]),
        .I2(addr_select[0]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_11 [1]),
        .O(u_txxpm_2_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    u_txxpm_2_i_5
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_7 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_3 [3]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_9 ),
        .I5(u_txxpm_2_i_22_n_0),
        .O(addrb[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440400)) 
    u_txxpm_2_i_6
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_7 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_3 [2]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_8 ),
        .I5(u_txxpm_2_i_24_n_0),
        .O(addrb[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00444040)) 
    u_txxpm_2_i_7
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_6 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_7 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_3 [1]),
        .I5(u_txxpm_2_i_25_n_0),
        .O(addrb[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004440)) 
    u_txxpm_2_i_8
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I5(u_txxpm_2_i_28_n_0),
        .O(addrb[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40004040)) 
    u_txxpm_2_i_9
       (.I0(addr_select[0]),
        .I1(addr_select[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_5 ),
        .I5(u_txxpm_2_i_31_n_0),
        .O(addrb[2]));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_can_ol_tac" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4
   (CS_H_D1,
    ACK_H_reg_0,
    wea,
    ACK_H_reg_1,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_9 ,
    \gen_wr_a.gen_word_narrow.mem_reg_10 ,
    \gen_wr_a.gen_word_narrow.mem_reg_11 ,
    \gen_wr_a.gen_word_narrow.mem_reg_12 ,
    \gen_wr_a.gen_word_narrow.mem_reg_13 ,
    host_wr_req_reg_0,
    CS_H0,
    s_axi_aclk,
    CS_H_INTERNAL,
    ACK_TX_RD,
    \RD_DATA_RET_reg[8] ,
    \RD_DATA_RET_reg[8]_0 ,
    \RD_DATA_RET_reg[0] ,
    \RD_DATA_RET_reg[8]_1 ,
    doutb,
    \RD_DATA_RET_reg[0]_0 ,
    ACK_RX_T,
    ACK_RX);
  output CS_H_D1;
  output ACK_H_reg_0;
  output [0:0]wea;
  output ACK_H_reg_1;
  output [0:0]D;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_9 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_10 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_11 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_12 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_13 ;
  input host_wr_req_reg_0;
  input CS_H0;
  input s_axi_aclk;
  input CS_H_INTERNAL;
  input ACK_TX_RD;
  input \RD_DATA_RET_reg[8] ;
  input \RD_DATA_RET_reg[8]_0 ;
  input [15:0]\RD_DATA_RET_reg[0] ;
  input \RD_DATA_RET_reg[8]_1 ;
  input [14:0]doutb;
  input [14:0]\RD_DATA_RET_reg[0]_0 ;
  input ACK_RX_T;
  input ACK_RX;

  wire ACK_H_reg_0;
  wire ACK_H_reg_1;
  wire ACK_RX;
  wire ACK_RX_T;
  wire ACK_TX_RD;
  wire CS_H0;
  wire CS_H_D1;
  wire CS_H_INTERNAL;
  wire [0:0]D;
  wire \RD_DATA_RET[0]_i_7_n_0 ;
  wire \RD_DATA_RET[0]_i_8_n_0 ;
  wire [15:0]\RD_DATA_RET_reg[0] ;
  wire [14:0]\RD_DATA_RET_reg[0]_0 ;
  wire \RD_DATA_RET_reg[8] ;
  wire \RD_DATA_RET_reg[8]_0 ;
  wire \RD_DATA_RET_reg[8]_1 ;
  wire [14:0]doutb;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_10 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_11 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_12 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_13 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_9 ;
  wire host_wr_req_reg_0;
  wire s_axi_aclk;
  wire [0:0]wea;

  FDRE ACK_H_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wea),
        .Q(ACK_H_reg_0),
        .R(host_wr_req_reg_0));
  FDRE CS_H_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_H0),
        .Q(CS_H_D1),
        .R(host_wr_req_reg_0));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[0]_i_2 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [15]),
        .I2(doutb[14]),
        .I3(\RD_DATA_RET[0]_i_7_n_0 ),
        .I4(\RD_DATA_RET_reg[0]_0 [14]),
        .I5(\RD_DATA_RET[0]_i_8_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg ));
  LUT2 #(
    .INIT(4'h7)) 
    \RD_DATA_RET[0]_i_7 
       (.I0(\RD_DATA_RET_reg[8] ),
        .I1(ACK_RX_T),
        .O(\RD_DATA_RET[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \RD_DATA_RET[0]_i_8 
       (.I0(\RD_DATA_RET_reg[8] ),
        .I1(ACK_RX),
        .O(\RD_DATA_RET[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[16]_i_2 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [13]),
        .I2(\RD_DATA_RET_reg[0]_0 [13]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[13]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[17]_i_2 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [12]),
        .I2(\RD_DATA_RET_reg[0]_0 [12]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[12]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[18]_i_3 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [11]),
        .I2(doutb[11]),
        .I3(\RD_DATA_RET[0]_i_7_n_0 ),
        .I4(\RD_DATA_RET_reg[0]_0 [11]),
        .I5(\RD_DATA_RET[0]_i_8_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \RD_DATA_RET[1]_i_3 
       (.I0(ACK_H_reg_0),
        .I1(ACK_TX_RD),
        .I2(\RD_DATA_RET_reg[8] ),
        .O(ACK_H_reg_1));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[20]_i_3 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [10]),
        .I2(\RD_DATA_RET_reg[0]_0 [10]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[10]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[22]_i_2 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [9]),
        .I2(doutb[9]),
        .I3(\RD_DATA_RET[0]_i_7_n_0 ),
        .I4(\RD_DATA_RET_reg[0]_0 [9]),
        .I5(\RD_DATA_RET[0]_i_8_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_4 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[23]_i_3 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [8]),
        .I2(\RD_DATA_RET_reg[0]_0 [8]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[8]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_5 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[24]_i_3 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [7]),
        .I2(\RD_DATA_RET_reg[0]_0 [7]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[7]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_6 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[25]_i_3 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [6]),
        .I2(\RD_DATA_RET_reg[0]_0 [6]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[6]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[26]_i_3 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [5]),
        .I2(doutb[5]),
        .I3(\RD_DATA_RET[0]_i_7_n_0 ),
        .I4(\RD_DATA_RET_reg[0]_0 [5]),
        .I5(\RD_DATA_RET[0]_i_8_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_8 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[27]_i_7 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [4]),
        .I2(\RD_DATA_RET_reg[0]_0 [4]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[4]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_9 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[28]_i_4 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [3]),
        .I2(\RD_DATA_RET_reg[0]_0 [3]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[3]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_10 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[29]_i_4 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [2]),
        .I2(\RD_DATA_RET_reg[0]_0 [2]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[2]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_11 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[30]_i_7 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [1]),
        .I2(\RD_DATA_RET_reg[0]_0 [1]),
        .I3(\RD_DATA_RET[0]_i_8_n_0 ),
        .I4(doutb[1]),
        .I5(\RD_DATA_RET[0]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_12 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \RD_DATA_RET[31]_i_6 
       (.I0(ACK_H_reg_1),
        .I1(\RD_DATA_RET_reg[0] [0]),
        .I2(doutb[0]),
        .I3(\RD_DATA_RET[0]_i_7_n_0 ),
        .I4(\RD_DATA_RET_reg[0]_0 [0]),
        .I5(\RD_DATA_RET[0]_i_8_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAEAAA)) 
    \RD_DATA_RET[8]_i_1 
       (.I0(\RD_DATA_RET_reg[8]_0 ),
        .I1(\RD_DATA_RET_reg[0] [14]),
        .I2(\RD_DATA_RET_reg[8] ),
        .I3(ACK_TX_RD),
        .I4(ACK_H_reg_0),
        .I5(\RD_DATA_RET_reg[8]_1 ),
        .O(D));
  FDRE host_wr_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_H_INTERNAL),
        .Q(wea),
        .R(host_wr_req_reg_0));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_can_ol_tac" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_6
   (CS_H_D1,
    enb,
    ACK_H_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    ACK_H_reg_1,
    ACK_H_reg_2,
    ACK_H_reg_3,
    ACK_H_reg_4,
    ACK_H_reg_5,
    ACK_H_reg_6,
    ACK_H_reg_7,
    ACK_H_reg_8,
    ACK_H_reg_9,
    CS_RX,
    s_axi_aclk,
    CS_H_INTERNAL,
    \RD_DATA_RET_reg[19] ,
    \RD_DATA_RET_reg[19]_0 ,
    \RD_DATA_RET_reg[19]_1 ,
    \RD_DATA_RET_reg[19]_2 ,
    \RD_DATA_RET_reg[1] ,
    \RD_DATA_RET_reg[1]_0 ,
    \RD_DATA_RET_reg[1]_1 ,
    doutb);
  output CS_H_D1;
  output enb;
  output ACK_H_reg_0;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output ACK_H_reg_1;
  output ACK_H_reg_2;
  output ACK_H_reg_3;
  output ACK_H_reg_4;
  output ACK_H_reg_5;
  output ACK_H_reg_6;
  output ACK_H_reg_7;
  output ACK_H_reg_8;
  input ACK_H_reg_9;
  input CS_RX;
  input s_axi_aclk;
  input CS_H_INTERNAL;
  input [0:0]\RD_DATA_RET_reg[19] ;
  input \RD_DATA_RET_reg[19]_0 ;
  input \RD_DATA_RET_reg[19]_1 ;
  input [0:0]\RD_DATA_RET_reg[19]_2 ;
  input [8:0]\RD_DATA_RET_reg[1] ;
  input \RD_DATA_RET_reg[1]_0 ;
  input \RD_DATA_RET_reg[1]_1 ;
  input [8:0]doutb;

  wire ACK_H_reg_0;
  wire ACK_H_reg_1;
  wire ACK_H_reg_2;
  wire ACK_H_reg_3;
  wire ACK_H_reg_4;
  wire ACK_H_reg_5;
  wire ACK_H_reg_6;
  wire ACK_H_reg_7;
  wire ACK_H_reg_8;
  wire ACK_H_reg_9;
  wire CS_H_D1;
  wire CS_H_INTERNAL;
  wire CS_RX;
  wire \RD_DATA_RET[19]_i_4_n_0 ;
  wire [0:0]\RD_DATA_RET_reg[19] ;
  wire \RD_DATA_RET_reg[19]_0 ;
  wire \RD_DATA_RET_reg[19]_1 ;
  wire [0:0]\RD_DATA_RET_reg[19]_2 ;
  wire [8:0]\RD_DATA_RET_reg[1] ;
  wire \RD_DATA_RET_reg[1]_0 ;
  wire \RD_DATA_RET_reg[1]_1 ;
  wire [8:0]doutb;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire s_axi_aclk;

  FDRE ACK_H_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enb),
        .Q(ACK_H_reg_0),
        .R(ACK_H_reg_9));
  FDRE CS_H_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_RX),
        .Q(CS_H_D1),
        .R(ACK_H_reg_9));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[11]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [4]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[4]),
        .O(ACK_H_reg_4));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[13]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [3]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[3]),
        .O(ACK_H_reg_3));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[14]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [2]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[2]),
        .O(ACK_H_reg_2));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[15]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [1]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[1]),
        .O(ACK_H_reg_1));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[19]_i_2 
       (.I0(\RD_DATA_RET[19]_i_4_n_0 ),
        .I1(\RD_DATA_RET_reg[19] ),
        .I2(\RD_DATA_RET_reg[19]_0 ),
        .I3(\RD_DATA_RET_reg[19]_1 ),
        .I4(\RD_DATA_RET_reg[19]_2 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[19]_i_4 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [0]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[0]),
        .O(\RD_DATA_RET[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[1]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [8]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[8]),
        .O(ACK_H_reg_8));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[2]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [7]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[7]),
        .O(ACK_H_reg_7));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[4]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [6]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[6]),
        .O(ACK_H_reg_6));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[6]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(\RD_DATA_RET_reg[1] [5]),
        .I2(\RD_DATA_RET_reg[1]_0 ),
        .I3(\RD_DATA_RET_reg[1]_1 ),
        .I4(doutb[5]),
        .O(ACK_H_reg_5));
  FDRE host_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_H_INTERNAL),
        .Q(enb),
        .R(ACK_H_reg_9));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_can_ol_tac" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_7
   (CS_H_D1_1,
    host_req_reg_0,
    ACK_H_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    ACK_H_reg_1,
    ACK_H_reg_2,
    ACK_H_reg_3,
    ACK_H_reg_4,
    ACK_H_reg_5,
    ACK_H_reg_6,
    ACK_H_reg_7,
    ACK_H_reg_8,
    CS_RX_T,
    s_axi_aclk,
    CS_H_INTERNAL_3,
    \RD_DATA_RET_reg[21] ,
    \RD_DATA_RET_reg[21]_0 ,
    \RD_DATA_RET_reg[21]_1 ,
    \RD_DATA_RET_reg[21]_2 ,
    doutb,
    \RD_DATA_RET_reg[3] ,
    \RD_DATA_RET_reg[3]_0 ,
    \RD_DATA_RET_reg[3]_1 );
  output CS_H_D1_1;
  output host_req_reg_0;
  output ACK_H_reg_0;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output ACK_H_reg_1;
  output ACK_H_reg_2;
  output ACK_H_reg_3;
  output ACK_H_reg_4;
  output ACK_H_reg_5;
  output ACK_H_reg_6;
  output ACK_H_reg_7;
  input ACK_H_reg_8;
  input CS_RX_T;
  input s_axi_aclk;
  input CS_H_INTERNAL_3;
  input [0:0]\RD_DATA_RET_reg[21] ;
  input \RD_DATA_RET_reg[21]_0 ;
  input \RD_DATA_RET_reg[21]_1 ;
  input [0:0]\RD_DATA_RET_reg[21]_2 ;
  input [7:0]doutb;
  input \RD_DATA_RET_reg[3] ;
  input \RD_DATA_RET_reg[3]_0 ;
  input [7:0]\RD_DATA_RET_reg[3]_1 ;

  wire ACK_H_reg_0;
  wire ACK_H_reg_1;
  wire ACK_H_reg_2;
  wire ACK_H_reg_3;
  wire ACK_H_reg_4;
  wire ACK_H_reg_5;
  wire ACK_H_reg_6;
  wire ACK_H_reg_7;
  wire ACK_H_reg_8;
  wire CS_H_D1_1;
  wire CS_H_INTERNAL_3;
  wire CS_RX_T;
  wire \RD_DATA_RET[21]_i_9_n_0 ;
  wire [0:0]\RD_DATA_RET_reg[21] ;
  wire \RD_DATA_RET_reg[21]_0 ;
  wire \RD_DATA_RET_reg[21]_1 ;
  wire [0:0]\RD_DATA_RET_reg[21]_2 ;
  wire \RD_DATA_RET_reg[3] ;
  wire \RD_DATA_RET_reg[3]_0 ;
  wire [7:0]\RD_DATA_RET_reg[3]_1 ;
  wire [7:0]doutb;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire host_req_reg_0;
  wire s_axi_aclk;

  FDRE ACK_H_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(host_req_reg_0),
        .Q(ACK_H_reg_0),
        .R(ACK_H_reg_8));
  FDRE CS_H_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_RX_T),
        .Q(CS_H_D1_1),
        .R(ACK_H_reg_8));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[10]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(doutb[2]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [2]),
        .O(ACK_H_reg_2));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[12]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(doutb[1]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [1]),
        .O(ACK_H_reg_1));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \RD_DATA_RET[21]_i_4 
       (.I0(\RD_DATA_RET[21]_i_9_n_0 ),
        .I1(\RD_DATA_RET_reg[21] ),
        .I2(\RD_DATA_RET_reg[21]_0 ),
        .I3(\RD_DATA_RET_reg[21]_1 ),
        .I4(\RD_DATA_RET_reg[21]_2 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[21]_i_9 
       (.I0(ACK_H_reg_0),
        .I1(doutb[0]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [0]),
        .O(\RD_DATA_RET[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[3]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(doutb[7]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [7]),
        .O(ACK_H_reg_7));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[5]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(doutb[6]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [6]),
        .O(ACK_H_reg_6));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[7]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(doutb[5]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [5]),
        .O(ACK_H_reg_5));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[8]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(doutb[4]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [4]),
        .O(ACK_H_reg_4));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \RD_DATA_RET[9]_i_2 
       (.I0(ACK_H_reg_0),
        .I1(doutb[3]),
        .I2(\RD_DATA_RET_reg[3] ),
        .I3(\RD_DATA_RET_reg[3]_0 ),
        .I4(\RD_DATA_RET_reg[3]_1 [3]),
        .O(ACK_H_reg_3));
  FDRE host_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CS_H_INTERNAL_3),
        .Q(host_req_reg_0),
        .R(ACK_H_reg_8));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm
   (postpone_flag_2_reg,
    CANCEL_CONFIRMED_OL_D1_SIG_reg,
    INDEX_VALID_SIG_reg,
    src_in,
    winning_or_locked_index_cancel_req_reg,
    TRR_REG_WRITE_PULSE_reg,
    trigger_next_round,
    CS_H_D1,
    ACK_TX_WR,
    wea,
    CS_H_D1_0,
    ACK_TX_RD,
    ACK_S_SIG_IMM,
    TXE_MSGVAL_D2_reg,
    RXF_FULL_AXI,
    TXEWM_SET,
    RXF_FULL_I_reg,
    TXE_MSGVAL_D1_reg,
    invalidate_buffer_i,
    addr_location_incr_count_reg,
    IC_SYNC_ISR_MSGLST_TXE,
    \TRR_i_reg[31] ,
    ACK_H_reg,
    TRR_REG_WRITE_PULSE_reg_0,
    Q,
    addra,
    TBS_RUNNING_SIG_reg,
    IC_REG_TCR_I,
    exclude_winning_or_locked_req,
    TBS_RUNNING_SIG_reg_0,
    TBS_RUNNING_SIG_reg_1,
    TBS_RUNNING_SIG_reg_2,
    TBS_RUNNING_SIG_reg_3,
    TBS_RUNNING_SIG_reg_4,
    TBS_RUNNING_SIG_reg_5,
    TBS_RUNNING_SIG_reg_6,
    TBS_RUNNING_SIG_reg_7,
    TBS_RUNNING_SIG_reg_8,
    TBS_RUNNING_SIG_reg_9,
    TBS_RUNNING_SIG_reg_10,
    TBS_RUNNING_SIG_reg_11,
    TBS_RUNNING_SIG_reg_12,
    \TXE_DATA_TS_reg[7] ,
    TXE_BRAM_WEN,
    ADDR_M_CC,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_9 ,
    \gen_wr_a.gen_word_narrow.mem_reg_10 ,
    \gen_wr_a.gen_word_narrow.mem_reg_11 ,
    \gen_wr_a.gen_word_narrow.mem_reg_12 ,
    \gen_wr_a.gen_word_narrow.mem_reg_13 ,
    ACK_H_reg_0,
    \TRR_i_reg[0] ,
    \RD_INDEX_reg[1] ,
    addrb,
    TXTRS_SET,
    TXCRS_SET,
    host_req_reg,
    \FILL_LEVEL_reg[1] ,
    \FILL_LEVEL_reg[5] ,
    \ADDR_RET_reg[5] ,
    \RUNNING_ID_LOC_reg_reg[0] ,
    pr2_rd_req_reg,
    \IC_REG_WMR_I2_reg[0] ,
    dina,
    can_clk,
    \MULTI_BIT.s_level_out_bus_d5_reg[0] ,
    s_axi_aclk,
    out,
    BUFFER_LOCKED_D1_reg,
    TRR_REG_WRITE_PULSE0,
    CS_H0,
    CS_H_INTERNAL,
    CS_H00_out,
    CS_H_INTERNAL_1,
    pr1_rd_req0,
    SR,
    IC_REG_MSR_DAR,
    postpone_flag_2_reg_0,
    invalidate_buffer_reg,
    INDEX_VALID_SIG_reg_0,
    addr_location_incr_count_reg_0,
    IC_SYNC_ISR_MSGLST_reg,
    \TRR_i_reg[31]_0 ,
    \TRR_i_reg[30] ,
    \TRR_i_reg[29] ,
    \TRR_i_reg[28] ,
    \TRR_i_reg[26] ,
    \TRR_i_reg[25] ,
    \TRR_i_reg[23] ,
    \TRR_i_reg[19] ,
    \TRR_i_reg[18] ,
    \TRR_i_reg[14] ,
    \TRR_i_reg[12] ,
    \TRR_i_reg[10] ,
    \TRR_i_reg[8] ,
    \TRR_i_reg[1] ,
    \RD_DATA_RET_reg[8] ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    pr2_rd_req_reg_0,
    TXE_MSGVAL_FD2,
    TXE_MSGVAL_FD1,
    dest_arst,
    \addr_location_incr_count_reg[4] ,
    \RD_DATA_RET_reg[8]_0 ,
    \RD_DATA_S_D1_reg[0] ,
    \RD_DATA_RET_reg[8]_1 ,
    doutb,
    \RD_DATA_RET_reg[0] ,
    \RD_DATA_RET[31]_i_4 ,
    \RD_DATA_RET[31]_i_4_0 ,
    ACK_RX_T,
    ACK_RX,
    \exclude_winning_or_locked_req_reg[0] ,
    \gen_wr_a.gen_word_narrow.mem_reg_14 ,
    \gen_wr_a.gen_word_narrow.mem_reg_15 ,
    \gen_wr_a.gen_word_narrow.mem_reg_16 ,
    \gen_wr_a.gen_word_narrow.mem_reg_17 ,
    \gen_wr_a.gen_word_narrow.mem_reg_18 ,
    \gen_wr_a.gen_word_narrow.mem_reg_19 ,
    \gen_wr_a.gen_word_narrow.mem_reg_20 ,
    \gen_wr_a.gen_word_narrow.mem_reg_21 ,
    \gen_wr_a.gen_word_narrow.mem_reg_22 ,
    \gen_wr_a.gen_word_narrow.mem_reg_23 ,
    \gen_wr_a.gen_word_narrow.mem_reg_24 ,
    \gen_wr_a.gen_word_narrow.mem_reg_25 ,
    \gen_wr_a.gen_word_narrow.mem_reg_26 ,
    \gen_wr_a.gen_word_narrow.mem_reg_27 ,
    IC_REG_ISR_TXTRS_I_i_8,
    IC_REG_ISR_TXCRS_I_i_17,
    s_axi_wdata,
    \TRR_i_reg[0]_0 ,
    \TRR_i_reg[27] ,
    \TRR_i_reg[24] ,
    \TRR_i_reg[22] ,
    \TRR_i_reg[21] ,
    \TRR_i_reg[20] ,
    \TRR_i_reg[17] ,
    \TRR_i_reg[16] ,
    \TRR_i_reg[15] ,
    \TRR_i_reg[13] ,
    \TRR_i_reg[11] ,
    \TRR_i_reg[9] ,
    \TRR_i_reg[7] ,
    \TRR_i_reg[6] ,
    \TRR_i_reg[5] ,
    \TRR_i_reg[4] ,
    \TRR_i_reg[3] ,
    \TRR_i_reg[2] ,
    \TRR_i_reg[0]_1 ,
    \TCR_i_reg[0] ,
    \txe_id_data_i_reg[0] ,
    \FILL_LEVEL_reg[4] ,
    E,
    \RD_INDEX_reg[5] ,
    \addr_location_incr_count_reg[0] ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_3 ,
    TS_RX_WEN,
    \gen_wr_a.gen_word_narrow.mem_reg_1_4 ,
    TS_RX_WDATA_F1);
  output postpone_flag_2_reg;
  output CANCEL_CONFIRMED_OL_D1_SIG_reg;
  output INDEX_VALID_SIG_reg;
  output src_in;
  output winning_or_locked_index_cancel_req_reg;
  output TRR_REG_WRITE_PULSE_reg;
  output trigger_next_round;
  output CS_H_D1;
  output ACK_TX_WR;
  output [0:0]wea;
  output CS_H_D1_0;
  output ACK_TX_RD;
  output ACK_S_SIG_IMM;
  output TXE_MSGVAL_D2_reg;
  output RXF_FULL_AXI;
  output TXEWM_SET;
  output RXF_FULL_I_reg;
  output TXE_MSGVAL_D1_reg;
  output invalidate_buffer_i;
  output [0:0]addr_location_incr_count_reg;
  output IC_SYNC_ISR_MSGLST_TXE;
  output [30:0]\TRR_i_reg[31] ;
  output ACK_H_reg;
  output TRR_REG_WRITE_PULSE_reg_0;
  output [1:0]Q;
  output [10:0]addra;
  output TBS_RUNNING_SIG_reg;
  output [0:31]IC_REG_TCR_I;
  output [31:0]exclude_winning_or_locked_req;
  output TBS_RUNNING_SIG_reg_0;
  output TBS_RUNNING_SIG_reg_1;
  output TBS_RUNNING_SIG_reg_2;
  output TBS_RUNNING_SIG_reg_3;
  output TBS_RUNNING_SIG_reg_4;
  output TBS_RUNNING_SIG_reg_5;
  output TBS_RUNNING_SIG_reg_6;
  output TBS_RUNNING_SIG_reg_7;
  output TBS_RUNNING_SIG_reg_8;
  output TBS_RUNNING_SIG_reg_9;
  output TBS_RUNNING_SIG_reg_10;
  output TBS_RUNNING_SIG_reg_11;
  output TBS_RUNNING_SIG_reg_12;
  output [0:0]\TXE_DATA_TS_reg[7] ;
  output TXE_BRAM_WEN;
  output [9:0]ADDR_M_CC;
  output [0:0]D;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_9 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_10 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_11 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_12 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_13 ;
  output ACK_H_reg_0;
  output \TRR_i_reg[0] ;
  output [3:0]\RD_INDEX_reg[1] ;
  output [7:0]addrb;
  output TXTRS_SET;
  output TXCRS_SET;
  output host_req_reg;
  output \FILL_LEVEL_reg[1] ;
  output [5:0]\FILL_LEVEL_reg[5] ;
  output \ADDR_RET_reg[5] ;
  output \RUNNING_ID_LOC_reg_reg[0] ;
  output pr2_rd_req_reg;
  output [4:0]\IC_REG_WMR_I2_reg[0] ;
  output [31:0]dina;
  input can_clk;
  input \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  input s_axi_aclk;
  input out;
  input BUFFER_LOCKED_D1_reg;
  input TRR_REG_WRITE_PULSE0;
  input CS_H0;
  input CS_H_INTERNAL;
  input CS_H00_out;
  input CS_H_INTERNAL_1;
  input pr1_rd_req0;
  input [0:0]SR;
  input IC_REG_MSR_DAR;
  input postpone_flag_2_reg_0;
  input invalidate_buffer_reg;
  input INDEX_VALID_SIG_reg_0;
  input addr_location_incr_count_reg_0;
  input IC_SYNC_ISR_MSGLST_reg;
  input \TRR_i_reg[31]_0 ;
  input \TRR_i_reg[30] ;
  input \TRR_i_reg[29] ;
  input \TRR_i_reg[28] ;
  input \TRR_i_reg[26] ;
  input \TRR_i_reg[25] ;
  input \TRR_i_reg[23] ;
  input \TRR_i_reg[19] ;
  input \TRR_i_reg[18] ;
  input \TRR_i_reg[14] ;
  input \TRR_i_reg[12] ;
  input \TRR_i_reg[10] ;
  input \TRR_i_reg[8] ;
  input \TRR_i_reg[1] ;
  input \RD_DATA_RET_reg[8] ;
  input [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input pr2_rd_req_reg_0;
  input TXE_MSGVAL_FD2;
  input TXE_MSGVAL_FD1;
  input dest_arst;
  input \addr_location_incr_count_reg[4] ;
  input \RD_DATA_RET_reg[8]_0 ;
  input [31:0]\RD_DATA_S_D1_reg[0] ;
  input \RD_DATA_RET_reg[8]_1 ;
  input [14:0]doutb;
  input [14:0]\RD_DATA_RET_reg[0] ;
  input \RD_DATA_RET[31]_i_4 ;
  input \RD_DATA_RET[31]_i_4_0 ;
  input ACK_RX_T;
  input ACK_RX;
  input \exclude_winning_or_locked_req_reg[0] ;
  input \gen_wr_a.gen_word_narrow.mem_reg_14 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_15 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_16 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_17 ;
  input [4:0]\gen_wr_a.gen_word_narrow.mem_reg_18 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_19 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_20 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_21 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_22 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_23 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_24 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_25 ;
  input [9:0]\gen_wr_a.gen_word_narrow.mem_reg_26 ;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_27 ;
  input [31:0]IC_REG_ISR_TXTRS_I_i_8;
  input [31:0]IC_REG_ISR_TXCRS_I_i_17;
  input [31:0]s_axi_wdata;
  input \TRR_i_reg[0]_0 ;
  input \TRR_i_reg[27] ;
  input \TRR_i_reg[24] ;
  input \TRR_i_reg[22] ;
  input \TRR_i_reg[21] ;
  input \TRR_i_reg[20] ;
  input \TRR_i_reg[17] ;
  input \TRR_i_reg[16] ;
  input \TRR_i_reg[15] ;
  input \TRR_i_reg[13] ;
  input \TRR_i_reg[11] ;
  input \TRR_i_reg[9] ;
  input \TRR_i_reg[7] ;
  input \TRR_i_reg[6] ;
  input \TRR_i_reg[5] ;
  input \TRR_i_reg[4] ;
  input \TRR_i_reg[3] ;
  input \TRR_i_reg[2] ;
  input \TRR_i_reg[0]_1 ;
  input \TCR_i_reg[0] ;
  input [31:0]\txe_id_data_i_reg[0] ;
  input [0:0]\FILL_LEVEL_reg[4] ;
  input [0:0]E;
  input [0:0]\RD_INDEX_reg[5] ;
  input [0:0]\addr_location_incr_count_reg[0] ;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_2 ;
  input [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1_3 ;
  input TS_RX_WEN;
  input [31:0]\gen_wr_a.gen_word_narrow.mem_reg_1_4 ;
  input [20:0]TS_RX_WDATA_F1;

  wire ACK_H_reg;
  wire ACK_H_reg_0;
  wire ACK_RX;
  wire ACK_RX_T;
  wire ACK_S_SIG;
  wire ACK_S_SIG_IMM;
  wire ACK_TX_RD;
  wire ACK_TX_WR;
  wire [9:0]ADDR_M_CC;
  wire \ADDR_RET_reg[5] ;
  wire BUFFER_IS_READY0;
  wire BUFFER_LOCKED_D1;
  wire BUFFER_LOCKED_D1_reg;
  wire CANCEL_CONFIRMED_OL_D1_SIG_reg;
  wire CS_H0;
  wire CS_H00_out;
  wire CS_H_D1;
  wire CS_H_D1_0;
  wire CS_H_INTERNAL;
  wire CS_H_INTERNAL_1;
  wire [0:0]D;
  wire [0:0]E;
  wire \FILL_LEVEL_reg[1] ;
  wire [0:0]\FILL_LEVEL_reg[4] ;
  wire [5:0]\FILL_LEVEL_reg[5] ;
  wire [16:16]IC_REG_FSR_I_TXE__0;
  wire [31:0]IC_REG_ISR_TXCRS_I_i_17;
  wire [31:0]IC_REG_ISR_TXTRS_I_i_8;
  wire IC_REG_MSR_DAR;
  wire [0:31]IC_REG_TCR_I;
  wire [4:0]\IC_REG_WMR_I2_reg[0] ;
  wire IC_SYNC_ISR_MSGLST_TXE;
  wire IC_SYNC_ISR_MSGLST_reg;
  wire INDEX_VALID_SIG_reg;
  wire INDEX_VALID_SIG_reg_0;
  wire \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  wire [1:0]Q;
  wire \RD_DATA_RET[31]_i_4 ;
  wire \RD_DATA_RET[31]_i_4_0 ;
  wire [14:0]\RD_DATA_RET_reg[0] ;
  wire \RD_DATA_RET_reg[8] ;
  wire \RD_DATA_RET_reg[8]_0 ;
  wire \RD_DATA_RET_reg[8]_1 ;
  wire [31:0]\RD_DATA_S_D1_reg[0] ;
  wire [3:0]\RD_INDEX_reg[1] ;
  wire [0:0]\RD_INDEX_reg[5] ;
  wire [0:8]RUNNING_ID_LOC_reg;
  wire \RUNNING_ID_LOC_reg_reg[0] ;
  wire RXF_FULL_AXI;
  wire RXF_FULL_I_reg;
  wire [0:0]SR;
  wire TBS_RUNNING_D1;
  wire TBS_RUNNING_SIG_reg;
  wire TBS_RUNNING_SIG_reg_0;
  wire TBS_RUNNING_SIG_reg_1;
  wire TBS_RUNNING_SIG_reg_10;
  wire TBS_RUNNING_SIG_reg_11;
  wire TBS_RUNNING_SIG_reg_12;
  wire TBS_RUNNING_SIG_reg_2;
  wire TBS_RUNNING_SIG_reg_3;
  wire TBS_RUNNING_SIG_reg_4;
  wire TBS_RUNNING_SIG_reg_5;
  wire TBS_RUNNING_SIG_reg_6;
  wire TBS_RUNNING_SIG_reg_7;
  wire TBS_RUNNING_SIG_reg_8;
  wire TBS_RUNNING_SIG_reg_9;
  wire \TCR_i_reg[0] ;
  wire TRR_REG_WRITE_PULSE0;
  wire TRR_REG_WRITE_PULSE_reg;
  wire TRR_REG_WRITE_PULSE_reg_0;
  wire [26:26]TRR_TBS_SIG;
  wire \TRR_i_reg[0] ;
  wire \TRR_i_reg[0]_0 ;
  wire \TRR_i_reg[0]_1 ;
  wire \TRR_i_reg[10] ;
  wire \TRR_i_reg[11] ;
  wire \TRR_i_reg[12] ;
  wire \TRR_i_reg[13] ;
  wire \TRR_i_reg[14] ;
  wire \TRR_i_reg[15] ;
  wire \TRR_i_reg[16] ;
  wire \TRR_i_reg[17] ;
  wire \TRR_i_reg[18] ;
  wire \TRR_i_reg[19] ;
  wire \TRR_i_reg[1] ;
  wire \TRR_i_reg[20] ;
  wire \TRR_i_reg[21] ;
  wire \TRR_i_reg[22] ;
  wire \TRR_i_reg[23] ;
  wire \TRR_i_reg[24] ;
  wire \TRR_i_reg[25] ;
  wire \TRR_i_reg[26] ;
  wire \TRR_i_reg[27] ;
  wire \TRR_i_reg[28] ;
  wire \TRR_i_reg[29] ;
  wire \TRR_i_reg[2] ;
  wire \TRR_i_reg[30] ;
  wire [30:0]\TRR_i_reg[31] ;
  wire \TRR_i_reg[31]_0 ;
  wire \TRR_i_reg[3] ;
  wire \TRR_i_reg[4] ;
  wire \TRR_i_reg[5] ;
  wire \TRR_i_reg[6] ;
  wire \TRR_i_reg[7] ;
  wire \TRR_i_reg[8] ;
  wire \TRR_i_reg[9] ;
  wire [20:0]TS_RX_WDATA_F1;
  wire TS_RX_WEN;
  wire TXCRS_SET;
  wire TXEWM_SET;
  wire TXE_BRAM_WEN;
  wire [0:0]\TXE_DATA_TS_reg[7] ;
  wire TXE_MSGVAL_D1_reg;
  wire TXE_MSGVAL_D2_reg;
  wire TXE_MSGVAL_FD1;
  wire TXE_MSGVAL_FD2;
  wire TXTRS_SET;
  wire [0:8]WINNING_ID_LOC_SIG;
  wire [0:0]addr_location_incr_count_reg;
  wire [0:0]\addr_location_incr_count_reg[0] ;
  wire \addr_location_incr_count_reg[4] ;
  wire addr_location_incr_count_reg_0;
  wire [10:0]addra;
  wire [7:0]addrb;
  wire can_clk;
  wire dest_arst;
  wire [31:0]dina;
  wire [14:0]doutb;
  wire [31:0]exclude_winning_or_locked_req;
  wire \exclude_winning_or_locked_req_reg[0] ;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_10 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_11 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_12 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_13 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_14 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_15 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_16 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_17 ;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg_18 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_19 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_2 ;
  wire [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1_3 ;
  wire [31:0]\gen_wr_a.gen_word_narrow.mem_reg_1_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_20 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_21 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_22 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_23 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_24 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_25 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_26 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_27 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_9 ;
  wire host_req_reg;
  wire index_valid_d4;
  wire invalidate_buffer_i;
  wire invalidate_buffer_reg;
  wire [0:8]locked_id_loc_sig;
  wire [4:0]num_reg;
  wire ol_tbs_n_26;
  wire ol_tbs_n_27;
  wire ol_tbs_n_28;
  wire ol_tbs_n_3;
  wire ol_tbs_n_31;
  wire ol_tbs_n_32;
  wire ol_tbs_n_33;
  wire ol_tbs_n_35;
  wire ol_tbs_n_38;
  wire ol_tbs_n_43;
  wire ol_tbs_n_45;
  wire ol_tbs_n_47;
  wire ol_tbs_n_49;
  wire ol_tbs_n_50;
  wire ol_tbs_n_51;
  wire ol_tbs_n_52;
  wire ol_tbs_n_53;
  wire ol_tbs_n_54;
  wire ol_tbs_n_56;
  wire ol_tbs_n_59;
  wire ol_tbs_n_60;
  wire ol_tbs_n_61;
  wire ol_tbs_n_62;
  wire ol_tbs_n_63;
  wire ol_tbs_n_65;
  wire ol_tbs_n_66;
  wire ol_txreg_n_34;
  wire ol_txreg_n_70;
  wire ol_txreg_n_71;
  wire ol_txreg_n_72;
  wire ol_txreg_n_73;
  wire ol_txreg_n_74;
  wire ol_txreg_n_75;
  wire ol_txreg_n_76;
  wire ol_txreg_n_77;
  wire ol_txreg_n_78;
  wire ol_wrh_n_7;
  wire ol_wrh_n_8;
  wire out;
  wire passed_trig0;
  wire postpone_flag;
  wire postpone_flag_2_reg;
  wire postpone_flag_2_reg_0;
  wire pr1_rd_req0;
  wire pr2_rd_req_reg;
  wire pr2_rd_req_reg_0;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire src_in;
  wire trig_pulse_1;
  wire trig_pulse_10;
  wire trig_pulse_2;
  wire trig_pulse_20;
  wire trigger_next_round;
  wire trigger_next_round0;
  wire trigger_next_round_d1;
  wire [6:31]txe_id_data_i;
  wire [31:0]\txe_id_data_i_reg[0] ;
  wire txmsg_addr_gen_n_10;
  wire txmsg_addr_gen_n_28;
  wire txmsg_addr_gen_n_29;
  wire txmsg_addr_gen_n_30;
  wire txmsg_addr_gen_n_31;
  wire txmsg_addr_gen_n_32;
  wire txmsg_addr_gen_n_33;
  wire txmsg_addr_gen_n_35;
  wire txmsg_addr_gen_n_36;
  wire txmsg_addr_gen_n_37;
  wire txmsg_addr_gen_n_38;
  wire txmsg_addr_gen_n_39;
  wire txmsg_addr_gen_n_40;
  wire txmsg_addr_gen_n_41;
  wire txmsg_addr_gen_n_42;
  wire [0:0]wea;
  wire [4:0]winning_index_sig;
  wire winning_or_locked_index_cancel_req_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_nrh ol_nrh
       (.TRR_REG_WRITE_PULSE_reg(TRR_REG_WRITE_PULSE_reg_0),
        .invalidate_buffer_i(invalidate_buffer_i),
        .invalidate_buffer_reg_0(invalidate_buffer_reg),
        .invalidate_buffer_reg_1(TRR_REG_WRITE_PULSE_reg),
        .passed_trig0(passed_trig0),
        .passed_trig_reg_0(\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .postpone_flag(postpone_flag),
        .postpone_flag_2_reg_0(postpone_flag_2_reg),
        .postpone_flag_2_reg_1(postpone_flag_2_reg_0),
        .postpone_flag_reg_0(ol_tbs_n_61),
        .s_axi_aclk(s_axi_aclk),
        .trig_pulse_1(trig_pulse_1),
        .trig_pulse_2(trig_pulse_2),
        .trig_pulse_20(trig_pulse_20),
        .trig_pulse_2_reg(CANCEL_CONFIRMED_OL_D1_SIG_reg),
        .trig_pulse_2_reg_0(ol_tbs_n_66),
        .trigger_next_round0(trigger_next_round0),
        .trigger_next_round_reg(INDEX_VALID_SIG_reg),
        .trigger_next_round_reg_0(BUFFER_LOCKED_D1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac ol_tac_rd
       (.ACK_H_reg_0(ACK_TX_RD),
        .ACK_H_reg_1(ACK_H_reg_0),
        .ACK_RET_reg(ACK_TX_WR),
        .ACK_S_SIG(ACK_S_SIG),
        .ACK_S_SIG_IMM(ACK_S_SIG_IMM),
        .\ADDR_RET_reg[5] (\ADDR_RET_reg[5] ),
        .CS_H00_out(CS_H00_out),
        .CS_H_D1_0(CS_H_D1_0),
        .CS_H_INTERNAL_1(CS_H_INTERNAL_1),
        .Q({RUNNING_ID_LOC_reg[0],RUNNING_ID_LOC_reg[1],RUNNING_ID_LOC_reg[2],RUNNING_ID_LOC_reg[3],RUNNING_ID_LOC_reg[4],RUNNING_ID_LOC_reg[5],RUNNING_ID_LOC_reg[6],RUNNING_ID_LOC_reg[7],RUNNING_ID_LOC_reg[8]}),
        .\RUNNING_ID_LOC_reg_reg[0] (\RUNNING_ID_LOC_reg_reg[0] ),
        .addrb(addrb),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg_14 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_15 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_16 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_10 (\gen_wr_a.gen_word_narrow.mem_reg_25 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_11 (\gen_wr_a.gen_word_narrow.mem_reg_26 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_12 (\gen_wr_a.gen_word_narrow.mem_reg_27 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\gen_wr_a.gen_word_narrow.mem_reg_17 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (\gen_wr_a.gen_word_narrow.mem_reg_18 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (\gen_wr_a.gen_word_narrow.mem_reg_19 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_5 (\gen_wr_a.gen_word_narrow.mem_reg_20 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_6 (\gen_wr_a.gen_word_narrow.mem_reg_21 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_7 (\gen_wr_a.gen_word_narrow.mem_reg_22 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_8 (\gen_wr_a.gen_word_narrow.mem_reg_23 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_9 (\gen_wr_a.gen_word_narrow.mem_reg_24 ),
        .host_req_reg_0(host_req_reg),
        .pr1_rd_req0(pr1_rd_req0),
        .pr1_rd_req_reg_0(\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .pr2_rd_req_reg_0(pr2_rd_req_reg),
        .pr2_rd_req_reg_1(ol_tbs_n_65),
        .pr2_rd_req_reg_2(pr2_rd_req_reg_0),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tac_4 ol_tac_wr
       (.ACK_H_reg_0(ACK_TX_WR),
        .ACK_H_reg_1(ACK_H_reg),
        .ACK_RX(ACK_RX),
        .ACK_RX_T(ACK_RX_T),
        .ACK_TX_RD(ACK_TX_RD),
        .CS_H0(CS_H0),
        .CS_H_D1(CS_H_D1),
        .CS_H_INTERNAL(CS_H_INTERNAL),
        .D(D),
        .\RD_DATA_RET_reg[0] ({\RD_DATA_S_D1_reg[0] [31],\RD_DATA_S_D1_reg[0] [23],\RD_DATA_S_D1_reg[0] [15:13],\RD_DATA_S_D1_reg[0] [11],\RD_DATA_S_D1_reg[0] [9:0]}),
        .\RD_DATA_RET_reg[0]_0 (\RD_DATA_RET_reg[0] ),
        .\RD_DATA_RET_reg[8] (\RD_DATA_RET_reg[8] ),
        .\RD_DATA_RET_reg[8]_0 (\RD_DATA_RET_reg[8]_0 ),
        .\RD_DATA_RET_reg[8]_1 (\RD_DATA_RET_reg[8]_1 ),
        .doutb(doutb),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_10 (\gen_wr_a.gen_word_narrow.mem_reg_10 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_11 (\gen_wr_a.gen_word_narrow.mem_reg_11 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_12 (\gen_wr_a.gen_word_narrow.mem_reg_12 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_13 (\gen_wr_a.gen_word_narrow.mem_reg_13 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_5 (\gen_wr_a.gen_word_narrow.mem_reg_5 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_6 (\gen_wr_a.gen_word_narrow.mem_reg_6 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_7 (\gen_wr_a.gen_word_narrow.mem_reg_7 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_8 (\gen_wr_a.gen_word_narrow.mem_reg_8 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_9 (\gen_wr_a.gen_word_narrow.mem_reg_9 ),
        .host_wr_req_reg_0(\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .s_axi_aclk(s_axi_aclk),
        .wea(wea));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs ol_tbs
       (.ACK_N_PROCESSING_D1_reg_0(\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .ACK_S_SIG(ACK_S_SIG),
        .ACK_S_T_reg(ol_tbs_n_65),
        .BUFFER_IS_READY0(BUFFER_IS_READY0),
        .BUFFER_LOCKED_D1(BUFFER_LOCKED_D1),
        .E(ol_tbs_n_59),
        .\FSM_sequential_tbs_cs[0]_i_2_0 (ol_txreg_n_78),
        .\FSM_sequential_tbs_cs[0]_i_2_1 (ol_txreg_n_77),
        .\FSM_sequential_tbs_cs[0]_i_2_2 (TRR_TBS_SIG),
        .\FSM_sequential_tbs_cs[0]_i_2_3 (ol_txreg_n_75),
        .\FSM_sequential_tbs_cs_reg[0]_0 (ol_txreg_n_74),
        .\FSM_sequential_tbs_cs_reg[0]_1 (ol_txreg_n_76),
        .\FSM_sequential_tbs_cs_reg[1]_0 (Q),
        .INDEX_VALID_SIG_reg_0(INDEX_VALID_SIG_reg),
        .INDEX_VALID_SIG_reg_1(ol_tbs_n_62),
        .INDEX_VALID_SIG_reg_2(INDEX_VALID_SIG_reg_0),
        .MSG_ON_CAN_BUS_AXI_D1_reg(ol_tbs_n_66),
        .Q(winning_index_sig),
        .\RD_DATA_S_D1_reg[0]_0 (\RD_DATA_S_D1_reg[0] ),
        .\RUNNING_ID_LOC_reg_reg[0]_0 ({RUNNING_ID_LOC_reg[0],RUNNING_ID_LOC_reg[1],RUNNING_ID_LOC_reg[2],RUNNING_ID_LOC_reg[3],RUNNING_ID_LOC_reg[4],RUNNING_ID_LOC_reg[5],RUNNING_ID_LOC_reg[6],RUNNING_ID_LOC_reg[7],RUNNING_ID_LOC_reg[8]}),
        .\RUNNING_ID_LOC_reg_reg[8]_0 (ol_txreg_n_34),
        .TBS_RUNNING_D1(TBS_RUNNING_D1),
        .TBS_RUNNING_SIG_reg_0(TBS_RUNNING_SIG_reg),
        .TBS_RUNNING_SIG_reg_1(ol_tbs_n_26),
        .TBS_RUNNING_SIG_reg_10(ol_tbs_n_35),
        .TBS_RUNNING_SIG_reg_11(TBS_RUNNING_SIG_reg_3),
        .TBS_RUNNING_SIG_reg_12(TBS_RUNNING_SIG_reg_4),
        .TBS_RUNNING_SIG_reg_13(ol_tbs_n_38),
        .TBS_RUNNING_SIG_reg_14(TBS_RUNNING_SIG_reg_5),
        .TBS_RUNNING_SIG_reg_15(TBS_RUNNING_SIG_reg_6),
        .TBS_RUNNING_SIG_reg_16(TBS_RUNNING_SIG_reg_7),
        .TBS_RUNNING_SIG_reg_17(TBS_RUNNING_SIG_reg_8),
        .TBS_RUNNING_SIG_reg_18(ol_tbs_n_43),
        .TBS_RUNNING_SIG_reg_19(TBS_RUNNING_SIG_reg_9),
        .TBS_RUNNING_SIG_reg_2(ol_tbs_n_27),
        .TBS_RUNNING_SIG_reg_20(ol_tbs_n_45),
        .TBS_RUNNING_SIG_reg_21(TBS_RUNNING_SIG_reg_10),
        .TBS_RUNNING_SIG_reg_22(ol_tbs_n_47),
        .TBS_RUNNING_SIG_reg_23(TBS_RUNNING_SIG_reg_11),
        .TBS_RUNNING_SIG_reg_24(ol_tbs_n_49),
        .TBS_RUNNING_SIG_reg_25(ol_tbs_n_50),
        .TBS_RUNNING_SIG_reg_26(ol_tbs_n_51),
        .TBS_RUNNING_SIG_reg_27(ol_tbs_n_52),
        .TBS_RUNNING_SIG_reg_28(ol_tbs_n_53),
        .TBS_RUNNING_SIG_reg_29(ol_tbs_n_54),
        .TBS_RUNNING_SIG_reg_3(ol_tbs_n_28),
        .TBS_RUNNING_SIG_reg_30(TBS_RUNNING_SIG_reg_12),
        .TBS_RUNNING_SIG_reg_31(ol_tbs_n_56),
        .TBS_RUNNING_SIG_reg_32(ol_tbs_n_60),
        .TBS_RUNNING_SIG_reg_33(ol_tbs_n_61),
        .TBS_RUNNING_SIG_reg_4(TBS_RUNNING_SIG_reg_0),
        .TBS_RUNNING_SIG_reg_5(TBS_RUNNING_SIG_reg_1),
        .TBS_RUNNING_SIG_reg_6(ol_tbs_n_31),
        .TBS_RUNNING_SIG_reg_7(ol_tbs_n_32),
        .TBS_RUNNING_SIG_reg_8(ol_tbs_n_33),
        .TBS_RUNNING_SIG_reg_9(TBS_RUNNING_SIG_reg_2),
        .\TRR_i_reg[0] (IC_REG_TCR_I[31]),
        .\TRR_i_reg[0]_0 (exclude_winning_or_locked_req[0]),
        .\TRR_i_reg[10] (IC_REG_TCR_I[21]),
        .\TRR_i_reg[10]_0 (exclude_winning_or_locked_req[10]),
        .\TRR_i_reg[11] (IC_REG_TCR_I[20]),
        .\TRR_i_reg[11]_0 (exclude_winning_or_locked_req[11]),
        .\TRR_i_reg[12] (IC_REG_TCR_I[19]),
        .\TRR_i_reg[12]_0 (exclude_winning_or_locked_req[12]),
        .\TRR_i_reg[13] (IC_REG_TCR_I[18]),
        .\TRR_i_reg[13]_0 (exclude_winning_or_locked_req[13]),
        .\TRR_i_reg[14] (IC_REG_TCR_I[17]),
        .\TRR_i_reg[14]_0 (exclude_winning_or_locked_req[14]),
        .\TRR_i_reg[15] (IC_REG_TCR_I[16]),
        .\TRR_i_reg[15]_0 (exclude_winning_or_locked_req[15]),
        .\TRR_i_reg[16] (IC_REG_TCR_I[15]),
        .\TRR_i_reg[16]_0 (exclude_winning_or_locked_req[16]),
        .\TRR_i_reg[17] (IC_REG_TCR_I[14]),
        .\TRR_i_reg[17]_0 (exclude_winning_or_locked_req[17]),
        .\TRR_i_reg[18] (IC_REG_TCR_I[13]),
        .\TRR_i_reg[18]_0 (exclude_winning_or_locked_req[18]),
        .\TRR_i_reg[19] (IC_REG_TCR_I[12]),
        .\TRR_i_reg[19]_0 (exclude_winning_or_locked_req[19]),
        .\TRR_i_reg[1] (IC_REG_TCR_I[30]),
        .\TRR_i_reg[1]_0 (exclude_winning_or_locked_req[1]),
        .\TRR_i_reg[20] (IC_REG_TCR_I[11]),
        .\TRR_i_reg[20]_0 (exclude_winning_or_locked_req[20]),
        .\TRR_i_reg[21] (IC_REG_TCR_I[10]),
        .\TRR_i_reg[21]_0 (exclude_winning_or_locked_req[21]),
        .\TRR_i_reg[22] (IC_REG_TCR_I[9]),
        .\TRR_i_reg[22]_0 (exclude_winning_or_locked_req[22]),
        .\TRR_i_reg[23] (IC_REG_TCR_I[8]),
        .\TRR_i_reg[23]_0 (exclude_winning_or_locked_req[23]),
        .\TRR_i_reg[24] (IC_REG_TCR_I[7]),
        .\TRR_i_reg[24]_0 (exclude_winning_or_locked_req[24]),
        .\TRR_i_reg[25] (IC_REG_TCR_I[6]),
        .\TRR_i_reg[25]_0 (exclude_winning_or_locked_req[25]),
        .\TRR_i_reg[26] (IC_REG_TCR_I[5]),
        .\TRR_i_reg[26]_0 (exclude_winning_or_locked_req[26]),
        .\TRR_i_reg[27] (IC_REG_TCR_I[4]),
        .\TRR_i_reg[27]_0 (exclude_winning_or_locked_req[27]),
        .\TRR_i_reg[28] (IC_REG_TCR_I[3]),
        .\TRR_i_reg[28]_0 (exclude_winning_or_locked_req[28]),
        .\TRR_i_reg[29] (IC_REG_TCR_I[2]),
        .\TRR_i_reg[29]_0 (exclude_winning_or_locked_req[29]),
        .\TRR_i_reg[2] (IC_REG_TCR_I[29]),
        .\TRR_i_reg[2]_0 (exclude_winning_or_locked_req[2]),
        .\TRR_i_reg[30] (IC_REG_TCR_I[1]),
        .\TRR_i_reg[30]_0 (exclude_winning_or_locked_req[30]),
        .\TRR_i_reg[31] (IC_REG_TCR_I[0]),
        .\TRR_i_reg[31]_0 (exclude_winning_or_locked_req[31]),
        .\TRR_i_reg[3] (IC_REG_TCR_I[28]),
        .\TRR_i_reg[3]_0 (exclude_winning_or_locked_req[3]),
        .\TRR_i_reg[4] (IC_REG_TCR_I[27]),
        .\TRR_i_reg[4]_0 (exclude_winning_or_locked_req[4]),
        .\TRR_i_reg[5] (IC_REG_TCR_I[26]),
        .\TRR_i_reg[5]_0 (exclude_winning_or_locked_req[5]),
        .\TRR_i_reg[6] (IC_REG_TCR_I[25]),
        .\TRR_i_reg[6]_0 (exclude_winning_or_locked_req[6]),
        .\TRR_i_reg[7] (IC_REG_TCR_I[24]),
        .\TRR_i_reg[7]_0 (exclude_winning_or_locked_req[7]),
        .\TRR_i_reg[8] (IC_REG_TCR_I[23]),
        .\TRR_i_reg[8]_0 (exclude_winning_or_locked_req[8]),
        .\TRR_i_reg[9] (IC_REG_TCR_I[22]),
        .\TRR_i_reg[9]_0 (exclude_winning_or_locked_req[9]),
        .\WINNING_ID_LOC_SIG_reg[0]_0 ({WINNING_ID_LOC_SIG[0],WINNING_ID_LOC_SIG[1],WINNING_ID_LOC_SIG[2],WINNING_ID_LOC_SIG[3],WINNING_ID_LOC_SIG[4],WINNING_ID_LOC_SIG[5],WINNING_ID_LOC_SIG[6],WINNING_ID_LOC_SIG[7],WINNING_ID_LOC_SIG[8]}),
        .\WINNING_INDEX_SIG_reg[4]_0 (ol_tbs_n_3),
        .\WINNING_INDEX_SIG_reg[4]_1 (ol_tbs_n_63),
        .index_valid_d4(index_valid_d4),
        .invalidate_buffer_i(invalidate_buffer_i),
        .\num_reg_reg[4]_0 (num_reg),
        .passed_trig0(passed_trig0),
        .passed_trig_reg(BUFFER_LOCKED_D1_reg),
        .passed_trig_reg_0(TRR_REG_WRITE_PULSE_reg),
        .postpone_flag(postpone_flag),
        .s_axi_aclk(s_axi_aclk),
        .trig_pulse_10(trig_pulse_10),
        .trig_pulse_2_reg(CANCEL_CONFIRMED_OL_D1_SIG_reg),
        .trigger_next_round(trigger_next_round),
        .trigger_next_round0(trigger_next_round0),
        .trigger_next_round_d1(trigger_next_round_d1),
        .winning_or_locked_index_cancel_req_i_5_0(ol_txreg_n_70),
        .winning_or_locked_index_cancel_req_i_5_1(ol_txreg_n_71));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg ol_txreg
       (.D(\TRR_i_reg[31] ),
        .E(ol_tbs_n_59),
        .\FSM_sequential_tbs_cs[0]_i_2 (num_reg),
        .IC_REG_ISR_TXCRS_I_i_17_0(IC_REG_ISR_TXCRS_I_i_17),
        .IC_REG_ISR_TXTRS_I_i_8_0(IC_REG_ISR_TXTRS_I_i_8),
        .Q(IC_REG_FSR_I_TXE__0),
        .\RD_DATA_RET[31]_i_4 (\RD_DATA_RET[31]_i_4 ),
        .\RD_DATA_RET[31]_i_4_0 (\RD_DATA_RET[31]_i_4_0 ),
        .TBS_RUNNING_D1(TBS_RUNNING_D1),
        .TBS_RUNNING_D1_reg_0(ol_tbs_n_60),
        .\TCR_i_reg[0]_0 (IC_REG_TCR_I[31]),
        .\TCR_i_reg[0]_1 (\TCR_i_reg[0] ),
        .\TCR_i_reg[10]_0 (IC_REG_TCR_I[21]),
        .\TCR_i_reg[11]_0 (IC_REG_TCR_I[20]),
        .\TCR_i_reg[12]_0 (IC_REG_TCR_I[19]),
        .\TCR_i_reg[13]_0 (IC_REG_TCR_I[18]),
        .\TCR_i_reg[14]_0 (IC_REG_TCR_I[17]),
        .\TCR_i_reg[15]_0 (IC_REG_TCR_I[16]),
        .\TCR_i_reg[16]_0 (IC_REG_TCR_I[15]),
        .\TCR_i_reg[17]_0 (IC_REG_TCR_I[14]),
        .\TCR_i_reg[18]_0 (IC_REG_TCR_I[13]),
        .\TCR_i_reg[19]_0 (IC_REG_TCR_I[12]),
        .\TCR_i_reg[1]_0 (IC_REG_TCR_I[30]),
        .\TCR_i_reg[20]_0 (IC_REG_TCR_I[11]),
        .\TCR_i_reg[21]_0 (IC_REG_TCR_I[10]),
        .\TCR_i_reg[21]_1 (ol_txreg_n_73),
        .\TCR_i_reg[22]_0 (IC_REG_TCR_I[9]),
        .\TCR_i_reg[22]_1 (ol_txreg_n_71),
        .\TCR_i_reg[23]_0 (IC_REG_TCR_I[8]),
        .\TCR_i_reg[24]_0 (IC_REG_TCR_I[7]),
        .\TCR_i_reg[25]_0 (IC_REG_TCR_I[6]),
        .\TCR_i_reg[26]_0 (IC_REG_TCR_I[5]),
        .\TCR_i_reg[27]_0 (IC_REG_TCR_I[4]),
        .\TCR_i_reg[28]_0 (IC_REG_TCR_I[3]),
        .\TCR_i_reg[29]_0 (IC_REG_TCR_I[2]),
        .\TCR_i_reg[2]_0 (IC_REG_TCR_I[29]),
        .\TCR_i_reg[30]_0 (IC_REG_TCR_I[1]),
        .\TCR_i_reg[31]_0 (IC_REG_TCR_I[0]),
        .\TCR_i_reg[3]_0 (IC_REG_TCR_I[28]),
        .\TCR_i_reg[4]_0 (IC_REG_TCR_I[27]),
        .\TCR_i_reg[5]_0 (IC_REG_TCR_I[26]),
        .\TCR_i_reg[5]_1 (ol_txreg_n_72),
        .\TCR_i_reg[6]_0 (IC_REG_TCR_I[25]),
        .\TCR_i_reg[6]_1 (ol_txreg_n_70),
        .\TCR_i_reg[7]_0 (IC_REG_TCR_I[24]),
        .\TCR_i_reg[8]_0 (IC_REG_TCR_I[23]),
        .\TCR_i_reg[9]_0 (IC_REG_TCR_I[22]),
        .TRR_REG_WRITE_PULSE0(TRR_REG_WRITE_PULSE0),
        .TRR_REG_WRITE_PULSE_reg_0(TRR_REG_WRITE_PULSE_reg),
        .\TRR_TBS_i_reg[0]_0 (exclude_winning_or_locked_req[0]),
        .\TRR_TBS_i_reg[10]_0 (exclude_winning_or_locked_req[10]),
        .\TRR_TBS_i_reg[11]_0 (exclude_winning_or_locked_req[11]),
        .\TRR_TBS_i_reg[12]_0 (exclude_winning_or_locked_req[12]),
        .\TRR_TBS_i_reg[13]_0 (exclude_winning_or_locked_req[13]),
        .\TRR_TBS_i_reg[14]_0 (ol_txreg_n_78),
        .\TRR_TBS_i_reg[14]_1 (exclude_winning_or_locked_req[14]),
        .\TRR_TBS_i_reg[15]_0 (exclude_winning_or_locked_req[15]),
        .\TRR_TBS_i_reg[16]_0 (exclude_winning_or_locked_req[16]),
        .\TRR_TBS_i_reg[17]_0 (exclude_winning_or_locked_req[17]),
        .\TRR_TBS_i_reg[18]_0 (exclude_winning_or_locked_req[18]),
        .\TRR_TBS_i_reg[19]_0 (exclude_winning_or_locked_req[19]),
        .\TRR_TBS_i_reg[1]_0 (exclude_winning_or_locked_req[1]),
        .\TRR_TBS_i_reg[20]_0 (exclude_winning_or_locked_req[20]),
        .\TRR_TBS_i_reg[21]_0 (exclude_winning_or_locked_req[21]),
        .\TRR_TBS_i_reg[22]_0 (exclude_winning_or_locked_req[22]),
        .\TRR_TBS_i_reg[23]_0 (exclude_winning_or_locked_req[23]),
        .\TRR_TBS_i_reg[24]_0 (ol_txreg_n_75),
        .\TRR_TBS_i_reg[24]_1 (exclude_winning_or_locked_req[24]),
        .\TRR_TBS_i_reg[25]_0 (exclude_winning_or_locked_req[25]),
        .\TRR_TBS_i_reg[26]_0 (TRR_TBS_SIG),
        .\TRR_TBS_i_reg[26]_1 (exclude_winning_or_locked_req[26]),
        .\TRR_TBS_i_reg[27]_0 (exclude_winning_or_locked_req[27]),
        .\TRR_TBS_i_reg[28]_0 (exclude_winning_or_locked_req[28]),
        .\TRR_TBS_i_reg[29]_0 (exclude_winning_or_locked_req[29]),
        .\TRR_TBS_i_reg[2]_0 (exclude_winning_or_locked_req[2]),
        .\TRR_TBS_i_reg[30]_0 (exclude_winning_or_locked_req[30]),
        .\TRR_TBS_i_reg[31]_0 (ol_txreg_n_76),
        .\TRR_TBS_i_reg[31]_1 (exclude_winning_or_locked_req[31]),
        .\TRR_TBS_i_reg[31]_2 (BUFFER_LOCKED_D1_reg),
        .\TRR_TBS_i_reg[3]_0 (exclude_winning_or_locked_req[3]),
        .\TRR_TBS_i_reg[4]_0 (exclude_winning_or_locked_req[4]),
        .\TRR_TBS_i_reg[5]_0 (exclude_winning_or_locked_req[5]),
        .\TRR_TBS_i_reg[6]_0 (exclude_winning_or_locked_req[6]),
        .\TRR_TBS_i_reg[7]_0 (exclude_winning_or_locked_req[7]),
        .\TRR_TBS_i_reg[8]_0 (ol_txreg_n_77),
        .\TRR_TBS_i_reg[8]_1 (exclude_winning_or_locked_req[8]),
        .\TRR_TBS_i_reg[9]_0 (exclude_winning_or_locked_req[9]),
        .\TRR_i_D1_reg[0]_0 (\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .\TRR_i_reg[0]_0 (\TRR_i_reg[0] ),
        .\TRR_i_reg[0]_1 (\TRR_i_reg[0]_0 ),
        .\TRR_i_reg[0]_2 (ol_tbs_n_56),
        .\TRR_i_reg[0]_3 (\TRR_i_reg[0]_1 ),
        .\TRR_i_reg[10]_0 (\TRR_i_reg[10] ),
        .\TRR_i_reg[11]_0 (ol_tbs_n_45),
        .\TRR_i_reg[11]_1 (\TRR_i_reg[11] ),
        .\TRR_i_reg[12]_0 (\TRR_i_reg[12] ),
        .\TRR_i_reg[13]_0 (ol_tbs_n_43),
        .\TRR_i_reg[13]_1 (\TRR_i_reg[13] ),
        .\TRR_i_reg[14]_0 (\TRR_i_reg[14] ),
        .\TRR_i_reg[15]_0 (ol_tbs_n_26),
        .\TRR_i_reg[15]_1 (\TRR_i_reg[15] ),
        .\TRR_i_reg[16]_0 (ol_tbs_n_27),
        .\TRR_i_reg[16]_1 (\TRR_i_reg[16] ),
        .\TRR_i_reg[17]_0 (ol_tbs_n_28),
        .\TRR_i_reg[17]_1 (\TRR_i_reg[17] ),
        .\TRR_i_reg[18]_0 (\TRR_i_reg[18] ),
        .\TRR_i_reg[19]_0 (\TRR_i_reg[19] ),
        .\TRR_i_reg[1]_0 (\TRR_i_reg[1] ),
        .\TRR_i_reg[20]_0 (ol_tbs_n_31),
        .\TRR_i_reg[20]_1 (\TRR_i_reg[20] ),
        .\TRR_i_reg[21]_0 (ol_tbs_n_32),
        .\TRR_i_reg[21]_1 (\TRR_i_reg[21] ),
        .\TRR_i_reg[22]_0 (ol_tbs_n_33),
        .\TRR_i_reg[22]_1 (\TRR_i_reg[22] ),
        .\TRR_i_reg[23]_0 (\TRR_i_reg[23] ),
        .\TRR_i_reg[24]_0 (ol_tbs_n_35),
        .\TRR_i_reg[24]_1 (\TRR_i_reg[24] ),
        .\TRR_i_reg[25]_0 (\TRR_i_reg[25] ),
        .\TRR_i_reg[26]_0 (\TRR_i_reg[26] ),
        .\TRR_i_reg[27]_0 (ol_tbs_n_38),
        .\TRR_i_reg[27]_1 (\TRR_i_reg[27] ),
        .\TRR_i_reg[28]_0 (\TRR_i_reg[28] ),
        .\TRR_i_reg[29]_0 (\TRR_i_reg[29] ),
        .\TRR_i_reg[2]_0 (ol_tbs_n_54),
        .\TRR_i_reg[2]_1 (\TRR_i_reg[2] ),
        .\TRR_i_reg[30]_0 (\TRR_i_reg[30] ),
        .\TRR_i_reg[31]_0 (\TRR_i_reg[31]_0 ),
        .\TRR_i_reg[3]_0 (ol_tbs_n_53),
        .\TRR_i_reg[3]_1 (\TRR_i_reg[3] ),
        .\TRR_i_reg[4]_0 (ol_tbs_n_52),
        .\TRR_i_reg[4]_1 (\TRR_i_reg[4] ),
        .\TRR_i_reg[5]_0 (ol_tbs_n_51),
        .\TRR_i_reg[5]_1 (\TRR_i_reg[5] ),
        .\TRR_i_reg[6]_0 (ol_tbs_n_50),
        .\TRR_i_reg[6]_1 (\TRR_i_reg[6] ),
        .\TRR_i_reg[7]_0 (ol_tbs_n_49),
        .\TRR_i_reg[7]_1 (\TRR_i_reg[7] ),
        .\TRR_i_reg[8]_0 (\TRR_i_reg[8] ),
        .\TRR_i_reg[9]_0 (ol_tbs_n_47),
        .\TRR_i_reg[9]_1 (\TRR_i_reg[9] ),
        .TXCRS_SET(TXCRS_SET),
        .TXTRS_SET(TXTRS_SET),
        .\num_reg_reg[2] (ol_txreg_n_74),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .trig_pulse_2_i_4(winning_index_sig[1:0]),
        .trigger_next_round_d1(trigger_next_round_d1),
        .trigger_next_round_d1_reg(ol_txreg_n_34),
        .winning_or_locked_index_cancel_req_i_3({ol_wrh_n_7,ol_wrh_n_8}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh ol_wrh
       (.BUFFER_IS_READY0(BUFFER_IS_READY0),
        .BUFFER_LOCKED_D1(BUFFER_LOCKED_D1),
        .BUFFER_LOCKED_D1_reg_0(BUFFER_LOCKED_D1_reg),
        .CANCEL_CONFIRMED_OL_D1_SIG_reg_0(CANCEL_CONFIRMED_OL_D1_SIG_reg),
        .D({WINNING_ID_LOC_SIG[0],WINNING_ID_LOC_SIG[1],WINNING_ID_LOC_SIG[2],WINNING_ID_LOC_SIG[3],WINNING_ID_LOC_SIG[4],WINNING_ID_LOC_SIG[5],WINNING_ID_LOC_SIG[6],WINNING_ID_LOC_SIG[7],WINNING_ID_LOC_SIG[8]}),
        .IC_REG_TCR_I({IC_REG_TCR_I[0],IC_REG_TCR_I[1],IC_REG_TCR_I[2],IC_REG_TCR_I[3],IC_REG_TCR_I[4],IC_REG_TCR_I[5],IC_REG_TCR_I[6],IC_REG_TCR_I[7],IC_REG_TCR_I[12],IC_REG_TCR_I[13],IC_REG_TCR_I[14],IC_REG_TCR_I[15],IC_REG_TCR_I[16],IC_REG_TCR_I[17],IC_REG_TCR_I[18],IC_REG_TCR_I[19],IC_REG_TCR_I[20],IC_REG_TCR_I[21],IC_REG_TCR_I[22],IC_REG_TCR_I[23],IC_REG_TCR_I[28],IC_REG_TCR_I[29],IC_REG_TCR_I[30],IC_REG_TCR_I[31]}),
        .\LOCKED_BUFFER_INDEX_I_reg[4]_0 (winning_index_sig),
        .\LOCKED_ID_LOC_I_reg[9]_0 ({locked_id_loc_sig[0],locked_id_loc_sig[1],locked_id_loc_sig[2],locked_id_loc_sig[3],locked_id_loc_sig[4],locked_id_loc_sig[5],locked_id_loc_sig[6],locked_id_loc_sig[7],locked_id_loc_sig[8]}),
        .Q({ol_wrh_n_7,ol_wrh_n_8}),
        .\exclude_winning_or_locked_req_reg[0]_0 (exclude_winning_or_locked_req[0]),
        .\exclude_winning_or_locked_req_reg[0]_1 (\exclude_winning_or_locked_req_reg[0] ),
        .\exclude_winning_or_locked_req_reg[10]_0 (exclude_winning_or_locked_req[10]),
        .\exclude_winning_or_locked_req_reg[11]_0 (exclude_winning_or_locked_req[11]),
        .\exclude_winning_or_locked_req_reg[12]_0 (exclude_winning_or_locked_req[12]),
        .\exclude_winning_or_locked_req_reg[13]_0 (exclude_winning_or_locked_req[13]),
        .\exclude_winning_or_locked_req_reg[14]_0 (exclude_winning_or_locked_req[14]),
        .\exclude_winning_or_locked_req_reg[15]_0 (exclude_winning_or_locked_req[15]),
        .\exclude_winning_or_locked_req_reg[15]_1 (ol_tbs_n_3),
        .\exclude_winning_or_locked_req_reg[16]_0 (exclude_winning_or_locked_req[16]),
        .\exclude_winning_or_locked_req_reg[17]_0 (exclude_winning_or_locked_req[17]),
        .\exclude_winning_or_locked_req_reg[18]_0 (exclude_winning_or_locked_req[18]),
        .\exclude_winning_or_locked_req_reg[19]_0 (exclude_winning_or_locked_req[19]),
        .\exclude_winning_or_locked_req_reg[1]_0 (exclude_winning_or_locked_req[1]),
        .\exclude_winning_or_locked_req_reg[20]_0 (exclude_winning_or_locked_req[20]),
        .\exclude_winning_or_locked_req_reg[21]_0 (exclude_winning_or_locked_req[21]),
        .\exclude_winning_or_locked_req_reg[22]_0 (exclude_winning_or_locked_req[22]),
        .\exclude_winning_or_locked_req_reg[23]_0 (exclude_winning_or_locked_req[23]),
        .\exclude_winning_or_locked_req_reg[24]_0 (exclude_winning_or_locked_req[24]),
        .\exclude_winning_or_locked_req_reg[25]_0 (exclude_winning_or_locked_req[25]),
        .\exclude_winning_or_locked_req_reg[26]_0 (exclude_winning_or_locked_req[26]),
        .\exclude_winning_or_locked_req_reg[27]_0 (exclude_winning_or_locked_req[27]),
        .\exclude_winning_or_locked_req_reg[28]_0 (exclude_winning_or_locked_req[28]),
        .\exclude_winning_or_locked_req_reg[29]_0 (exclude_winning_or_locked_req[29]),
        .\exclude_winning_or_locked_req_reg[2]_0 (exclude_winning_or_locked_req[2]),
        .\exclude_winning_or_locked_req_reg[30]_0 (exclude_winning_or_locked_req[30]),
        .\exclude_winning_or_locked_req_reg[31]_0 (exclude_winning_or_locked_req[31]),
        .\exclude_winning_or_locked_req_reg[31]_1 (ol_tbs_n_63),
        .\exclude_winning_or_locked_req_reg[3]_0 (exclude_winning_or_locked_req[3]),
        .\exclude_winning_or_locked_req_reg[4]_0 (exclude_winning_or_locked_req[4]),
        .\exclude_winning_or_locked_req_reg[5]_0 (exclude_winning_or_locked_req[5]),
        .\exclude_winning_or_locked_req_reg[6]_0 (exclude_winning_or_locked_req[6]),
        .\exclude_winning_or_locked_req_reg[7]_0 (exclude_winning_or_locked_req[7]),
        .\exclude_winning_or_locked_req_reg[8]_0 (exclude_winning_or_locked_req[8]),
        .\exclude_winning_or_locked_req_reg[9]_0 (exclude_winning_or_locked_req[9]),
        .index_valid_d1_reg_0(INDEX_VALID_SIG_reg),
        .index_valid_d4(index_valid_d4),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .src_in(src_in),
        .trig_pulse_1(trig_pulse_1),
        .trig_pulse_10(trig_pulse_10),
        .trig_pulse_2(trig_pulse_2),
        .trig_pulse_20(trig_pulse_20),
        .winning_or_locked_index_cancel_req_reg_0(winning_or_locked_index_cancel_req_reg),
        .winning_or_locked_index_cancel_req_reg_1(\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .winning_or_locked_index_cancel_req_reg_2(ol_tbs_n_62),
        .winning_or_locked_index_cancel_req_reg_3(ol_txreg_n_72),
        .winning_or_locked_index_cancel_req_reg_4(ol_txreg_n_73));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl tx_event_fifo_cntl
       (.E(E),
        .\FILL_LEVEL_reg[1]_0 (\FILL_LEVEL_reg[1] ),
        .\FILL_LEVEL_reg[4]_0 (\FILL_LEVEL_reg[4] ),
        .\FILL_LEVEL_reg[5]_0 (\FILL_LEVEL_reg[5] ),
        .IC_REG_MSR_DAR(IC_REG_MSR_DAR),
        .\IC_REG_WMR_I2_reg[0]_0 (\IC_REG_WMR_I2_reg[0] ),
        .IC_SYNC_ISR_MSGLST_TXE(IC_SYNC_ISR_MSGLST_TXE),
        .IC_SYNC_ISR_MSGLST_reg_0(IC_SYNC_ISR_MSGLST_reg),
        .\MULTI_BIT.s_level_out_bus_d5_reg[0] (\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .Q(\TXE_DATA_TS_reg[7] ),
        .\RD_INDEX_reg[1]_0 ({\RD_INDEX_reg[1] ,IC_REG_FSR_I_TXE__0}),
        .\RD_INDEX_reg[5]_0 (\RD_INDEX_reg[5] ),
        .RXF_FULL_AXI(RXF_FULL_AXI),
        .RXF_FULL_I_reg_0(RXF_FULL_I_reg),
        .\SINGLE_BIT.s_level_out_d1_cdc_to_reg (winning_or_locked_index_cancel_req_reg),
        .SR(SR),
        .TS_RX_WDATA_F1(TS_RX_WDATA_F1),
        .TS_RX_WEN(TS_RX_WEN),
        .TXEWM_SET(TXEWM_SET),
        .TXE_BRAM_WEN(TXE_BRAM_WEN),
        .TXE_MSGVAL_D1_reg_0(TXE_MSGVAL_D1_reg),
        .TXE_MSGVAL_D2_reg_0(TXE_MSGVAL_D2_reg),
        .TXE_MSGVAL_FD1(TXE_MSGVAL_FD1),
        .TXE_MSGVAL_FD2(TXE_MSGVAL_FD2),
        .addr_location_incr_count_reg_0(addr_location_incr_count_reg),
        .addr_location_incr_count_reg_1(addr_location_incr_count_reg_0),
        .addra(addra),
        .can_clk(can_clk),
        .dest_arst(dest_arst),
        .dina(dina),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (txmsg_addr_gen_n_41),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_0 (txmsg_addr_gen_n_42),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (txmsg_addr_gen_n_10),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_1 (\gen_wr_a.gen_word_narrow.mem_reg_1_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_10 (txmsg_addr_gen_n_35),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_11 (txmsg_addr_gen_n_36),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_12 (txmsg_addr_gen_n_37),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_13 (txmsg_addr_gen_n_38),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_14 (txmsg_addr_gen_n_39),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_15 (txmsg_addr_gen_n_40),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_16 (\gen_wr_a.gen_word_narrow.mem_reg_1_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_17 (\gen_wr_a.gen_word_narrow.mem_reg_1_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_2 (\gen_wr_a.gen_word_narrow.mem_reg_1_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_3 (txmsg_addr_gen_n_28),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_4 (txmsg_addr_gen_n_29),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_5 (txmsg_addr_gen_n_30),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_6 (txmsg_addr_gen_n_31),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_7 (txmsg_addr_gen_n_32),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_8 ({txe_id_data_i[6],txe_id_data_i[16],txe_id_data_i[17],txe_id_data_i[18],txe_id_data_i[19],txe_id_data_i[20],txe_id_data_i[21],txe_id_data_i[22],txe_id_data_i[23],txe_id_data_i[24],txe_id_data_i[25],txe_id_data_i[26],txe_id_data_i[27],txe_id_data_i[28],txe_id_data_i[29],txe_id_data_i[30],txe_id_data_i[31]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_9 (txmsg_addr_gen_n_33),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[4:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen txmsg_addr_gen
       (.ADDR_M_CC(ADDR_M_CC),
        .Q({txe_id_data_i[6],txe_id_data_i[16],txe_id_data_i[17],txe_id_data_i[18],txe_id_data_i[19],txe_id_data_i[20],txe_id_data_i[21],txe_id_data_i[22],txe_id_data_i[23],txe_id_data_i[24],txe_id_data_i[25],txe_id_data_i[26],txe_id_data_i[27],txe_id_data_i[28],txe_id_data_i[29],txe_id_data_i[30],txe_id_data_i[31]}),
        .SR(SR),
        .\TXE_DATA_TS_reg[0]_0 (txmsg_addr_gen_n_10),
        .\TXE_DATA_TS_reg[10]_0 (txmsg_addr_gen_n_37),
        .\TXE_DATA_TS_reg[11]_0 (txmsg_addr_gen_n_38),
        .\TXE_DATA_TS_reg[12]_0 (txmsg_addr_gen_n_39),
        .\TXE_DATA_TS_reg[13]_0 (txmsg_addr_gen_n_40),
        .\TXE_DATA_TS_reg[14]_0 (txmsg_addr_gen_n_41),
        .\TXE_DATA_TS_reg[15]_0 (txmsg_addr_gen_n_42),
        .\TXE_DATA_TS_reg[1]_0 (txmsg_addr_gen_n_28),
        .\TXE_DATA_TS_reg[2]_0 (txmsg_addr_gen_n_29),
        .\TXE_DATA_TS_reg[3]_0 (txmsg_addr_gen_n_30),
        .\TXE_DATA_TS_reg[4]_0 (txmsg_addr_gen_n_31),
        .\TXE_DATA_TS_reg[5]_0 (txmsg_addr_gen_n_32),
        .\TXE_DATA_TS_reg[7]_0 (txmsg_addr_gen_n_33),
        .\TXE_DATA_TS_reg[7]_1 (\TXE_DATA_TS_reg[7] ),
        .\TXE_DATA_TS_reg[8]_0 (txmsg_addr_gen_n_35),
        .\TXE_DATA_TS_reg[9]_0 (txmsg_addr_gen_n_36),
        .\addr_location_incr_count_reg[0]_0 (\addr_location_incr_count_reg[0] ),
        .\addr_location_incr_count_reg[4]_0 (\addr_location_incr_count_reg[4] ),
        .can_clk(can_clk),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (TXE_MSGVAL_D2_reg),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (TXE_MSGVAL_D1_reg),
        .\syncstages_ff_reg[0][9] ({locked_id_loc_sig[0],locked_id_loc_sig[1],locked_id_loc_sig[2],locked_id_loc_sig[3],locked_id_loc_sig[4],locked_id_loc_sig[5],locked_id_loc_sig[6],locked_id_loc_sig[7],locked_id_loc_sig[8]}),
        .\txe_id_data_i_reg[0]_0 (\txe_id_data_i_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbs
   (trigger_next_round,
    trigger_next_round_d1,
    INDEX_VALID_SIG_reg_0,
    \WINNING_INDEX_SIG_reg[4]_0 ,
    Q,
    \num_reg_reg[4]_0 ,
    \FSM_sequential_tbs_cs_reg[1]_0 ,
    \RUNNING_ID_LOC_reg_reg[0]_0 ,
    TBS_RUNNING_SIG_reg_0,
    TBS_RUNNING_SIG_reg_1,
    TBS_RUNNING_SIG_reg_2,
    TBS_RUNNING_SIG_reg_3,
    TBS_RUNNING_SIG_reg_4,
    TBS_RUNNING_SIG_reg_5,
    TBS_RUNNING_SIG_reg_6,
    TBS_RUNNING_SIG_reg_7,
    TBS_RUNNING_SIG_reg_8,
    TBS_RUNNING_SIG_reg_9,
    TBS_RUNNING_SIG_reg_10,
    TBS_RUNNING_SIG_reg_11,
    TBS_RUNNING_SIG_reg_12,
    TBS_RUNNING_SIG_reg_13,
    TBS_RUNNING_SIG_reg_14,
    TBS_RUNNING_SIG_reg_15,
    TBS_RUNNING_SIG_reg_16,
    TBS_RUNNING_SIG_reg_17,
    TBS_RUNNING_SIG_reg_18,
    TBS_RUNNING_SIG_reg_19,
    TBS_RUNNING_SIG_reg_20,
    TBS_RUNNING_SIG_reg_21,
    TBS_RUNNING_SIG_reg_22,
    TBS_RUNNING_SIG_reg_23,
    TBS_RUNNING_SIG_reg_24,
    TBS_RUNNING_SIG_reg_25,
    TBS_RUNNING_SIG_reg_26,
    TBS_RUNNING_SIG_reg_27,
    TBS_RUNNING_SIG_reg_28,
    TBS_RUNNING_SIG_reg_29,
    TBS_RUNNING_SIG_reg_30,
    TBS_RUNNING_SIG_reg_31,
    passed_trig0,
    trig_pulse_10,
    E,
    TBS_RUNNING_SIG_reg_32,
    TBS_RUNNING_SIG_reg_33,
    INDEX_VALID_SIG_reg_1,
    \WINNING_INDEX_SIG_reg[4]_1 ,
    BUFFER_IS_READY0,
    ACK_S_T_reg,
    MSG_ON_CAN_BUS_AXI_D1_reg,
    \WINNING_ID_LOC_SIG_reg[0]_0 ,
    ACK_N_PROCESSING_D1_reg_0,
    trigger_next_round0,
    s_axi_aclk,
    INDEX_VALID_SIG_reg_2,
    passed_trig_reg,
    \FSM_sequential_tbs_cs[0]_i_2_0 ,
    \FSM_sequential_tbs_cs[0]_i_2_1 ,
    TBS_RUNNING_D1,
    \TRR_i_reg[14] ,
    \TRR_i_reg[14]_0 ,
    trig_pulse_2_reg,
    \TRR_i_reg[15] ,
    \TRR_i_reg[15]_0 ,
    \TRR_i_reg[16] ,
    \TRR_i_reg[16]_0 ,
    \TRR_i_reg[17] ,
    \TRR_i_reg[17]_0 ,
    \TRR_i_reg[18] ,
    \TRR_i_reg[18]_0 ,
    \TRR_i_reg[19] ,
    \TRR_i_reg[19]_0 ,
    \TRR_i_reg[20] ,
    \TRR_i_reg[20]_0 ,
    \TRR_i_reg[21] ,
    \TRR_i_reg[21]_0 ,
    \TRR_i_reg[22] ,
    \TRR_i_reg[22]_0 ,
    \TRR_i_reg[23] ,
    \TRR_i_reg[23]_0 ,
    \TRR_i_reg[24] ,
    \TRR_i_reg[24]_0 ,
    \TRR_i_reg[25] ,
    \TRR_i_reg[25]_0 ,
    \TRR_i_reg[26] ,
    \TRR_i_reg[26]_0 ,
    \TRR_i_reg[27] ,
    \TRR_i_reg[27]_0 ,
    \TRR_i_reg[28] ,
    \TRR_i_reg[28]_0 ,
    \TRR_i_reg[29] ,
    \TRR_i_reg[29]_0 ,
    \TRR_i_reg[30] ,
    \TRR_i_reg[30]_0 ,
    \TRR_i_reg[31] ,
    \TRR_i_reg[31]_0 ,
    \TRR_i_reg[13] ,
    \TRR_i_reg[13]_0 ,
    \TRR_i_reg[12] ,
    \TRR_i_reg[12]_0 ,
    \TRR_i_reg[11] ,
    \TRR_i_reg[11]_0 ,
    \TRR_i_reg[10] ,
    \TRR_i_reg[10]_0 ,
    \TRR_i_reg[9] ,
    \TRR_i_reg[9]_0 ,
    \TRR_i_reg[8] ,
    \TRR_i_reg[8]_0 ,
    \TRR_i_reg[7] ,
    \TRR_i_reg[7]_0 ,
    \TRR_i_reg[6] ,
    \TRR_i_reg[6]_0 ,
    \TRR_i_reg[5] ,
    \TRR_i_reg[5]_0 ,
    \TRR_i_reg[4] ,
    \TRR_i_reg[4]_0 ,
    \TRR_i_reg[3] ,
    \TRR_i_reg[3]_0 ,
    \TRR_i_reg[2] ,
    \TRR_i_reg[2]_0 ,
    \TRR_i_reg[1] ,
    \TRR_i_reg[1]_0 ,
    \TRR_i_reg[0] ,
    \TRR_i_reg[0]_0 ,
    passed_trig_reg_0,
    BUFFER_LOCKED_D1,
    postpone_flag,
    ACK_S_SIG,
    \RUNNING_ID_LOC_reg_reg[8]_0 ,
    invalidate_buffer_i,
    index_valid_d4,
    winning_or_locked_index_cancel_req_i_5_0,
    winning_or_locked_index_cancel_req_i_5_1,
    \FSM_sequential_tbs_cs_reg[0]_0 ,
    \FSM_sequential_tbs_cs_reg[0]_1 ,
    \FSM_sequential_tbs_cs[0]_i_2_2 ,
    \FSM_sequential_tbs_cs[0]_i_2_3 ,
    \RD_DATA_S_D1_reg[0]_0 );
  output trigger_next_round;
  output trigger_next_round_d1;
  output INDEX_VALID_SIG_reg_0;
  output \WINNING_INDEX_SIG_reg[4]_0 ;
  output [4:0]Q;
  output [4:0]\num_reg_reg[4]_0 ;
  output [1:0]\FSM_sequential_tbs_cs_reg[1]_0 ;
  output [8:0]\RUNNING_ID_LOC_reg_reg[0]_0 ;
  output TBS_RUNNING_SIG_reg_0;
  output TBS_RUNNING_SIG_reg_1;
  output TBS_RUNNING_SIG_reg_2;
  output TBS_RUNNING_SIG_reg_3;
  output TBS_RUNNING_SIG_reg_4;
  output TBS_RUNNING_SIG_reg_5;
  output TBS_RUNNING_SIG_reg_6;
  output TBS_RUNNING_SIG_reg_7;
  output TBS_RUNNING_SIG_reg_8;
  output TBS_RUNNING_SIG_reg_9;
  output TBS_RUNNING_SIG_reg_10;
  output TBS_RUNNING_SIG_reg_11;
  output TBS_RUNNING_SIG_reg_12;
  output TBS_RUNNING_SIG_reg_13;
  output TBS_RUNNING_SIG_reg_14;
  output TBS_RUNNING_SIG_reg_15;
  output TBS_RUNNING_SIG_reg_16;
  output TBS_RUNNING_SIG_reg_17;
  output TBS_RUNNING_SIG_reg_18;
  output TBS_RUNNING_SIG_reg_19;
  output TBS_RUNNING_SIG_reg_20;
  output TBS_RUNNING_SIG_reg_21;
  output TBS_RUNNING_SIG_reg_22;
  output TBS_RUNNING_SIG_reg_23;
  output TBS_RUNNING_SIG_reg_24;
  output TBS_RUNNING_SIG_reg_25;
  output TBS_RUNNING_SIG_reg_26;
  output TBS_RUNNING_SIG_reg_27;
  output TBS_RUNNING_SIG_reg_28;
  output TBS_RUNNING_SIG_reg_29;
  output TBS_RUNNING_SIG_reg_30;
  output TBS_RUNNING_SIG_reg_31;
  output passed_trig0;
  output trig_pulse_10;
  output [0:0]E;
  output TBS_RUNNING_SIG_reg_32;
  output TBS_RUNNING_SIG_reg_33;
  output INDEX_VALID_SIG_reg_1;
  output \WINNING_INDEX_SIG_reg[4]_1 ;
  output BUFFER_IS_READY0;
  output ACK_S_T_reg;
  output MSG_ON_CAN_BUS_AXI_D1_reg;
  output [8:0]\WINNING_ID_LOC_SIG_reg[0]_0 ;
  input ACK_N_PROCESSING_D1_reg_0;
  input trigger_next_round0;
  input s_axi_aclk;
  input INDEX_VALID_SIG_reg_2;
  input passed_trig_reg;
  input \FSM_sequential_tbs_cs[0]_i_2_0 ;
  input \FSM_sequential_tbs_cs[0]_i_2_1 ;
  input TBS_RUNNING_D1;
  input \TRR_i_reg[14] ;
  input \TRR_i_reg[14]_0 ;
  input trig_pulse_2_reg;
  input \TRR_i_reg[15] ;
  input \TRR_i_reg[15]_0 ;
  input \TRR_i_reg[16] ;
  input \TRR_i_reg[16]_0 ;
  input \TRR_i_reg[17] ;
  input \TRR_i_reg[17]_0 ;
  input \TRR_i_reg[18] ;
  input \TRR_i_reg[18]_0 ;
  input \TRR_i_reg[19] ;
  input \TRR_i_reg[19]_0 ;
  input \TRR_i_reg[20] ;
  input \TRR_i_reg[20]_0 ;
  input \TRR_i_reg[21] ;
  input \TRR_i_reg[21]_0 ;
  input \TRR_i_reg[22] ;
  input \TRR_i_reg[22]_0 ;
  input \TRR_i_reg[23] ;
  input \TRR_i_reg[23]_0 ;
  input \TRR_i_reg[24] ;
  input \TRR_i_reg[24]_0 ;
  input \TRR_i_reg[25] ;
  input \TRR_i_reg[25]_0 ;
  input \TRR_i_reg[26] ;
  input \TRR_i_reg[26]_0 ;
  input \TRR_i_reg[27] ;
  input \TRR_i_reg[27]_0 ;
  input \TRR_i_reg[28] ;
  input \TRR_i_reg[28]_0 ;
  input \TRR_i_reg[29] ;
  input \TRR_i_reg[29]_0 ;
  input \TRR_i_reg[30] ;
  input \TRR_i_reg[30]_0 ;
  input \TRR_i_reg[31] ;
  input \TRR_i_reg[31]_0 ;
  input \TRR_i_reg[13] ;
  input \TRR_i_reg[13]_0 ;
  input \TRR_i_reg[12] ;
  input \TRR_i_reg[12]_0 ;
  input \TRR_i_reg[11] ;
  input \TRR_i_reg[11]_0 ;
  input \TRR_i_reg[10] ;
  input \TRR_i_reg[10]_0 ;
  input \TRR_i_reg[9] ;
  input \TRR_i_reg[9]_0 ;
  input \TRR_i_reg[8] ;
  input \TRR_i_reg[8]_0 ;
  input \TRR_i_reg[7] ;
  input \TRR_i_reg[7]_0 ;
  input \TRR_i_reg[6] ;
  input \TRR_i_reg[6]_0 ;
  input \TRR_i_reg[5] ;
  input \TRR_i_reg[5]_0 ;
  input \TRR_i_reg[4] ;
  input \TRR_i_reg[4]_0 ;
  input \TRR_i_reg[3] ;
  input \TRR_i_reg[3]_0 ;
  input \TRR_i_reg[2] ;
  input \TRR_i_reg[2]_0 ;
  input \TRR_i_reg[1] ;
  input \TRR_i_reg[1]_0 ;
  input \TRR_i_reg[0] ;
  input \TRR_i_reg[0]_0 ;
  input passed_trig_reg_0;
  input BUFFER_LOCKED_D1;
  input postpone_flag;
  input ACK_S_SIG;
  input \RUNNING_ID_LOC_reg_reg[8]_0 ;
  input invalidate_buffer_i;
  input index_valid_d4;
  input winning_or_locked_index_cancel_req_i_5_0;
  input winning_or_locked_index_cancel_req_i_5_1;
  input \FSM_sequential_tbs_cs_reg[0]_0 ;
  input \FSM_sequential_tbs_cs_reg[0]_1 ;
  input [0:0]\FSM_sequential_tbs_cs[0]_i_2_2 ;
  input \FSM_sequential_tbs_cs[0]_i_2_3 ;
  input [31:0]\RD_DATA_S_D1_reg[0]_0 ;

  wire ACK_N_PROCESSING;
  wire ACK_N_PROCESSING_D1;
  wire ACK_N_PROCESSING_D1_reg_0;
  wire ACK_S_SIG;
  wire ACK_S_T_reg;
  wire BUFFER_IS_READY0;
  wire BUFFER_LOCKED_D1;
  wire [0:0]E;
  wire FIRST_VALID_ID_NOT_READ_i_1_n_0;
  wire FIRST_VALID_ID_NOT_READ_reg_n_0;
  wire FIRST_VALID_ID_READ_PULSE;
  wire FIRST_VALID_ID_READ_PULSE0;
  wire \FSM_sequential_tbs_cs[0]_i_2_0 ;
  wire \FSM_sequential_tbs_cs[0]_i_2_1 ;
  wire [0:0]\FSM_sequential_tbs_cs[0]_i_2_2 ;
  wire \FSM_sequential_tbs_cs[0]_i_2_3 ;
  wire \FSM_sequential_tbs_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_tbs_cs[0]_i_5_n_0 ;
  wire \FSM_sequential_tbs_cs[0]_i_6_n_0 ;
  wire \FSM_sequential_tbs_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_tbs_cs_reg[0]_0 ;
  wire \FSM_sequential_tbs_cs_reg[0]_1 ;
  wire [1:0]\FSM_sequential_tbs_cs_reg[1]_0 ;
  wire INDEX_VALID_SIG_reg_0;
  wire INDEX_VALID_SIG_reg_1;
  wire INDEX_VALID_SIG_reg_2;
  wire LAST_ENTRY_FLAG_i_1_n_0;
  wire LAST_ENTRY_FLAG_reg_n_0;
  wire MSG_ON_CAN_BUS_AXI_D1_reg;
  wire [4:0]Q;
  wire [31:0]\RD_DATA_S_D1_reg[0]_0 ;
  wire \RD_DATA_S_D1_reg_n_0_[0] ;
  wire \RD_DATA_S_D1_reg_n_0_[10] ;
  wire \RD_DATA_S_D1_reg_n_0_[11] ;
  wire \RD_DATA_S_D1_reg_n_0_[13] ;
  wire \RD_DATA_S_D1_reg_n_0_[14] ;
  wire \RD_DATA_S_D1_reg_n_0_[15] ;
  wire \RD_DATA_S_D1_reg_n_0_[16] ;
  wire \RD_DATA_S_D1_reg_n_0_[17] ;
  wire \RD_DATA_S_D1_reg_n_0_[18] ;
  wire \RD_DATA_S_D1_reg_n_0_[19] ;
  wire \RD_DATA_S_D1_reg_n_0_[1] ;
  wire \RD_DATA_S_D1_reg_n_0_[20] ;
  wire \RD_DATA_S_D1_reg_n_0_[21] ;
  wire \RD_DATA_S_D1_reg_n_0_[22] ;
  wire \RD_DATA_S_D1_reg_n_0_[23] ;
  wire \RD_DATA_S_D1_reg_n_0_[24] ;
  wire \RD_DATA_S_D1_reg_n_0_[25] ;
  wire \RD_DATA_S_D1_reg_n_0_[26] ;
  wire \RD_DATA_S_D1_reg_n_0_[27] ;
  wire \RD_DATA_S_D1_reg_n_0_[28] ;
  wire \RD_DATA_S_D1_reg_n_0_[29] ;
  wire \RD_DATA_S_D1_reg_n_0_[2] ;
  wire \RD_DATA_S_D1_reg_n_0_[30] ;
  wire \RD_DATA_S_D1_reg_n_0_[31] ;
  wire \RD_DATA_S_D1_reg_n_0_[3] ;
  wire \RD_DATA_S_D1_reg_n_0_[4] ;
  wire \RD_DATA_S_D1_reg_n_0_[5] ;
  wire \RD_DATA_S_D1_reg_n_0_[6] ;
  wire \RD_DATA_S_D1_reg_n_0_[7] ;
  wire \RD_DATA_S_D1_reg_n_0_[8] ;
  wire \RD_DATA_S_D1_reg_n_0_[9] ;
  wire [0:8]RUNNING_ID_LOC;
  wire \RUNNING_ID_LOC_reg[0]_i_2_n_0 ;
  wire \RUNNING_ID_LOC_reg[5]_i_1_n_0 ;
  wire [0:8]RUNNING_ID_LOC_reg_d1;
  wire [8:0]\RUNNING_ID_LOC_reg_reg[0]_0 ;
  wire \RUNNING_ID_LOC_reg_reg[8]_0 ;
  wire SET_TBS_RUNNING_SIG;
  wire TBS_RUNNING_D1;
  wire TBS_RUNNING_SIG_i_1_n_0;
  wire TBS_RUNNING_SIG_reg_0;
  wire TBS_RUNNING_SIG_reg_1;
  wire TBS_RUNNING_SIG_reg_10;
  wire TBS_RUNNING_SIG_reg_11;
  wire TBS_RUNNING_SIG_reg_12;
  wire TBS_RUNNING_SIG_reg_13;
  wire TBS_RUNNING_SIG_reg_14;
  wire TBS_RUNNING_SIG_reg_15;
  wire TBS_RUNNING_SIG_reg_16;
  wire TBS_RUNNING_SIG_reg_17;
  wire TBS_RUNNING_SIG_reg_18;
  wire TBS_RUNNING_SIG_reg_19;
  wire TBS_RUNNING_SIG_reg_2;
  wire TBS_RUNNING_SIG_reg_20;
  wire TBS_RUNNING_SIG_reg_21;
  wire TBS_RUNNING_SIG_reg_22;
  wire TBS_RUNNING_SIG_reg_23;
  wire TBS_RUNNING_SIG_reg_24;
  wire TBS_RUNNING_SIG_reg_25;
  wire TBS_RUNNING_SIG_reg_26;
  wire TBS_RUNNING_SIG_reg_27;
  wire TBS_RUNNING_SIG_reg_28;
  wire TBS_RUNNING_SIG_reg_29;
  wire TBS_RUNNING_SIG_reg_3;
  wire TBS_RUNNING_SIG_reg_30;
  wire TBS_RUNNING_SIG_reg_31;
  wire TBS_RUNNING_SIG_reg_32;
  wire TBS_RUNNING_SIG_reg_33;
  wire TBS_RUNNING_SIG_reg_4;
  wire TBS_RUNNING_SIG_reg_5;
  wire TBS_RUNNING_SIG_reg_6;
  wire TBS_RUNNING_SIG_reg_7;
  wire TBS_RUNNING_SIG_reg_8;
  wire TBS_RUNNING_SIG_reg_9;
  wire TBS_RUNNING_SIG_reg_n_0;
  wire \TRR_i_reg[0] ;
  wire \TRR_i_reg[0]_0 ;
  wire \TRR_i_reg[10] ;
  wire \TRR_i_reg[10]_0 ;
  wire \TRR_i_reg[11] ;
  wire \TRR_i_reg[11]_0 ;
  wire \TRR_i_reg[12] ;
  wire \TRR_i_reg[12]_0 ;
  wire \TRR_i_reg[13] ;
  wire \TRR_i_reg[13]_0 ;
  wire \TRR_i_reg[14] ;
  wire \TRR_i_reg[14]_0 ;
  wire \TRR_i_reg[15] ;
  wire \TRR_i_reg[15]_0 ;
  wire \TRR_i_reg[16] ;
  wire \TRR_i_reg[16]_0 ;
  wire \TRR_i_reg[17] ;
  wire \TRR_i_reg[17]_0 ;
  wire \TRR_i_reg[18] ;
  wire \TRR_i_reg[18]_0 ;
  wire \TRR_i_reg[19] ;
  wire \TRR_i_reg[19]_0 ;
  wire \TRR_i_reg[1] ;
  wire \TRR_i_reg[1]_0 ;
  wire \TRR_i_reg[20] ;
  wire \TRR_i_reg[20]_0 ;
  wire \TRR_i_reg[21] ;
  wire \TRR_i_reg[21]_0 ;
  wire \TRR_i_reg[22] ;
  wire \TRR_i_reg[22]_0 ;
  wire \TRR_i_reg[23] ;
  wire \TRR_i_reg[23]_0 ;
  wire \TRR_i_reg[24] ;
  wire \TRR_i_reg[24]_0 ;
  wire \TRR_i_reg[25] ;
  wire \TRR_i_reg[25]_0 ;
  wire \TRR_i_reg[26] ;
  wire \TRR_i_reg[26]_0 ;
  wire \TRR_i_reg[27] ;
  wire \TRR_i_reg[27]_0 ;
  wire \TRR_i_reg[28] ;
  wire \TRR_i_reg[28]_0 ;
  wire \TRR_i_reg[29] ;
  wire \TRR_i_reg[29]_0 ;
  wire \TRR_i_reg[2] ;
  wire \TRR_i_reg[2]_0 ;
  wire \TRR_i_reg[30] ;
  wire \TRR_i_reg[30]_0 ;
  wire \TRR_i_reg[31] ;
  wire \TRR_i_reg[31]_0 ;
  wire \TRR_i_reg[3] ;
  wire \TRR_i_reg[3]_0 ;
  wire \TRR_i_reg[4] ;
  wire \TRR_i_reg[4]_0 ;
  wire \TRR_i_reg[5] ;
  wire \TRR_i_reg[5]_0 ;
  wire \TRR_i_reg[6] ;
  wire \TRR_i_reg[6]_0 ;
  wire \TRR_i_reg[7] ;
  wire \TRR_i_reg[7]_0 ;
  wire \TRR_i_reg[8] ;
  wire \TRR_i_reg[8]_0 ;
  wire \TRR_i_reg[9] ;
  wire \TRR_i_reg[9]_0 ;
  wire WINNING_ID_DATA0_carry__0_i_1_n_0;
  wire WINNING_ID_DATA0_carry__0_i_2_n_0;
  wire WINNING_ID_DATA0_carry__0_i_3_n_0;
  wire WINNING_ID_DATA0_carry__0_i_4_n_0;
  wire WINNING_ID_DATA0_carry__0_i_5_n_0;
  wire WINNING_ID_DATA0_carry__0_i_6_n_0;
  wire WINNING_ID_DATA0_carry__0_n_1;
  wire WINNING_ID_DATA0_carry__0_n_2;
  wire WINNING_ID_DATA0_carry__0_n_3;
  wire WINNING_ID_DATA0_carry_i_1_n_0;
  wire WINNING_ID_DATA0_carry_i_2_n_0;
  wire WINNING_ID_DATA0_carry_i_3_n_0;
  wire WINNING_ID_DATA0_carry_i_4_n_0;
  wire WINNING_ID_DATA0_carry_i_5_n_0;
  wire WINNING_ID_DATA0_carry_i_6_n_0;
  wire WINNING_ID_DATA0_carry_i_7_n_0;
  wire WINNING_ID_DATA0_carry_i_8_n_0;
  wire WINNING_ID_DATA0_carry_n_0;
  wire WINNING_ID_DATA0_carry_n_1;
  wire WINNING_ID_DATA0_carry_n_2;
  wire WINNING_ID_DATA0_carry_n_3;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__0_n_0 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__0_n_1 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__0_n_2 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__0_n_3 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__1_n_0 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__1_n_1 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__1_n_2 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__1_n_3 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__2_n_0 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__2_n_1 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__2_n_2 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry__2_n_3 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry_n_0 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry_n_1 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry_n_2 ;
  wire \WINNING_ID_DATA0_inferred__0/i__carry_n_3 ;
  wire \WINNING_ID_DATA_reg_n_0_[0] ;
  wire \WINNING_ID_DATA_reg_n_0_[10] ;
  wire \WINNING_ID_DATA_reg_n_0_[11] ;
  wire \WINNING_ID_DATA_reg_n_0_[13] ;
  wire \WINNING_ID_DATA_reg_n_0_[14] ;
  wire \WINNING_ID_DATA_reg_n_0_[15] ;
  wire \WINNING_ID_DATA_reg_n_0_[16] ;
  wire \WINNING_ID_DATA_reg_n_0_[17] ;
  wire \WINNING_ID_DATA_reg_n_0_[18] ;
  wire \WINNING_ID_DATA_reg_n_0_[19] ;
  wire \WINNING_ID_DATA_reg_n_0_[1] ;
  wire \WINNING_ID_DATA_reg_n_0_[20] ;
  wire \WINNING_ID_DATA_reg_n_0_[21] ;
  wire \WINNING_ID_DATA_reg_n_0_[22] ;
  wire \WINNING_ID_DATA_reg_n_0_[23] ;
  wire \WINNING_ID_DATA_reg_n_0_[24] ;
  wire \WINNING_ID_DATA_reg_n_0_[25] ;
  wire \WINNING_ID_DATA_reg_n_0_[26] ;
  wire \WINNING_ID_DATA_reg_n_0_[27] ;
  wire \WINNING_ID_DATA_reg_n_0_[28] ;
  wire \WINNING_ID_DATA_reg_n_0_[29] ;
  wire \WINNING_ID_DATA_reg_n_0_[2] ;
  wire \WINNING_ID_DATA_reg_n_0_[30] ;
  wire \WINNING_ID_DATA_reg_n_0_[31] ;
  wire \WINNING_ID_DATA_reg_n_0_[3] ;
  wire \WINNING_ID_DATA_reg_n_0_[4] ;
  wire \WINNING_ID_DATA_reg_n_0_[5] ;
  wire \WINNING_ID_DATA_reg_n_0_[6] ;
  wire \WINNING_ID_DATA_reg_n_0_[7] ;
  wire \WINNING_ID_DATA_reg_n_0_[8] ;
  wire \WINNING_ID_DATA_reg_n_0_[9] ;
  wire WINNING_ID_LOC_SIG;
  wire [8:0]\WINNING_ID_LOC_SIG_reg[0]_0 ;
  wire \WINNING_INDEX_SIG_reg[4]_0 ;
  wire \WINNING_INDEX_SIG_reg[4]_1 ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_8__0_n_0;
  wire index_valid_d4;
  wire invalidate_buffer_i;
  wire [4:0]num;
  wire \num_reg[4]_i_1_n_0 ;
  wire \num_reg[4]_i_3__0_n_0 ;
  wire \num_reg[4]_i_5__0_n_0 ;
  wire \num_reg[4]_i_6_n_0 ;
  wire [4:0]num_reg_d1;
  wire [4:0]\num_reg_reg[4]_0 ;
  wire [0:0]p_0_in;
  wire [0:0]p_1_in;
  wire passed_trig0;
  wire passed_trig_reg;
  wire passed_trig_reg_0;
  wire postpone_flag;
  wire s_axi_aclk;
  wire [1:0]tbs_ns;
  wire trig_pulse_10;
  wire trig_pulse_2_i_11_n_0;
  wire trig_pulse_2_i_12_n_0;
  wire trig_pulse_2_i_13_n_0;
  wire trig_pulse_2_i_14_n_0;
  wire trig_pulse_2_i_16_n_0;
  wire trig_pulse_2_i_17_n_0;
  wire trig_pulse_2_i_18_n_0;
  wire trig_pulse_2_i_19_n_0;
  wire trig_pulse_2_i_20_n_0;
  wire trig_pulse_2_i_21_n_0;
  wire trig_pulse_2_i_22_n_0;
  wire trig_pulse_2_i_3_n_0;
  wire trig_pulse_2_i_4_n_0;
  wire trig_pulse_2_i_5_n_0;
  wire trig_pulse_2_i_6_n_0;
  wire trig_pulse_2_i_7_n_0;
  wire trig_pulse_2_i_8_n_0;
  wire trig_pulse_2_i_9_n_0;
  wire trig_pulse_2_reg;
  wire trigger_next_round;
  wire trigger_next_round0;
  wire trigger_next_round_d1;
  wire winning_or_locked_index_cancel_req_i_5_0;
  wire winning_or_locked_index_cancel_req_i_5_1;
  wire [3:0]NLW_WINNING_ID_DATA0_carry_O_UNCONNECTED;
  wire [3:3]NLW_WINNING_ID_DATA0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_WINNING_ID_DATA0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_WINNING_ID_DATA0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_WINNING_ID_DATA0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_WINNING_ID_DATA0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_WINNING_ID_DATA0_inferred__0/i__carry__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ACK_N_PROCESSING_D1_i_1
       (.I0(ACK_S_SIG),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .O(ACK_N_PROCESSING));
  FDRE ACK_N_PROCESSING_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ACK_N_PROCESSING),
        .Q(ACK_N_PROCESSING_D1),
        .R(ACK_N_PROCESSING_D1_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    BUFFER_IS_READY_i_1
       (.I0(INDEX_VALID_SIG_reg_0),
        .I1(index_valid_d4),
        .O(BUFFER_IS_READY0));
  LUT5 #(
    .INIT(32'hFFFF8BAB)) 
    FIRST_VALID_ID_NOT_READ_i_1
       (.I0(FIRST_VALID_ID_NOT_READ_reg_n_0),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I3(ACK_S_SIG),
        .I4(ACK_N_PROCESSING_D1_reg_0),
        .O(FIRST_VALID_ID_NOT_READ_i_1_n_0));
  FDRE FIRST_VALID_ID_NOT_READ_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(FIRST_VALID_ID_NOT_READ_i_1_n_0),
        .Q(FIRST_VALID_ID_NOT_READ_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    FIRST_VALID_ID_READ_PULSE_i_1
       (.I0(FIRST_VALID_ID_NOT_READ_reg_n_0),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I3(ACK_S_SIG),
        .O(FIRST_VALID_ID_READ_PULSE0));
  FDRE FIRST_VALID_ID_READ_PULSE_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(FIRST_VALID_ID_READ_PULSE0),
        .Q(FIRST_VALID_ID_READ_PULSE),
        .R(ACK_N_PROCESSING_D1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFF0AC0)) 
    \FSM_sequential_tbs_cs[0]_i_1 
       (.I0(\FSM_sequential_tbs_cs[0]_i_2_n_0 ),
        .I1(ACK_S_SIG),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I4(SET_TBS_RUNNING_SIG),
        .O(tbs_ns[0]));
  LUT6 #(
    .INIT(64'hBABBBABBBBBBBABB)) 
    \FSM_sequential_tbs_cs[0]_i_2 
       (.I0(\FSM_sequential_tbs_cs_reg[0]_0 ),
        .I1(\FSM_sequential_tbs_cs[0]_i_5_n_0 ),
        .I2(\FSM_sequential_tbs_cs[0]_i_6_n_0 ),
        .I3(\num_reg_reg[4]_0 [4]),
        .I4(\num_reg_reg[4]_0 [2]),
        .I5(\FSM_sequential_tbs_cs_reg[0]_1 ),
        .O(\FSM_sequential_tbs_cs[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_tbs_cs[0]_i_3 
       (.I0(\RUNNING_ID_LOC_reg_reg[8]_0 ),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .O(SET_TBS_RUNNING_SIG));
  LUT5 #(
    .INIT(32'h00D8FFFF)) 
    \FSM_sequential_tbs_cs[0]_i_5 
       (.I0(\num_reg_reg[4]_0 [2]),
        .I1(\FSM_sequential_tbs_cs[0]_i_2_0 ),
        .I2(\FSM_sequential_tbs_cs[0]_i_2_1 ),
        .I3(\num_reg_reg[4]_0 [4]),
        .I4(\num_reg_reg[4]_0 [3]),
        .O(\FSM_sequential_tbs_cs[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000000F7)) 
    \FSM_sequential_tbs_cs[0]_i_6 
       (.I0(\FSM_sequential_tbs_cs[0]_i_2_2 ),
        .I1(\num_reg_reg[4]_0 [1]),
        .I2(\num_reg_reg[4]_0 [0]),
        .I3(\num_reg_reg[4]_0 [2]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2_3 ),
        .O(\FSM_sequential_tbs_cs[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFEAAAEA)) 
    \FSM_sequential_tbs_cs[1]_i_1 
       (.I0(ACK_S_T_reg),
        .I1(LAST_ENTRY_FLAG_reg_n_0),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I4(\FSM_sequential_tbs_cs[1]_i_3_n_0 ),
        .O(tbs_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0530)) 
    \FSM_sequential_tbs_cs[1]_i_2 
       (.I0(ACK_S_SIG),
        .I1(\FSM_sequential_tbs_cs[0]_i_2_n_0 ),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .O(ACK_S_T_reg));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_tbs_cs[1]_i_3 
       (.I0(\num_reg_reg[4]_0 [3]),
        .I1(\num_reg_reg[4]_0 [2]),
        .I2(\num_reg_reg[4]_0 [1]),
        .I3(\num_reg_reg[4]_0 [0]),
        .I4(\num_reg_reg[4]_0 [4]),
        .O(\FSM_sequential_tbs_cs[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11" *) 
  FDRE \FSM_sequential_tbs_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tbs_ns[0]),
        .Q(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  (* FSM_ENCODED_STATES = "IDLE:00,PROCESSING:10,LOOPING:01,ROUND_FINISH:11" *) 
  FDRE \FSM_sequential_tbs_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tbs_ns[1]),
        .Q(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE INDEX_VALID_SIG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(INDEX_VALID_SIG_reg_2),
        .Q(INDEX_VALID_SIG_reg_0),
        .R(ACK_N_PROCESSING_D1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00000AEA)) 
    LAST_ENTRY_FLAG_i_1
       (.I0(LAST_ENTRY_FLAG_reg_n_0),
        .I1(\FSM_sequential_tbs_cs[1]_i_3_n_0 ),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I4(ACK_N_PROCESSING_D1_reg_0),
        .O(LAST_ENTRY_FLAG_i_1_n_0));
  FDRE LAST_ENTRY_FLAG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(LAST_ENTRY_FLAG_i_1_n_0),
        .Q(LAST_ENTRY_FLAG_reg_n_0),
        .R(1'b0));
  FDRE \RD_DATA_S_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [31]),
        .Q(\RD_DATA_S_D1_reg_n_0_[0] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [21]),
        .Q(\RD_DATA_S_D1_reg_n_0_[10] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [20]),
        .Q(\RD_DATA_S_D1_reg_n_0_[11] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [19]),
        .Q(p_1_in),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [18]),
        .Q(\RD_DATA_S_D1_reg_n_0_[13] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [17]),
        .Q(\RD_DATA_S_D1_reg_n_0_[14] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [16]),
        .Q(\RD_DATA_S_D1_reg_n_0_[15] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [15]),
        .Q(\RD_DATA_S_D1_reg_n_0_[16] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [14]),
        .Q(\RD_DATA_S_D1_reg_n_0_[17] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [13]),
        .Q(\RD_DATA_S_D1_reg_n_0_[18] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [12]),
        .Q(\RD_DATA_S_D1_reg_n_0_[19] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [30]),
        .Q(\RD_DATA_S_D1_reg_n_0_[1] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [11]),
        .Q(\RD_DATA_S_D1_reg_n_0_[20] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [10]),
        .Q(\RD_DATA_S_D1_reg_n_0_[21] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [9]),
        .Q(\RD_DATA_S_D1_reg_n_0_[22] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [8]),
        .Q(\RD_DATA_S_D1_reg_n_0_[23] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [7]),
        .Q(\RD_DATA_S_D1_reg_n_0_[24] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [6]),
        .Q(\RD_DATA_S_D1_reg_n_0_[25] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [5]),
        .Q(\RD_DATA_S_D1_reg_n_0_[26] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [4]),
        .Q(\RD_DATA_S_D1_reg_n_0_[27] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [3]),
        .Q(\RD_DATA_S_D1_reg_n_0_[28] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [2]),
        .Q(\RD_DATA_S_D1_reg_n_0_[29] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [29]),
        .Q(\RD_DATA_S_D1_reg_n_0_[2] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [1]),
        .Q(\RD_DATA_S_D1_reg_n_0_[30] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [0]),
        .Q(\RD_DATA_S_D1_reg_n_0_[31] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [28]),
        .Q(\RD_DATA_S_D1_reg_n_0_[3] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [27]),
        .Q(\RD_DATA_S_D1_reg_n_0_[4] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [26]),
        .Q(\RD_DATA_S_D1_reg_n_0_[5] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [25]),
        .Q(\RD_DATA_S_D1_reg_n_0_[6] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [24]),
        .Q(\RD_DATA_S_D1_reg_n_0_[7] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [23]),
        .Q(\RD_DATA_S_D1_reg_n_0_[8] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RD_DATA_S_D1_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_DATA_S_D1_reg[0]_0 [22]),
        .Q(\RD_DATA_S_D1_reg_n_0_[9] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \RUNNING_ID_LOC_reg[0]_i_1 
       (.I0(\RUNNING_ID_LOC_reg_reg[0]_0 [6]),
        .I1(\RUNNING_ID_LOC_reg_reg[0]_0 [5]),
        .I2(\RUNNING_ID_LOC_reg[0]_i_2_n_0 ),
        .I3(\RUNNING_ID_LOC_reg_reg[0]_0 [7]),
        .I4(\RUNNING_ID_LOC_reg_reg[0]_0 [8]),
        .I5(\num_reg[4]_i_5__0_n_0 ),
        .O(RUNNING_ID_LOC[0]));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \RUNNING_ID_LOC_reg[0]_i_2 
       (.I0(\RUNNING_ID_LOC_reg_reg[0]_0 [4]),
        .I1(\RUNNING_ID_LOC_reg_reg[0]_0 [1]),
        .I2(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .I3(\RUNNING_ID_LOC_reg_reg[0]_0 [2]),
        .I4(\RUNNING_ID_LOC_reg_reg[0]_0 [3]),
        .O(\RUNNING_ID_LOC_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0660606060606060)) 
    \RUNNING_ID_LOC_reg[1]_i_1 
       (.I0(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\RUNNING_ID_LOC_reg_reg[0]_0 [7]),
        .I3(\RUNNING_ID_LOC_reg[0]_i_2_n_0 ),
        .I4(\RUNNING_ID_LOC_reg_reg[0]_0 [5]),
        .I5(\RUNNING_ID_LOC_reg_reg[0]_0 [6]),
        .O(RUNNING_ID_LOC[1]));
  LUT5 #(
    .INIT(32'h06606060)) 
    \RUNNING_ID_LOC_reg[2]_i_1 
       (.I0(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\RUNNING_ID_LOC_reg_reg[0]_0 [6]),
        .I3(\RUNNING_ID_LOC_reg_reg[0]_0 [5]),
        .I4(\RUNNING_ID_LOC_reg[0]_i_2_n_0 ),
        .O(RUNNING_ID_LOC[2]));
  LUT4 #(
    .INIT(16'h9FF9)) 
    \RUNNING_ID_LOC_reg[3]_i_1 
       (.I0(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I2(\RUNNING_ID_LOC_reg[0]_i_2_n_0 ),
        .I3(\RUNNING_ID_LOC_reg_reg[0]_0 [5]),
        .O(RUNNING_ID_LOC[3]));
  LUT6 #(
    .INIT(64'h0111111154444444)) 
    \RUNNING_ID_LOC_reg[4]_i_1 
       (.I0(\num_reg[4]_i_5__0_n_0 ),
        .I1(\RUNNING_ID_LOC_reg_reg[0]_0 [3]),
        .I2(\RUNNING_ID_LOC_reg_reg[0]_0 [2]),
        .I3(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .I4(\RUNNING_ID_LOC_reg_reg[0]_0 [1]),
        .I5(\RUNNING_ID_LOC_reg_reg[0]_0 [4]),
        .O(RUNNING_ID_LOC[4]));
  LUT6 #(
    .INIT(64'h6000000006666666)) 
    \RUNNING_ID_LOC_reg[5]_i_1 
       (.I0(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I2(\RUNNING_ID_LOC_reg_reg[0]_0 [1]),
        .I3(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .I4(\RUNNING_ID_LOC_reg_reg[0]_0 [2]),
        .I5(\RUNNING_ID_LOC_reg_reg[0]_0 [3]),
        .O(\RUNNING_ID_LOC_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h06606060)) 
    \RUNNING_ID_LOC_reg[6]_i_1 
       (.I0(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\RUNNING_ID_LOC_reg_reg[0]_0 [2]),
        .I3(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .I4(\RUNNING_ID_LOC_reg_reg[0]_0 [1]),
        .O(RUNNING_ID_LOC[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \RUNNING_ID_LOC_reg[7]_i_1 
       (.I0(\RUNNING_ID_LOC_reg_reg[0]_0 [1]),
        .I1(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .O(RUNNING_ID_LOC[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \RUNNING_ID_LOC_reg[8]_i_1 
       (.I0(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .O(RUNNING_ID_LOC[8]));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [8]),
        .Q(RUNNING_ID_LOC_reg_d1[0]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [7]),
        .Q(RUNNING_ID_LOC_reg_d1[1]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [6]),
        .Q(RUNNING_ID_LOC_reg_d1[2]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDSE \RUNNING_ID_LOC_reg_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [5]),
        .Q(RUNNING_ID_LOC_reg_d1[3]),
        .S(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [4]),
        .Q(RUNNING_ID_LOC_reg_d1[4]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [3]),
        .Q(RUNNING_ID_LOC_reg_d1[5]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [2]),
        .Q(RUNNING_ID_LOC_reg_d1[6]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [1]),
        .Q(RUNNING_ID_LOC_reg_d1[7]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_d1_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .Q(RUNNING_ID_LOC_reg_d1[8]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[0]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [8]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[1]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [7]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[2]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [6]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDSE \RUNNING_ID_LOC_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[3]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [5]),
        .S(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[4]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [4]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(\RUNNING_ID_LOC_reg[5]_i_1_n_0 ),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [3]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[6]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [2]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[7]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [1]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \RUNNING_ID_LOC_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(RUNNING_ID_LOC[8]),
        .Q(\RUNNING_ID_LOC_reg_reg[0]_0 [0]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    TBS_RUNNING_D1_i_1
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .O(TBS_RUNNING_SIG_reg_32));
  LUT5 #(
    .INIT(32'h00000EEE)) 
    TBS_RUNNING_SIG_i_1
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I4(ACK_N_PROCESSING_D1_reg_0),
        .O(TBS_RUNNING_SIG_i_1_n_0));
  FDRE TBS_RUNNING_SIG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(TBS_RUNNING_SIG_i_1_n_0),
        .Q(TBS_RUNNING_SIG_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \TRR_TBS_i[31]_i_1 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .O(E));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[0]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[0] ),
        .I4(\TRR_i_reg[0]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_31));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[10]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[10] ),
        .I4(\TRR_i_reg[10]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_21));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[11]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[11] ),
        .I4(\TRR_i_reg[11]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_20));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[12]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[12] ),
        .I4(\TRR_i_reg[12]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_19));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[13]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[13] ),
        .I4(\TRR_i_reg[13]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_18));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[14]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[14] ),
        .I4(\TRR_i_reg[14]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_0));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[15]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[15] ),
        .I4(\TRR_i_reg[15]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_1));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[16]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[16] ),
        .I4(\TRR_i_reg[16]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_2));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[17]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[17] ),
        .I4(\TRR_i_reg[17]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_3));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[18]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[18] ),
        .I4(\TRR_i_reg[18]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_4));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[19]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[19] ),
        .I4(\TRR_i_reg[19]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_5));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[1]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[1] ),
        .I4(\TRR_i_reg[1]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_30));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[20]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[20] ),
        .I4(\TRR_i_reg[20]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_6));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[21]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[21] ),
        .I4(\TRR_i_reg[21]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_7));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[22]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[22] ),
        .I4(\TRR_i_reg[22]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_8));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[23]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[23] ),
        .I4(\TRR_i_reg[23]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_9));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[24]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[24] ),
        .I4(\TRR_i_reg[24]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_10));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[25]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[25] ),
        .I4(\TRR_i_reg[25]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_11));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[26]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[26] ),
        .I4(\TRR_i_reg[26]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_12));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[27]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[27] ),
        .I4(\TRR_i_reg[27]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_13));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[28]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[28] ),
        .I4(\TRR_i_reg[28]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_14));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[29]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[29] ),
        .I4(\TRR_i_reg[29]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_15));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[2]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[2] ),
        .I4(\TRR_i_reg[2]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_29));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[30]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[30] ),
        .I4(\TRR_i_reg[30]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_16));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[31]_i_4 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[31] ),
        .I4(\TRR_i_reg[31]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_17));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[3]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[3] ),
        .I4(\TRR_i_reg[3]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_28));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[4]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[4] ),
        .I4(\TRR_i_reg[4]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_27));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[5]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[5] ),
        .I4(\TRR_i_reg[5]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_26));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[6]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[6] ),
        .I4(\TRR_i_reg[6]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_25));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[7]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[7] ),
        .I4(\TRR_i_reg[7]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_24));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[8]_i_3 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[8] ),
        .I4(\TRR_i_reg[8]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_23));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \TRR_i[9]_i_2 
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(TBS_RUNNING_D1),
        .I3(\TRR_i_reg[9] ),
        .I4(\TRR_i_reg[9]_0 ),
        .I5(trig_pulse_2_reg),
        .O(TBS_RUNNING_SIG_reg_22));
  CARRY4 WINNING_ID_DATA0_carry
       (.CI(1'b0),
        .CO({WINNING_ID_DATA0_carry_n_0,WINNING_ID_DATA0_carry_n_1,WINNING_ID_DATA0_carry_n_2,WINNING_ID_DATA0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({WINNING_ID_DATA0_carry_i_1_n_0,WINNING_ID_DATA0_carry_i_2_n_0,WINNING_ID_DATA0_carry_i_3_n_0,WINNING_ID_DATA0_carry_i_4_n_0}),
        .O(NLW_WINNING_ID_DATA0_carry_O_UNCONNECTED[3:0]),
        .S({WINNING_ID_DATA0_carry_i_5_n_0,WINNING_ID_DATA0_carry_i_6_n_0,WINNING_ID_DATA0_carry_i_7_n_0,WINNING_ID_DATA0_carry_i_8_n_0}));
  CARRY4 WINNING_ID_DATA0_carry__0
       (.CI(WINNING_ID_DATA0_carry_n_0),
        .CO({NLW_WINNING_ID_DATA0_carry__0_CO_UNCONNECTED[3],WINNING_ID_DATA0_carry__0_n_1,WINNING_ID_DATA0_carry__0_n_2,WINNING_ID_DATA0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,WINNING_ID_DATA0_carry__0_i_1_n_0,WINNING_ID_DATA0_carry__0_i_2_n_0,WINNING_ID_DATA0_carry__0_i_3_n_0}),
        .O(NLW_WINNING_ID_DATA0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,WINNING_ID_DATA0_carry__0_i_4_n_0,WINNING_ID_DATA0_carry__0_i_5_n_0,WINNING_ID_DATA0_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    WINNING_ID_DATA0_carry__0_i_1
       (.I0(\WINNING_ID_DATA_reg_n_0_[0] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[0] ),
        .O(WINNING_ID_DATA0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    WINNING_ID_DATA0_carry__0_i_2
       (.I0(\WINNING_ID_DATA_reg_n_0_[2] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[2] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[1] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[1] ),
        .O(WINNING_ID_DATA0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    WINNING_ID_DATA0_carry__0_i_3
       (.I0(\WINNING_ID_DATA_reg_n_0_[4] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[4] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[3] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[3] ),
        .O(WINNING_ID_DATA0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    WINNING_ID_DATA0_carry__0_i_4
       (.I0(\RD_DATA_S_D1_reg_n_0_[0] ),
        .I1(\WINNING_ID_DATA_reg_n_0_[0] ),
        .O(WINNING_ID_DATA0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    WINNING_ID_DATA0_carry__0_i_5
       (.I0(\WINNING_ID_DATA_reg_n_0_[2] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[2] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[1] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[1] ),
        .O(WINNING_ID_DATA0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    WINNING_ID_DATA0_carry__0_i_6
       (.I0(\WINNING_ID_DATA_reg_n_0_[4] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[4] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[3] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[3] ),
        .O(WINNING_ID_DATA0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    WINNING_ID_DATA0_carry_i_1
       (.I0(\WINNING_ID_DATA_reg_n_0_[6] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[6] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[5] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[5] ),
        .O(WINNING_ID_DATA0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    WINNING_ID_DATA0_carry_i_2
       (.I0(\WINNING_ID_DATA_reg_n_0_[8] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[8] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[7] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[7] ),
        .O(WINNING_ID_DATA0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    WINNING_ID_DATA0_carry_i_3
       (.I0(\WINNING_ID_DATA_reg_n_0_[10] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[10] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[9] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[9] ),
        .O(WINNING_ID_DATA0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    WINNING_ID_DATA0_carry_i_4
       (.I0(p_0_in),
        .I1(p_1_in),
        .I2(\RD_DATA_S_D1_reg_n_0_[11] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[11] ),
        .O(WINNING_ID_DATA0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    WINNING_ID_DATA0_carry_i_5
       (.I0(\WINNING_ID_DATA_reg_n_0_[6] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[6] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[5] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[5] ),
        .O(WINNING_ID_DATA0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    WINNING_ID_DATA0_carry_i_6
       (.I0(\WINNING_ID_DATA_reg_n_0_[8] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[8] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[7] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[7] ),
        .O(WINNING_ID_DATA0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    WINNING_ID_DATA0_carry_i_7
       (.I0(\WINNING_ID_DATA_reg_n_0_[10] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[10] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[9] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[9] ),
        .O(WINNING_ID_DATA0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    WINNING_ID_DATA0_carry_i_8
       (.I0(p_0_in),
        .I1(p_1_in),
        .I2(\WINNING_ID_DATA_reg_n_0_[11] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[11] ),
        .O(WINNING_ID_DATA0_carry_i_8_n_0));
  CARRY4 \WINNING_ID_DATA0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\WINNING_ID_DATA0_inferred__0/i__carry_n_0 ,\WINNING_ID_DATA0_inferred__0/i__carry_n_1 ,\WINNING_ID_DATA0_inferred__0/i__carry_n_2 ,\WINNING_ID_DATA0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_WINNING_ID_DATA0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  CARRY4 \WINNING_ID_DATA0_inferred__0/i__carry__0 
       (.CI(\WINNING_ID_DATA0_inferred__0/i__carry_n_0 ),
        .CO({\WINNING_ID_DATA0_inferred__0/i__carry__0_n_0 ,\WINNING_ID_DATA0_inferred__0/i__carry__0_n_1 ,\WINNING_ID_DATA0_inferred__0/i__carry__0_n_2 ,\WINNING_ID_DATA0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}),
        .O(\NLW_WINNING_ID_DATA0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5__0_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  CARRY4 \WINNING_ID_DATA0_inferred__0/i__carry__1 
       (.CI(\WINNING_ID_DATA0_inferred__0/i__carry__0_n_0 ),
        .CO({\WINNING_ID_DATA0_inferred__0/i__carry__1_n_0 ,\WINNING_ID_DATA0_inferred__0/i__carry__1_n_1 ,\WINNING_ID_DATA0_inferred__0/i__carry__1_n_2 ,\WINNING_ID_DATA0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O(\NLW_WINNING_ID_DATA0_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}));
  CARRY4 \WINNING_ID_DATA0_inferred__0/i__carry__2 
       (.CI(\WINNING_ID_DATA0_inferred__0/i__carry__1_n_0 ),
        .CO({\WINNING_ID_DATA0_inferred__0/i__carry__2_n_0 ,\WINNING_ID_DATA0_inferred__0/i__carry__2_n_1 ,\WINNING_ID_DATA0_inferred__0/i__carry__2_n_2 ,\WINNING_ID_DATA0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .O(\NLW_WINNING_ID_DATA0_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}));
  FDRE \WINNING_ID_DATA_reg[0] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[0] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[0] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[10] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[10] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[10] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[11] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[11] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[11] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[12] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(p_1_in),
        .Q(p_0_in),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[13] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[13] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[13] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[14] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[14] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[14] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[15] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[15] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[15] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[16] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[16] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[16] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[17] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[17] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[17] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[18] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[18] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[18] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[19] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[19] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[19] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[1] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[1] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[1] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[20] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[20] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[20] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[21] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[21] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[21] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[22] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[22] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[22] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[23] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[23] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[23] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[24] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[24] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[24] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[25] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[25] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[25] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[26] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[26] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[26] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[27] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[27] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[27] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[28] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[28] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[28] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[29] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[29] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[29] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[2] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[2] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[2] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[30] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[30] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[30] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[31] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[31] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[31] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[3] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[3] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[3] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[4] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[4] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[4] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[5] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[5] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[5] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[6] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[6] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[6] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[7] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[7] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[7] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[8] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[8] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[8] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_DATA_reg[9] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(\RD_DATA_S_D1_reg_n_0_[9] ),
        .Q(\WINNING_ID_DATA_reg_n_0_[9] ),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[0] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[0]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [8]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[1] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[1]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [7]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[2] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[2]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [6]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDSE \WINNING_ID_LOC_SIG_reg[3] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[3]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [5]),
        .S(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[4] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[4]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [4]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[5] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[5]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [3]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[6] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[6]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [2]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[7] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[7]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [1]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_ID_LOC_SIG_reg[8] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(RUNNING_ID_LOC_reg_d1[8]),
        .Q(\WINNING_ID_LOC_SIG_reg[0]_0 [0]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  LUT6 #(
    .INIT(64'hEFFFEAAAAAAAAAAA)) 
    \WINNING_INDEX_SIG[4]_i_1 
       (.I0(FIRST_VALID_ID_READ_PULSE),
        .I1(\WINNING_ID_DATA0_inferred__0/i__carry__2_n_0 ),
        .I2(p_1_in),
        .I3(p_0_in),
        .I4(WINNING_ID_DATA0_carry__0_n_1),
        .I5(ACK_N_PROCESSING_D1),
        .O(WINNING_ID_LOC_SIG));
  FDRE \WINNING_INDEX_SIG_reg[0] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(num_reg_d1[0]),
        .Q(Q[0]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_INDEX_SIG_reg[1] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(num_reg_d1[1]),
        .Q(Q[1]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_INDEX_SIG_reg[2] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(num_reg_d1[2]),
        .Q(Q[2]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_INDEX_SIG_reg[3] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(num_reg_d1[3]),
        .Q(Q[3]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \WINNING_INDEX_SIG_reg[4] 
       (.C(s_axi_aclk),
        .CE(WINNING_ID_LOC_SIG),
        .D(num_reg_d1[4]),
        .Q(Q[4]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \exclude_winning_or_locked_req[15]_i_2 
       (.I0(Q[4]),
        .I1(passed_trig_reg),
        .I2(INDEX_VALID_SIG_reg_0),
        .O(\WINNING_INDEX_SIG_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \exclude_winning_or_locked_req[31]_i_4 
       (.I0(Q[4]),
        .I1(passed_trig_reg),
        .I2(INDEX_VALID_SIG_reg_0),
        .O(\WINNING_INDEX_SIG_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[17] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[17] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[16] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[16] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[19] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[19] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[18] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[18] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[21] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[21] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[20] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[20] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[23] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[23] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[22] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[22] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[17] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[17] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[16] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[16] ),
        .O(i__carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(\WINNING_ID_DATA_reg_n_0_[19] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[19] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[18] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[18] ),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(\WINNING_ID_DATA_reg_n_0_[21] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[21] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[20] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[20] ),
        .O(i__carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(\WINNING_ID_DATA_reg_n_0_[23] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[23] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[22] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[22] ),
        .O(i__carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1
       (.I0(\WINNING_ID_DATA_reg_n_0_[9] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[9] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[8] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[8] ),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2
       (.I0(\WINNING_ID_DATA_reg_n_0_[11] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[11] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[10] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[10] ),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3
       (.I0(\WINNING_ID_DATA_reg_n_0_[13] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[13] ),
        .I2(p_1_in),
        .I3(p_0_in),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4
       (.I0(\WINNING_ID_DATA_reg_n_0_[15] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[15] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[14] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[14] ),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5
       (.I0(\WINNING_ID_DATA_reg_n_0_[9] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[9] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[8] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[8] ),
        .O(i__carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(\WINNING_ID_DATA_reg_n_0_[11] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[11] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[10] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[10] ),
        .O(i__carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(\WINNING_ID_DATA_reg_n_0_[13] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[13] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .O(i__carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(\WINNING_ID_DATA_reg_n_0_[15] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[15] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[14] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[14] ),
        .O(i__carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1
       (.I0(\WINNING_ID_DATA_reg_n_0_[1] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[1] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[0] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[0] ),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2
       (.I0(\WINNING_ID_DATA_reg_n_0_[3] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[3] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[2] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[2] ),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3
       (.I0(\WINNING_ID_DATA_reg_n_0_[5] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[5] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[4] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[4] ),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4
       (.I0(\WINNING_ID_DATA_reg_n_0_[7] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[7] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[6] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[6] ),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5
       (.I0(\WINNING_ID_DATA_reg_n_0_[1] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[1] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[0] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[0] ),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6
       (.I0(\WINNING_ID_DATA_reg_n_0_[3] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[3] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[2] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[2] ),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(\WINNING_ID_DATA_reg_n_0_[5] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[5] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[4] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[4] ),
        .O(i__carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(\WINNING_ID_DATA_reg_n_0_[7] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[7] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[6] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[6] ),
        .O(i__carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[25] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[25] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[24] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[24] ),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[27] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[27] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[26] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[26] ),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[29] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[29] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[28] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[28] ),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[31] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[31] ),
        .I2(\RD_DATA_S_D1_reg_n_0_[30] ),
        .I3(\WINNING_ID_DATA_reg_n_0_[30] ),
        .O(i__carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[25] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[25] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[24] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[24] ),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[27] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[27] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[26] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[26] ),
        .O(i__carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[29] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[29] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[28] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[28] ),
        .O(i__carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(\WINNING_ID_DATA_reg_n_0_[31] ),
        .I1(\RD_DATA_S_D1_reg_n_0_[31] ),
        .I2(\WINNING_ID_DATA_reg_n_0_[30] ),
        .I3(\RD_DATA_S_D1_reg_n_0_[30] ),
        .O(i__carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \num_reg[0]_i_1__0 
       (.I0(\num_reg_reg[4]_0 [0]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .O(num[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \num_reg[1]_i_1__0 
       (.I0(\num_reg_reg[4]_0 [1]),
        .I1(\num_reg_reg[4]_0 [0]),
        .I2(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .O(num[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00787800)) 
    \num_reg[2]_i_1__0 
       (.I0(\num_reg_reg[4]_0 [0]),
        .I1(\num_reg_reg[4]_0 [1]),
        .I2(\num_reg_reg[4]_0 [2]),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I4(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .O(num[2]));
  LUT6 #(
    .INIT(64'h0660606060606060)) 
    \num_reg[3]_i_1__0 
       (.I0(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I2(\num_reg_reg[4]_0 [3]),
        .I3(\num_reg_reg[4]_0 [2]),
        .I4(\num_reg_reg[4]_0 [1]),
        .I5(\num_reg_reg[4]_0 [0]),
        .O(num[3]));
  LUT6 #(
    .INIT(64'hEFAAEEAAEFBBEEBB)) 
    \num_reg[4]_i_1 
       (.I0(\num_reg[4]_i_3__0_n_0 ),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I2(LAST_ENTRY_FLAG_reg_n_0),
        .I3(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .I4(ACK_S_SIG),
        .I5(\RUNNING_ID_LOC_reg_reg[8]_0 ),
        .O(\num_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \num_reg[4]_i_2__0 
       (.I0(\num_reg_reg[4]_0 [3]),
        .I1(\num_reg_reg[4]_0 [2]),
        .I2(\num_reg_reg[4]_0 [1]),
        .I3(\num_reg_reg[4]_0 [0]),
        .I4(\num_reg_reg[4]_0 [4]),
        .I5(\num_reg[4]_i_5__0_n_0 ),
        .O(num[4]));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \num_reg[4]_i_3__0 
       (.I0(\FSM_sequential_tbs_cs[0]_i_2_n_0 ),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I2(\num_reg_reg[4]_0 [3]),
        .I3(\num_reg_reg[4]_0 [2]),
        .I4(\num_reg[4]_i_6_n_0 ),
        .I5(\num_reg_reg[4]_0 [4]),
        .O(\num_reg[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \num_reg[4]_i_5__0 
       (.I0(\FSM_sequential_tbs_cs_reg[1]_0 [0]),
        .I1(\FSM_sequential_tbs_cs_reg[1]_0 [1]),
        .O(\num_reg[4]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \num_reg[4]_i_6 
       (.I0(\num_reg_reg[4]_0 [0]),
        .I1(\num_reg_reg[4]_0 [1]),
        .O(\num_reg[4]_i_6_n_0 ));
  FDRE \num_reg_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\num_reg_reg[4]_0 [0]),
        .Q(num_reg_d1[0]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\num_reg_reg[4]_0 [1]),
        .Q(num_reg_d1[1]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\num_reg_reg[4]_0 [2]),
        .Q(num_reg_d1[2]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\num_reg_reg[4]_0 [3]),
        .Q(num_reg_d1[3]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\num_reg_reg[4]_0 [4]),
        .Q(num_reg_d1[4]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(num[0]),
        .Q(\num_reg_reg[4]_0 [0]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(num[1]),
        .Q(\num_reg_reg[4]_0 [1]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(num[2]),
        .Q(\num_reg_reg[4]_0 [2]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(num[3]),
        .Q(\num_reg_reg[4]_0 [3]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE \num_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(\num_reg[4]_i_1_n_0 ),
        .D(num[4]),
        .Q(\num_reg_reg[4]_0 [4]),
        .R(ACK_N_PROCESSING_D1_reg_0));
  LUT5 #(
    .INIT(32'h10100010)) 
    passed_trig_i_1
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(passed_trig_reg_0),
        .I3(INDEX_VALID_SIG_reg_0),
        .I4(passed_trig_reg),
        .O(passed_trig0));
  LUT4 #(
    .INIT(16'hEEE0)) 
    postpone_flag_i_1
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(passed_trig_reg_0),
        .I3(postpone_flag),
        .O(TBS_RUNNING_SIG_reg_33));
  LUT4 #(
    .INIT(16'h0010)) 
    trig_pulse_1_i_1
       (.I0(TBS_RUNNING_SIG_reg_n_0),
        .I1(SET_TBS_RUNNING_SIG),
        .I2(passed_trig_reg),
        .I3(BUFFER_LOCKED_D1),
        .O(trig_pulse_10));
  LUT6 #(
    .INIT(64'h0A0000000000C000)) 
    trig_pulse_2_i_11
       (.I0(\TRR_i_reg[27] ),
        .I1(\TRR_i_reg[28] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(trig_pulse_2_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    trig_pulse_2_i_12
       (.I0(\TRR_i_reg[18] ),
        .I1(\TRR_i_reg[16] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(trig_pulse_2_i_12_n_0));
  LUT6 #(
    .INIT(64'hAA22AA2AAAA2AAAA)) 
    trig_pulse_2_i_13
       (.I0(trig_pulse_2_i_20_n_0),
        .I1(trig_pulse_2_i_17_n_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\TRR_i_reg[17] ),
        .I5(\TRR_i_reg[25] ),
        .O(trig_pulse_2_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040100)) 
    trig_pulse_2_i_14
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(trig_pulse_2_i_21_n_0),
        .I3(\TRR_i_reg[24] ),
        .I4(\TRR_i_reg[26] ),
        .I5(trig_pulse_2_i_22_n_0),
        .O(trig_pulse_2_i_14_n_0));
  LUT6 #(
    .INIT(64'hC000000000000A00)) 
    trig_pulse_2_i_16
       (.I0(\TRR_i_reg[1] ),
        .I1(\TRR_i_reg[15] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(trig_pulse_2_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    trig_pulse_2_i_17
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(trig_pulse_2_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    trig_pulse_2_i_18
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(trig_pulse_2_i_18_n_0));
  LUT6 #(
    .INIT(64'h0C00000A00000000)) 
    trig_pulse_2_i_19
       (.I0(\TRR_i_reg[8] ),
        .I1(\TRR_i_reg[14] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(trig_pulse_2_i_19_n_0));
  LUT6 #(
    .INIT(64'h000000E0E0E000E0)) 
    trig_pulse_2_i_2
       (.I0(passed_trig_reg),
        .I1(trig_pulse_2_reg),
        .I2(INDEX_VALID_SIG_reg_0),
        .I3(trig_pulse_2_i_3_n_0),
        .I4(Q[4]),
        .I5(trig_pulse_2_i_4_n_0),
        .O(MSG_ON_CAN_BUS_AXI_D1_reg));
  LUT6 #(
    .INIT(64'h3F5FFFFFFFFFFFFF)) 
    trig_pulse_2_i_20
       (.I0(\TRR_i_reg[30] ),
        .I1(\TRR_i_reg[31] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(trig_pulse_2_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    trig_pulse_2_i_21
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(trig_pulse_2_i_21_n_0));
  LUT6 #(
    .INIT(64'h000CA00000000000)) 
    trig_pulse_2_i_22
       (.I0(\TRR_i_reg[29] ),
        .I1(\TRR_i_reg[19] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(trig_pulse_2_i_22_n_0));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    trig_pulse_2_i_3
       (.I0(trig_pulse_2_i_5_n_0),
        .I1(trig_pulse_2_i_6_n_0),
        .I2(trig_pulse_2_i_7_n_0),
        .I3(trig_pulse_2_i_8_n_0),
        .I4(trig_pulse_2_i_9_n_0),
        .I5(winning_or_locked_index_cancel_req_i_5_0),
        .O(trig_pulse_2_i_3_n_0));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    trig_pulse_2_i_4
       (.I0(trig_pulse_2_i_11_n_0),
        .I1(trig_pulse_2_i_12_n_0),
        .I2(trig_pulse_2_i_13_n_0),
        .I3(trig_pulse_2_i_14_n_0),
        .I4(trig_pulse_2_i_9_n_0),
        .I5(winning_or_locked_index_cancel_req_i_5_1),
        .O(trig_pulse_2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAAAEAAABAAAAAAA)) 
    trig_pulse_2_i_5
       (.I0(trig_pulse_2_i_16_n_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(trig_pulse_2_i_17_n_0),
        .I4(\TRR_i_reg[9] ),
        .I5(\TRR_i_reg[13] ),
        .O(trig_pulse_2_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FFFFF5F)) 
    trig_pulse_2_i_6
       (.I0(\TRR_i_reg[2] ),
        .I1(\TRR_i_reg[11] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(trig_pulse_2_i_6_n_0));
  LUT6 #(
    .INIT(64'h000000000C00A000)) 
    trig_pulse_2_i_7
       (.I0(\TRR_i_reg[3] ),
        .I1(\TRR_i_reg[10] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(trig_pulse_2_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF41400100)) 
    trig_pulse_2_i_8
       (.I0(trig_pulse_2_i_18_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\TRR_i_reg[0] ),
        .I4(\TRR_i_reg[12] ),
        .I5(trig_pulse_2_i_19_n_0),
        .O(trig_pulse_2_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    trig_pulse_2_i_9
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(trig_pulse_2_i_9_n_0));
  FDRE trigger_next_round_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(trigger_next_round),
        .Q(trigger_next_round_d1),
        .R(ACK_N_PROCESSING_D1_reg_0));
  FDRE trigger_next_round_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(trigger_next_round0),
        .Q(trigger_next_round),
        .R(ACK_N_PROCESSING_D1_reg_0));
  LUT6 #(
    .INIT(64'h00FF00FF00500030)) 
    winning_or_locked_index_cancel_req_i_5
       (.I0(trig_pulse_2_i_4_n_0),
        .I1(trig_pulse_2_i_3_n_0),
        .I2(INDEX_VALID_SIG_reg_0),
        .I3(passed_trig_reg),
        .I4(Q[4]),
        .I5(invalidate_buffer_i),
        .O(INDEX_VALID_SIG_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top
   (SR,
    E_DATA_ACK,
    postpone_flag_2,
    CANCEL_CONFIRMED_OL_D1,
    MSG_ON_CAN_BUS_AXI_D1,
    index_valid_sig,
    src_in,
    winning_or_locked_index_cancel_req_reg,
    TRR_REG_WRITE_PULSE,
    trigger_next_round,
    wea,
    ACK_S_SIG_IMM,
    \arststages_ff_reg[1] ,
    IC_REG_MSR_DAR,
    TXE_MSGVAL_D2,
    TXEWM_SET,
    RXF_FULL_I_reg,
    TXE_MSGVAL_D1,
    MATCH_RUNNING_SIG_reg,
    ID_MATCH_EN_D2,
    RXMNF_SET,
    RXWM_SET,
    OL_RX_FIFO_FULL,
    RXWM_SET_F1,
    OL_RX_FIFO_FULL_F1,
    enb,
    host_req_reg,
    dest_arst,
    out,
    \SINGLE_BIT.s_level_out_d4_reg ,
    \SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d4_reg_1 ,
    \SINGLE_BIT.s_level_out_d4_reg_2 ,
    \SINGLE_BIT.s_level_out_d4_reg_3 ,
    \SINGLE_BIT.s_level_out_d4_reg_4 ,
    \SINGLE_BIT.s_level_out_d4_reg_5 ,
    \SINGLE_BIT.s_level_out_d4_reg_6 ,
    \SINGLE_BIT.s_level_out_d4_reg_7 ,
    \SINGLE_BIT.s_level_out_d4_reg_8 ,
    \SINGLE_BIT.s_level_out_d4_reg_9 ,
    \SINGLE_BIT.s_level_out_d4_reg_10 ,
    \SINGLE_BIT.s_level_out_d4_reg_11 ,
    \SINGLE_BIT.s_level_out_d4_reg_12 ,
    \SINGLE_BIT.s_level_out_d6_reg ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    \SINGLE_BIT.s_level_out_d4_reg_13 ,
    \SINGLE_BIT.s_level_out_d4_reg_14 ,
    \SINGLE_BIT.s_level_out_d4_reg_15 ,
    \SINGLE_BIT.s_level_out_d4_reg_16 ,
    \SINGLE_BIT.s_level_out_d4_reg_17 ,
    IC_SYNC_ISR_MSGLST_TXE,
    IC_IPSIG_WRITE_I,
    IC_REG_SR_SLEEP_FS3,
    IC_REG_MSR_LBACK,
    IC_REG_MSR_BRSD_I_reg,
    IC_REG_MSR_DPEE_I_reg,
    IC_REG_ISR_BSOFF_FS3,
    IC_SYNC_ECR_WEN_FS3,
    IC_REG_ESR_CRCER_FS3,
    IC_REG_ESR_FMER_FS3,
    IC_REG_ESR_STER_FS3,
    IC_REG_ESR_BERR_FS3,
    IC_REG_ESR_ACKER_FS3,
    IC_REG_ESR_F_CRCER_FS3,
    IC_REG_ESR_F_FMER_FS3,
    IC_REG_ESR_F_STER_FS3,
    IC_REG_ESR_F_BERR_FS3,
    p_14_in,
    IC_REG_SR_SNOOP_I_reg,
    IC_REG_ISR_ARBLST_FS3,
    IC_REG_ISR_TXOK_FS3,
    RXOK_FS3,
    IC_SYNC_TSR_WEN_FS3,
    IC_REG_ISR_MSGLST_FS3,
    IC_REG_ISR_MSGLST_FS3_F1,
    IC_REG_ISR_MSGLST_FS3_TXE,
    ip2bus_intrevent,
    IC_REG_SBR_I_reg,
    IC_REG_MSR_SLEEP_reg,
    \syncstages_ff_reg[3] ,
    IC_REG_SRR_SRST,
    BSP_IN_IFSPACE_OL,
    ID_MATCH_EN_FS_D1,
    Q,
    \wr_index_i_reg[6] ,
    invalidate_buffer_i,
    addr_location_incr_count_reg,
    ack_s_gate_toggle,
    MATCH_RESULT_SIG_reg,
    RXF_FULL_AT_MSG_BOUNDARY,
    RXF_FULL_AT_MSG_BOUNDARY_F1,
    addr_location_incr_count_reg_0_sp_1,
    IC_REG_SRR_CEN_I,
    p_13_in,
    IC_REG_ESR_CRCER_I,
    IC_REG_ESR_FMER_I,
    IC_REG_ESR_STER_I,
    IC_REG_ESR_BERR_I,
    IC_REG_ESR_ACKER_I,
    IC_REG_ESR_F_CRCER_I,
    IC_REG_ESR_F_FMER_I,
    IC_REG_ESR_F_STER_I,
    IC_REG_ESR_F_BERR_I,
    IC_TIMESTAMP_RST_reg,
    IC_SYNC_ECR_ACK_I_reg,
    s_axi_wready,
    s_axi_arready,
    can_phy_rx_0,
    \ADDR_RET_reg[9] ,
    \ADDR_RET_reg[2] ,
    TRR_REG_WRITE_PULSE_reg,
    imm_cs,
    \FSM_sequential_tbs_cs_reg[1] ,
    addra,
    \arststages_ff_reg[1]_0 ,
    sync_tl_rst_n_d2_reg,
    \TXE_DATA_TS_reg[7] ,
    TXE_BRAM_WEN,
    ADDR_M_CC,
    RX_ADDR_M_CC_F1,
    BTL_NTQ_I,
    MATCH_RESULT_TO_BSP0,
    RXF_FULL_I_reg_0,
    RXF_FULL_I_reg_1,
    S,
    \RD_DATA_RET_reg[0] ,
    \MATCHED_FILTER_INDEX_reg[4] ,
    \IC_REG_RXFP_I2_reg[0] ,
    \RXE_DATA_STORED_AT_DLC_reg[0] ,
    \IC_REG_IFF_EN_I_reg[5] ,
    \IC_REG_BRPR_I_reg[0] ,
    \IC_REG_F_BRPR_I_reg[15] ,
    \IC_REG_F_BTR_TS1_I_reg[0] ,
    \IC_REG_F_BTR_TS2_I_reg[0] ,
    \IC_REG_F_BTR_SJW_I_reg[0] ,
    \IC_REG_N_BTR_TS1_I_reg[0] ,
    \IC_REG_N_BTR_TS2_I_reg[0] ,
    \IC_REG_N_BTR_SJW_I_reg[0] ,
    \ADDR_RET_reg[12] ,
    \ADDR_RET_reg[7] ,
    \ADDR_RET_reg[7]_0 ,
    \ADDR_RET_reg[7]_1 ,
    \ADDR_RET_reg[11] ,
    addrb,
    ACF_VAL_I,
    \SINGLE_BIT.s_level_out_d4_reg_18 ,
    IC_REG_ISR_TSCNT_OFLW_I0,
    TXTRS_SET,
    TXCRS_SET,
    host_req_reg_0,
    dina,
    s_axi_aclk,
    can_clk,
    src_arst,
    IC_SYNC_SR_RSTST,
    IC_SYNC_SR_PEE,
    IC_SYNC_SR_BSFR,
    IC_SYNC_SR_LBACK,
    IC_SYNC_SR_BIDLE,
    IC_SYNC_SR_ERRWRN,
    IC_SYNC_ESR_F_CRCER,
    IC_SYNC_ESR_F_FMER,
    IC_SYNC_ESR_F_STER,
    IC_SYNC_ESR_F_BERR,
    TDCV_CNT_REG_WEN,
    IC_SYNC_TSR_WEN,
    IC_SYNC_ECR_WEN,
    IC_SYNC_ESR_CRCER,
    IC_SYNC_ESR_FMER,
    IC_SYNC_ESR_STER,
    IC_SYNC_ESR_BERR,
    IC_SYNC_ESR_ACKER,
    IC_SYNC_SR_SLEEP,
    IC_SYNC_ISR_ARBLST,
    IC_SYNC_ISR_TXOK,
    IC_SYNC_ISR_RXOK,
    IC_SYNC_ISR_MSGLST,
    IC_SYNC_ISR_MSGLST_F1,
    IC_SYNC_ISR_BSOFF,
    s_axi_wdata,
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
    BSP_IN_IFSPACE,
    BSP_IN_EOF,
    ID_MATCH_EN,
    MSG_ON_CAN_BUS,
    SYNC_RST_TL,
    postpone_flag_2_reg,
    invalidate_buffer_reg,
    INDEX_VALID_SIG_reg,
    addr_location_incr_count_reg_0,
    IC_SYNC_ISR_MSGLST_reg,
    ack_s_gate_toggle_reg,
    MATCH_RESULT_SIG_reg_0,
    MATCH_RUNNING_SIG_reg_0,
    IC_REG_SRR_SRST_I_reg,
    IC_REG_SRR_CEN_I_reg,
    IC_REG_ISR_ARBLST_I_reg,
    IC_REG_ISR_TXOK_I_reg,
    IC_REG_ISR_PEE_I_reg,
    IC_REG_ISR_BSFRD_I_reg,
    IC_REG_ISR_RXOK_I_reg,
    IC_REG_ISR_TSCNT_OFLW_I_reg,
    IC_REG_ISR_MSGLST_I_reg,
    IC_REG_ISR_ERROR_I_reg,
    IC_REG_ISR_BSOFF_I_reg,
    IC_REG_ISR_SLEEP_I_reg,
    IC_REG_ISR_WKUP_I_reg,
    IC_REG_ISR_RXWM_I_reg,
    IC_REG_ISR_TXTRS_I_reg,
    IC_REG_ISR_TXCRS_I_reg,
    IC_REG_ISR_MSGLST_I_F1_reg,
    IC_REG_ISR_RXWM_I_F1_reg,
    IC_REG_ISR_RXMNF_I_reg,
    IC_REG_ISR_MSGLST_I_TXE_reg,
    IC_REG_ISR_TXEWM_I_reg,
    IC_REG_ESR_CRCER_I_reg,
    IC_REG_ESR_FMER_I_reg,
    IC_REG_ESR_STER_I_reg,
    IC_REG_ESR_BERR_I_reg,
    IC_REG_ESR_ACKER_I_reg,
    IC_REG_ESR_F_CRCER_I_reg,
    IC_REG_ESR_F_FMER_I_reg,
    IC_REG_ESR_F_STER_I_reg,
    IC_REG_ESR_F_BERR_I_reg,
    IC_TIMESTAMP_RST_reg_0,
    Bus2IP_RNW,
    dest_rst,
    can_phy_rx,
    Bus2IP_CS,
    RXE_FDF_I,
    TS_RX_WEN,
    RXE_MSGVAL_EARLY_F0,
    TS_RX_WEN_F1,
    RXE_MSGVAL_EARLY_F1,
    RXE_RXMSG_INVAL_F1,
    RXE_RXFIFO_WEN_FD2,
    RXE_RXFIFO_WEN_FD1,
    RXE_RXMSG_INVAL_F0,
    TXE_MSGVAL_FD2,
    TXE_MSGVAL_FD1,
    \wr_index_i_reg[1] ,
    RXE_RXMSG_VAL_F0,
    \wr_index_i_reg[1]_0 ,
    RXE_RXMSG_VAL_F1,
    \addr_location_incr_count_reg[4] ,
    RXE_RXFIFO_WEN,
    O,
    BTL_COUNTER_I17_carry_i_6,
    MATCH_RESULT_1_D11__21,
    MATCH_RESULT_FS2_D1,
    CO,
    D,
    \RD_DATA_S_D1_reg[0] ,
    \txe_id_data_i_reg[0] ,
    \RXE_DATA_STORED_AT_DLC_reg[0]_0 ,
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ,
    \ic_sync_ecr_cdc_tig_reg[0] ,
    E,
    \time_stamp_cnt_cdc_tig_reg[0] ,
    \IC_REG_TSR_I_reg[15] ,
    \ic_reg_sr_tdcv_cdc_tig_reg[6] ,
    \id_for_match_cdc_tig_reg[0]_0 ,
    \addr_location_incr_count_reg[0]_0 ,
    \wr_index_i_reg[6]_0 ,
    \wr_index_i_reg[6]_1 ,
    doutb,
    \RD_DATA_RET_reg[0]_0 ,
    TS_RX_WDATA_F1);
  output [0:0]SR;
  output E_DATA_ACK;
  output postpone_flag_2;
  output CANCEL_CONFIRMED_OL_D1;
  output MSG_ON_CAN_BUS_AXI_D1;
  output index_valid_sig;
  output src_in;
  output winning_or_locked_index_cancel_req_reg;
  output TRR_REG_WRITE_PULSE;
  output trigger_next_round;
  output [0:0]wea;
  output ACK_S_SIG_IMM;
  output [0:0]\arststages_ff_reg[1] ;
  output IC_REG_MSR_DAR;
  output TXE_MSGVAL_D2;
  output TXEWM_SET;
  output RXF_FULL_I_reg;
  output TXE_MSGVAL_D1;
  output MATCH_RUNNING_SIG_reg;
  output ID_MATCH_EN_D2;
  output RXMNF_SET;
  output RXWM_SET;
  output OL_RX_FIFO_FULL;
  output RXWM_SET_F1;
  output OL_RX_FIFO_FULL_F1;
  output enb;
  output host_req_reg;
  output dest_arst;
  output out;
  output \SINGLE_BIT.s_level_out_d4_reg ;
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  output \SINGLE_BIT.s_level_out_d4_reg_1 ;
  output \SINGLE_BIT.s_level_out_d4_reg_2 ;
  output \SINGLE_BIT.s_level_out_d4_reg_3 ;
  output \SINGLE_BIT.s_level_out_d4_reg_4 ;
  output \SINGLE_BIT.s_level_out_d4_reg_5 ;
  output \SINGLE_BIT.s_level_out_d4_reg_6 ;
  output \SINGLE_BIT.s_level_out_d4_reg_7 ;
  output \SINGLE_BIT.s_level_out_d4_reg_8 ;
  output \SINGLE_BIT.s_level_out_d4_reg_9 ;
  output \SINGLE_BIT.s_level_out_d4_reg_10 ;
  output \SINGLE_BIT.s_level_out_d4_reg_11 ;
  output \SINGLE_BIT.s_level_out_d4_reg_12 ;
  output \SINGLE_BIT.s_level_out_d6_reg ;
  output \SINGLE_BIT.s_level_out_d6_reg_0 ;
  output \SINGLE_BIT.s_level_out_d4_reg_13 ;
  output \SINGLE_BIT.s_level_out_d4_reg_14 ;
  output \SINGLE_BIT.s_level_out_d4_reg_15 ;
  output \SINGLE_BIT.s_level_out_d4_reg_16 ;
  output \SINGLE_BIT.s_level_out_d4_reg_17 ;
  output IC_SYNC_ISR_MSGLST_TXE;
  output IC_IPSIG_WRITE_I;
  output IC_REG_SR_SLEEP_FS3;
  output IC_REG_MSR_LBACK;
  output IC_REG_MSR_BRSD_I_reg;
  output IC_REG_MSR_DPEE_I_reg;
  output IC_REG_ISR_BSOFF_FS3;
  output IC_SYNC_ECR_WEN_FS3;
  output IC_REG_ESR_CRCER_FS3;
  output IC_REG_ESR_FMER_FS3;
  output IC_REG_ESR_STER_FS3;
  output IC_REG_ESR_BERR_FS3;
  output IC_REG_ESR_ACKER_FS3;
  output IC_REG_ESR_F_CRCER_FS3;
  output IC_REG_ESR_F_FMER_FS3;
  output IC_REG_ESR_F_STER_FS3;
  output IC_REG_ESR_F_BERR_FS3;
  output [1:0]p_14_in;
  output IC_REG_SR_SNOOP_I_reg;
  output IC_REG_ISR_ARBLST_FS3;
  output IC_REG_ISR_TXOK_FS3;
  output RXOK_FS3;
  output IC_SYNC_TSR_WEN_FS3;
  output IC_REG_ISR_MSGLST_FS3;
  output IC_REG_ISR_MSGLST_FS3_F1;
  output IC_REG_ISR_MSGLST_FS3_TXE;
  output ip2bus_intrevent;
  output IC_REG_SBR_I_reg;
  output IC_REG_MSR_SLEEP_reg;
  output \syncstages_ff_reg[3] ;
  output IC_REG_SRR_SRST;
  output BSP_IN_IFSPACE_OL;
  output ID_MATCH_EN_FS_D1;
  output [0:0]Q;
  output [0:0]\wr_index_i_reg[6] ;
  output invalidate_buffer_i;
  output [0:0]addr_location_incr_count_reg;
  output ack_s_gate_toggle;
  output MATCH_RESULT_SIG_reg;
  output RXF_FULL_AT_MSG_BOUNDARY;
  output RXF_FULL_AT_MSG_BOUNDARY_F1;
  output addr_location_incr_count_reg_0_sp_1;
  output IC_REG_SRR_CEN_I;
  output [18:0]p_13_in;
  output IC_REG_ESR_CRCER_I;
  output IC_REG_ESR_FMER_I;
  output IC_REG_ESR_STER_I;
  output IC_REG_ESR_BERR_I;
  output IC_REG_ESR_ACKER_I;
  output IC_REG_ESR_F_CRCER_I;
  output IC_REG_ESR_F_FMER_I;
  output IC_REG_ESR_F_STER_I;
  output IC_REG_ESR_F_BERR_I;
  output IC_TIMESTAMP_RST_reg;
  output IC_SYNC_ECR_ACK_I_reg;
  output s_axi_wready;
  output s_axi_arready;
  output can_phy_rx_0;
  output \ADDR_RET_reg[9] ;
  output [10:0]\ADDR_RET_reg[2] ;
  output TRR_REG_WRITE_PULSE_reg;
  output [1:0]imm_cs;
  output [1:0]\FSM_sequential_tbs_cs_reg[1] ;
  output [10:0]addra;
  output \arststages_ff_reg[1]_0 ;
  output sync_tl_rst_n_d2_reg;
  output [0:0]\TXE_DATA_TS_reg[7] ;
  output TXE_BRAM_WEN;
  output [9:0]ADDR_M_CC;
  output [9:0]RX_ADDR_M_CC_F1;
  output [2:0]BTL_NTQ_I;
  output MATCH_RESULT_TO_BSP0;
  output RXF_FULL_I_reg_0;
  output RXF_FULL_I_reg_1;
  output [0:0]S;
  output [31:0]\RD_DATA_RET_reg[0] ;
  output [4:0]\MATCHED_FILTER_INDEX_reg[4] ;
  output [4:0]\IC_REG_RXFP_I2_reg[0] ;
  output [10:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  output [2:0]\IC_REG_IFF_EN_I_reg[5] ;
  output [7:0]\IC_REG_BRPR_I_reg[0] ;
  output [14:0]\IC_REG_F_BRPR_I_reg[15] ;
  output [4:0]\IC_REG_F_BTR_TS1_I_reg[0] ;
  output [3:0]\IC_REG_F_BTR_TS2_I_reg[0] ;
  output [3:0]\IC_REG_F_BTR_SJW_I_reg[0] ;
  output [7:0]\IC_REG_N_BTR_TS1_I_reg[0] ;
  output [6:0]\IC_REG_N_BTR_TS2_I_reg[0] ;
  output [6:0]\IC_REG_N_BTR_SJW_I_reg[0] ;
  output \ADDR_RET_reg[12] ;
  output \ADDR_RET_reg[7] ;
  output \ADDR_RET_reg[7]_0 ;
  output \ADDR_RET_reg[7]_1 ;
  output \ADDR_RET_reg[11] ;
  output [9:0]addrb;
  output ACF_VAL_I;
  output \SINGLE_BIT.s_level_out_d4_reg_18 ;
  output IC_REG_ISR_TSCNT_OFLW_I0;
  output TXTRS_SET;
  output TXCRS_SET;
  output host_req_reg_0;
  output [31:0]dina;
  input s_axi_aclk;
  input can_clk;
  input src_arst;
  input IC_SYNC_SR_RSTST;
  input IC_SYNC_SR_PEE;
  input IC_SYNC_SR_BSFR;
  input IC_SYNC_SR_LBACK;
  input IC_SYNC_SR_BIDLE;
  input IC_SYNC_SR_ERRWRN;
  input IC_SYNC_ESR_F_CRCER;
  input IC_SYNC_ESR_F_FMER;
  input IC_SYNC_ESR_F_STER;
  input IC_SYNC_ESR_F_BERR;
  input TDCV_CNT_REG_WEN;
  input IC_SYNC_TSR_WEN;
  input IC_SYNC_ECR_WEN;
  input IC_SYNC_ESR_CRCER;
  input IC_SYNC_ESR_FMER;
  input IC_SYNC_ESR_STER;
  input IC_SYNC_ESR_BERR;
  input IC_SYNC_ESR_ACKER;
  input IC_SYNC_SR_SLEEP;
  input IC_SYNC_ISR_ARBLST;
  input IC_SYNC_ISR_TXOK;
  input IC_SYNC_ISR_RXOK;
  input IC_SYNC_ISR_MSGLST;
  input IC_SYNC_ISR_MSGLST_F1;
  input IC_SYNC_ISR_BSOFF;
  input [31:0]s_axi_wdata;
  input CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  input BSP_IN_IFSPACE;
  input BSP_IN_EOF;
  input ID_MATCH_EN;
  input MSG_ON_CAN_BUS;
  input SYNC_RST_TL;
  input postpone_flag_2_reg;
  input invalidate_buffer_reg;
  input INDEX_VALID_SIG_reg;
  input addr_location_incr_count_reg_0;
  input IC_SYNC_ISR_MSGLST_reg;
  input ack_s_gate_toggle_reg;
  input MATCH_RESULT_SIG_reg_0;
  input MATCH_RUNNING_SIG_reg_0;
  input IC_REG_SRR_SRST_I_reg;
  input IC_REG_SRR_CEN_I_reg;
  input IC_REG_ISR_ARBLST_I_reg;
  input IC_REG_ISR_TXOK_I_reg;
  input IC_REG_ISR_PEE_I_reg;
  input IC_REG_ISR_BSFRD_I_reg;
  input IC_REG_ISR_RXOK_I_reg;
  input IC_REG_ISR_TSCNT_OFLW_I_reg;
  input IC_REG_ISR_MSGLST_I_reg;
  input IC_REG_ISR_ERROR_I_reg;
  input IC_REG_ISR_BSOFF_I_reg;
  input IC_REG_ISR_SLEEP_I_reg;
  input IC_REG_ISR_WKUP_I_reg;
  input IC_REG_ISR_RXWM_I_reg;
  input IC_REG_ISR_TXTRS_I_reg;
  input IC_REG_ISR_TXCRS_I_reg;
  input IC_REG_ISR_MSGLST_I_F1_reg;
  input IC_REG_ISR_RXWM_I_F1_reg;
  input IC_REG_ISR_RXMNF_I_reg;
  input IC_REG_ISR_MSGLST_I_TXE_reg;
  input IC_REG_ISR_TXEWM_I_reg;
  input IC_REG_ESR_CRCER_I_reg;
  input IC_REG_ESR_FMER_I_reg;
  input IC_REG_ESR_STER_I_reg;
  input IC_REG_ESR_BERR_I_reg;
  input IC_REG_ESR_ACKER_I_reg;
  input IC_REG_ESR_F_CRCER_I_reg;
  input IC_REG_ESR_F_FMER_I_reg;
  input IC_REG_ESR_F_STER_I_reg;
  input IC_REG_ESR_F_BERR_I_reg;
  input IC_TIMESTAMP_RST_reg_0;
  input Bus2IP_RNW;
  input dest_rst;
  input can_phy_rx;
  input Bus2IP_CS;
  input RXE_FDF_I;
  input TS_RX_WEN;
  input RXE_MSGVAL_EARLY_F0;
  input TS_RX_WEN_F1;
  input RXE_MSGVAL_EARLY_F1;
  input RXE_RXMSG_INVAL_F1;
  input RXE_RXFIFO_WEN_FD2;
  input RXE_RXFIFO_WEN_FD1;
  input RXE_RXMSG_INVAL_F0;
  input TXE_MSGVAL_FD2;
  input TXE_MSGVAL_FD1;
  input \wr_index_i_reg[1] ;
  input RXE_RXMSG_VAL_F0;
  input \wr_index_i_reg[1]_0 ;
  input RXE_RXMSG_VAL_F1;
  input \addr_location_incr_count_reg[4] ;
  input RXE_RXFIFO_WEN;
  input [0:0]O;
  input [1:0]BTL_COUNTER_I17_carry_i_6;
  input MATCH_RESULT_1_D11__21;
  input MATCH_RESULT_FS2_D1;
  input [0:0]CO;
  input [12:0]D;
  input [31:0]\RD_DATA_S_D1_reg[0] ;
  input [31:0]\txe_id_data_i_reg[0] ;
  input [31:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  input [0:0]\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ;
  input [15:0]\ic_sync_ecr_cdc_tig_reg[0] ;
  input [0:0]E;
  input [15:0]\time_stamp_cnt_cdc_tig_reg[0] ;
  input [0:0]\IC_REG_TSR_I_reg[15] ;
  input [6:0]\ic_reg_sr_tdcv_cdc_tig_reg[6] ;
  input [31:0]\id_for_match_cdc_tig_reg[0]_0 ;
  input [0:0]\addr_location_incr_count_reg[0]_0 ;
  input [0:0]\wr_index_i_reg[6]_0 ;
  input [0:0]\wr_index_i_reg[6]_1 ;
  input [31:0]doutb;
  input [31:0]\RD_DATA_RET_reg[0]_0 ;
  input [20:0]TS_RX_WDATA_F1;

  wire ACF_VAL_I;
  wire ACK_RX;
  wire ACK_RX_T;
  wire ACK_S_SIG_IMM;
  wire ACK_TX_RD;
  wire ACK_TX_WR;
  wire [9:0]ADDR_M_CC;
  wire \ADDR_RET_reg[11] ;
  wire \ADDR_RET_reg[12] ;
  wire [10:0]\ADDR_RET_reg[2] ;
  wire \ADDR_RET_reg[7] ;
  wire \ADDR_RET_reg[7]_0 ;
  wire \ADDR_RET_reg[7]_1 ;
  wire \ADDR_RET_reg[9] ;
  wire [12:12]ADDR_S_SIG_IMM;
  wire BSP_IN_EOF;
  wire BSP_IN_EOF_OL;
  wire BSP_IN_IFSPACE;
  wire BSP_IN_IFSPACE_OL;
  wire [1:0]BTL_COUNTER_I17_carry_i_6;
  wire [2:0]BTL_NTQ_I;
  wire Bus2IP_CS;
  wire Bus2IP_RNW;
  wire CANCEL_BUFFER_OL2TL_D1;
  wire CANCEL_CONFIRMED_OL;
  wire CANCEL_CONFIRMED_OL_D1;
  wire CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  wire [0:0]CO;
  wire CS_H0;
  wire CS_H00_out;
  wire CS_RX;
  wire CS_RX_T;
  wire [12:0]D;
  wire [0:0]E;
  wire E_DATA_ACK;
  wire [1:0]\FSM_sequential_tbs_cs_reg[1] ;
  wire \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20 ;
  wire \GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI ;
  wire [4:4]\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count ;
  wire \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RD_INDEX0 ;
  wire \GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI ;
  wire [4:4]\GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count ;
  wire [9:9]\GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg ;
  wire [4:0]\GEN_IMM.ol_imm/num_reg ;
  wire G_RST_SRST_CEN_I0;
  wire [1:0]IC_IPIC_COUNTER_I;
  wire IC_IPSIG_WRITE_I;
  wire IC_IPSIG_WRITE_I0;
  wire [1:31]IC_REG_AFR;
  wire IC_REG_AFR_I0;
  wire IC_REG_BRPR_I0;
  wire [7:0]\IC_REG_BRPR_I_reg[0] ;
  wire [0:15]IC_REG_ECR_I;
  wire IC_REG_ESR_ACKER_FS3;
  wire IC_REG_ESR_ACKER_I;
  wire IC_REG_ESR_ACKER_I_reg;
  wire IC_REG_ESR_BERR_FS3;
  wire IC_REG_ESR_BERR_I;
  wire IC_REG_ESR_BERR_I_reg;
  wire IC_REG_ESR_CRCER_FS3;
  wire IC_REG_ESR_CRCER_I;
  wire IC_REG_ESR_CRCER_I_reg;
  wire IC_REG_ESR_FMER_FS3;
  wire IC_REG_ESR_FMER_I;
  wire IC_REG_ESR_FMER_I_reg;
  wire IC_REG_ESR_F_BERR_FS3;
  wire IC_REG_ESR_F_BERR_I;
  wire IC_REG_ESR_F_BERR_I_reg;
  wire IC_REG_ESR_F_CRCER_FS3;
  wire IC_REG_ESR_F_CRCER_I;
  wire IC_REG_ESR_F_CRCER_I_reg;
  wire IC_REG_ESR_F_FMER_FS3;
  wire IC_REG_ESR_F_FMER_I;
  wire IC_REG_ESR_F_FMER_I_reg;
  wire IC_REG_ESR_F_STER_FS3;
  wire IC_REG_ESR_F_STER_I;
  wire IC_REG_ESR_F_STER_I_reg;
  wire IC_REG_ESR_STER_FS3;
  wire IC_REG_ESR_STER_I;
  wire IC_REG_ESR_STER_I_reg;
  wire [2:8]IC_REG_FSR_I;
  wire [2:8]IC_REG_FSR_I_F1;
  wire [11:16]IC_REG_FSR_I_F1__0;
  wire [3:8]IC_REG_FSR_I_TXE;
  wire [12:15]IC_REG_FSR_I_TXE__0;
  wire [11:16]IC_REG_FSR_I__0;
  wire IC_REG_F_BRPR_I0;
  wire [14:0]\IC_REG_F_BRPR_I_reg[15] ;
  wire [3:0]\IC_REG_F_BTR_SJW_I_reg[0] ;
  wire IC_REG_F_BTR_TS1_I0;
  wire [4:0]\IC_REG_F_BTR_TS1_I_reg[0] ;
  wire [3:0]\IC_REG_F_BTR_TS2_I_reg[0] ;
  wire IC_REG_IECRS_I0;
  wire IC_REG_IER_I0;
  wire IC_REG_IETRS_I0;
  wire [2:0]\IC_REG_IFF_EN_I_reg[5] ;
  wire IC_REG_ISR_ARBLST_FS3;
  wire IC_REG_ISR_ARBLST_I_reg;
  wire IC_REG_ISR_BSFRD_I_reg;
  wire IC_REG_ISR_BSOFF_FS3;
  wire IC_REG_ISR_BSOFF_I_reg;
  wire IC_REG_ISR_ERROR_I_reg;
  wire IC_REG_ISR_MSGLST_FS3;
  wire IC_REG_ISR_MSGLST_FS3_F1;
  wire IC_REG_ISR_MSGLST_FS3_TXE;
  wire IC_REG_ISR_MSGLST_I_F1_reg;
  wire IC_REG_ISR_MSGLST_I_TXE_reg;
  wire IC_REG_ISR_MSGLST_I_reg;
  wire IC_REG_ISR_PEE_I_reg;
  wire IC_REG_ISR_RXMNF_I_reg;
  wire IC_REG_ISR_RXOK_I_reg;
  wire IC_REG_ISR_RXWM_I_F1_reg;
  wire IC_REG_ISR_RXWM_I_reg;
  wire IC_REG_ISR_SLEEP_I_reg;
  wire IC_REG_ISR_TSCNT_OFLW_I0;
  wire IC_REG_ISR_TSCNT_OFLW_I_reg;
  wire IC_REG_ISR_TXCRS_I_reg;
  wire IC_REG_ISR_TXEWM_I_reg;
  wire IC_REG_ISR_TXOK_FS3;
  wire IC_REG_ISR_TXOK_I_reg;
  wire IC_REG_ISR_TXTRS_I_reg;
  wire IC_REG_ISR_WKUP_I_reg;
  wire IC_REG_MSR_BRSD_I_reg;
  wire IC_REG_MSR_DAR;
  wire IC_REG_MSR_DPEE_I_reg;
  wire IC_REG_MSR_LBACK;
  wire IC_REG_MSR_LBACK_I0;
  wire IC_REG_MSR_SLEEP_I077_out;
  wire IC_REG_MSR_SLEEP_reg;
  wire [6:0]\IC_REG_N_BTR_SJW_I_reg[0] ;
  wire IC_REG_N_BTR_TS1_I0;
  wire [7:0]\IC_REG_N_BTR_TS1_I_reg[0] ;
  wire [6:0]\IC_REG_N_BTR_TS2_I_reg[0] ;
  wire [4:0]\IC_REG_RXFP_I2_reg[0] ;
  wire IC_REG_SBR_I_reg;
  wire IC_REG_SRR_CEN_I;
  wire IC_REG_SRR_CEN_I_reg;
  wire IC_REG_SRR_SRST;
  wire IC_REG_SRR_SRST_I_reg;
  wire IC_REG_SR_BBSY_I;
  wire IC_REG_SR_ERRWRN_I;
  wire [0:0]IC_REG_SR_ESTAT_I;
  wire IC_REG_SR_LBACK_I;
  wire IC_REG_SR_RSTST_I;
  wire IC_REG_SR_SLEEP_FS3;
  wire IC_REG_SR_SNOOP_I_reg;
  wire [6:0]IC_REG_SR_TDCV_I;
  wire [0:31]IC_REG_TCR_I;
  wire [0:30]IC_REG_TRR_I;
  wire IC_REG_TSR_I;
  wire [0:0]\IC_REG_TSR_I_reg[15] ;
  wire [0:5]IC_REG_WMR_I;
  wire [1:5]IC_REG_WMR_I_F1;
  wire [1:5]IC_REG_WMR_I_TXE;
  wire IC_SYNC_ECR_ACK_I_reg;
  wire IC_SYNC_ECR_WEN;
  wire IC_SYNC_ECR_WEN_FS3;
  wire IC_SYNC_ESR_ACKER;
  wire IC_SYNC_ESR_BERR;
  wire IC_SYNC_ESR_CRCER;
  wire IC_SYNC_ESR_FMER;
  wire IC_SYNC_ESR_F_BERR;
  wire IC_SYNC_ESR_F_CRCER;
  wire IC_SYNC_ESR_F_FMER;
  wire IC_SYNC_ESR_F_STER;
  wire IC_SYNC_ESR_STER;
  wire IC_SYNC_ISR_ARBLST;
  wire IC_SYNC_ISR_BSOFF;
  wire IC_SYNC_ISR_MSGLST;
  wire IC_SYNC_ISR_MSGLST_F1;
  wire IC_SYNC_ISR_MSGLST_TXE;
  wire IC_SYNC_ISR_MSGLST_reg;
  wire IC_SYNC_ISR_RXOK;
  wire IC_SYNC_ISR_TXOK;
  wire IC_SYNC_SR_BIDLE;
  wire IC_SYNC_SR_BSFR;
  wire IC_SYNC_SR_ERRWRN;
  wire IC_SYNC_SR_LBACK;
  wire IC_SYNC_SR_PEE;
  wire IC_SYNC_SR_RSTST;
  wire IC_SYNC_SR_SLEEP;
  wire IC_SYNC_TSR_WEN;
  wire IC_SYNC_TSR_WEN_FS3;
  wire IC_TIMESTAMP_RST_reg;
  wire IC_TIMESTAMP_RST_reg_0;
  wire ID_MATCH_EN;
  wire ID_MATCH_EN_D2;
  wire ID_MATCH_EN_FS_D1;
  wire ID_MATCH_EN_OL;
  wire [31:0]IETCS;
  wire [31:0]IETRS;
  wire INDEX_VALID_SIG_reg;
  wire [4:0]\MATCHED_FILTER_INDEX_reg[4] ;
  wire MATCH_RESULT_1_D11__21;
  wire MATCH_RESULT_FS2_D1;
  wire MATCH_RESULT_SIG_reg;
  wire MATCH_RESULT_SIG_reg_0;
  wire MATCH_RESULT_TO_BSP0;
  wire MATCH_RUNNING_SIG_reg;
  wire MATCH_RUNNING_SIG_reg_0;
  wire MSG_ON_CAN_BUS;
  wire MSG_ON_CAN_BUS_AXI;
  wire MSG_ON_CAN_BUS_AXI_D1;
  wire MSG_ON_CAN_BUS_OL;
  wire MSG_ON_CAN_BUS_OL_D1;
  wire [0:0]\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ;
  wire [0:0]O;
  wire OL_RX_FIFO_FULL;
  wire OL_RX_FIFO_FULL_F1;
  wire [0:0]Q;
  wire [8:8]RD_DATA;
  wire [31:0]\RD_DATA_RET_reg[0] ;
  wire [31:0]\RD_DATA_RET_reg[0]_0 ;
  wire [31:0]\RD_DATA_S_D1_reg[0] ;
  wire [1:8]RUNNING_FIFO_ID_LOC_reg;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  wire [31:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  wire RXE_FDF_I;
  wire RXE_MSGVAL_EARLY_F0;
  wire RXE_MSGVAL_EARLY_F1;
  wire RXE_RXFIFO_WEN;
  wire RXE_RXFIFO_WEN_FD1;
  wire RXE_RXFIFO_WEN_FD2;
  wire RXE_RXMSG_INVAL_F0;
  wire RXE_RXMSG_INVAL_F1;
  wire RXE_RXMSG_VAL_F0;
  wire RXE_RXMSG_VAL_F1;
  wire RXF_FULL_AT_MSG_BOUNDARY;
  wire RXF_FULL_AT_MSG_BOUNDARY_F1;
  wire RXF_FULL_I_reg;
  wire RXF_FULL_I_reg_0;
  wire RXF_FULL_I_reg_1;
  wire RXMNF_SET;
  wire RXOK_FS3;
  wire RXWM_SET;
  wire RXWM_SET_F1;
  wire [12:2]RX_ADDR_M_CC;
  wire [9:0]RX_ADDR_M_CC_F1;
  wire [0:0]S;
  wire \SINGLE_BIT.s_level_out_d4_reg ;
  wire \SINGLE_BIT.s_level_out_d4_reg_0 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_1 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_10 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_11 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_12 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_13 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_14 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_15 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_16 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_17 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_18 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_2 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_3 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_4 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_5 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_6 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_7 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_8 ;
  wire \SINGLE_BIT.s_level_out_d4_reg_9 ;
  wire \SINGLE_BIT.s_level_out_d6_reg ;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  wire [0:0]SR;
  wire SYNC_RST_TL;
  wire TDCV_CNT_REG_WEN;
  wire TRR_REG_WRITE_PULSE;
  wire TRR_REG_WRITE_PULSE_reg;
  wire [20:0]TS_RX_WDATA_F1;
  wire TS_RX_WEN;
  wire TS_RX_WEN_F1;
  wire TXCRS_SET;
  wire TXEWM_SET;
  wire TXE_BRAM_WEN;
  wire [0:0]\TXE_DATA_TS_reg[7] ;
  wire TXE_MSGVAL_D1;
  wire TXE_MSGVAL_D2;
  wire TXE_MSGVAL_FD1;
  wire TXE_MSGVAL_FD2;
  wire TXTRS_SET;
  wire ack_s_gate_toggle;
  wire ack_s_gate_toggle_reg;
  wire [0:0]addr_location_incr_count_reg;
  wire [0:0]\addr_location_incr_count_reg[0]_0 ;
  wire \addr_location_incr_count_reg[4] ;
  wire addr_location_incr_count_reg_0;
  wire addr_location_incr_count_reg_0_sn_1;
  wire [10:0]addra;
  wire [9:0]addrb;
  wire [0:0]\arststages_ff_reg[1] ;
  wire \arststages_ff_reg[1]_0 ;
  wire can_clk;
  wire can_phy_rx;
  wire can_phy_rx_0;
  wire dest_arst;
  wire dest_rst;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire enb;
  wire [31:0]exclude_winning_or_locked_req;
  wire host_req_reg;
  wire host_req_reg_0;
  wire ic_n_187;
  wire ic_n_195;
  wire ic_n_196;
  wire ic_n_197;
  wire ic_n_199;
  wire ic_n_200;
  wire ic_n_201;
  wire ic_n_202;
  wire ic_n_217;
  wire ic_n_218;
  wire ic_n_219;
  wire ic_n_220;
  wire ic_n_221;
  wire ic_n_222;
  wire ic_n_223;
  wire ic_n_224;
  wire ic_n_225;
  wire ic_n_226;
  wire ic_n_227;
  wire ic_n_228;
  wire ic_n_229;
  wire ic_n_230;
  wire ic_n_231;
  wire ic_n_232;
  wire ic_n_233;
  wire ic_n_234;
  wire ic_n_235;
  wire ic_n_236;
  wire ic_n_237;
  wire ic_n_241;
  wire ic_n_255;
  wire ic_n_256;
  wire ic_n_257;
  wire ic_n_258;
  wire ic_n_259;
  wire ic_n_260;
  wire ic_n_261;
  wire ic_n_262;
  wire ic_n_263;
  wire ic_n_264;
  wire ic_n_265;
  wire ic_n_266;
  wire ic_n_267;
  wire ic_n_268;
  wire ic_n_269;
  wire ic_n_270;
  wire ic_n_271;
  wire ic_n_272;
  wire ic_n_273;
  wire ic_n_274;
  wire ic_n_93;
  wire ic_n_94;
  wire [6:0]\ic_reg_sr_tdcv_cdc_tig_reg[6] ;
  wire [15:0]\ic_sync_ecr_cdc_tig_reg[0] ;
  wire [0:31]id_for_match_cdc_tig;
  wire [31:0]\id_for_match_cdc_tig_reg[0]_0 ;
  wire [1:0]imm_cs;
  wire index_valid_sig;
  wire invalidate_buffer_i;
  wire invalidate_buffer_reg;
  wire ip2bus_intrevent;
  wire ol_adec_n_1;
  wire ol_adec_n_16;
  wire ol_adec_n_17;
  wire ol_adec_n_18;
  wire ol_adec_n_19;
  wire ol_adec_n_20;
  wire ol_adec_n_23;
  wire ol_adec_n_24;
  wire ol_adec_n_30;
  wire ol_adec_n_31;
  wire ol_adec_n_32;
  wire ol_adec_n_45;
  wire ol_adec_n_46;
  wire ol_adec_n_47;
  wire ol_adec_n_48;
  wire ol_adec_n_49;
  wire ol_adec_n_50;
  wire ol_adec_n_51;
  wire ol_adec_n_52;
  wire ol_adec_n_55;
  wire ol_fifo_rst_n;
  wire ol_rbmm_n_100;
  wire ol_rbmm_n_101;
  wire ol_rbmm_n_102;
  wire ol_rbmm_n_103;
  wire ol_rbmm_n_104;
  wire ol_rbmm_n_105;
  wire ol_rbmm_n_106;
  wire ol_rbmm_n_108;
  wire ol_rbmm_n_109;
  wire ol_rbmm_n_110;
  wire ol_rbmm_n_111;
  wire ol_rbmm_n_112;
  wire ol_rbmm_n_113;
  wire ol_rbmm_n_122;
  wire ol_rbmm_n_129;
  wire ol_rbmm_n_135;
  wire ol_rbmm_n_136;
  wire ol_rbmm_n_137;
  wire ol_rbmm_n_138;
  wire ol_rbmm_n_139;
  wire ol_rbmm_n_140;
  wire ol_rbmm_n_141;
  wire ol_rbmm_n_142;
  wire ol_rbmm_n_143;
  wire ol_rbmm_n_144;
  wire ol_rbmm_n_145;
  wire ol_rbmm_n_44;
  wire ol_rbmm_n_50;
  wire ol_rbmm_n_51;
  wire ol_rbmm_n_6;
  wire ol_rbmm_n_66;
  wire ol_rbmm_n_83;
  wire ol_rbmm_n_84;
  wire ol_rbmm_n_85;
  wire ol_rbmm_n_91;
  wire ol_rbmm_n_92;
  wire ol_rbmm_n_93;
  wire ol_rbmm_n_94;
  wire ol_rbmm_n_95;
  wire ol_rbmm_n_96;
  wire ol_rbmm_n_97;
  wire ol_rbmm_n_98;
  wire ol_rbmm_n_99;
  wire \ol_tac/CS_H_D1 ;
  wire \ol_tac/CS_H_INTERNAL ;
  wire \ol_tac_nf/CS_H_D1 ;
  wire \ol_tac_nf/CS_H_INTERNAL ;
  wire \ol_tac_rd/CS_H_D1 ;
  wire \ol_tac_rd/CS_H_INTERNAL ;
  wire \ol_tac_rd/pr1_rd_req0 ;
  wire \ol_tac_wr/CS_H_D1 ;
  wire \ol_tac_wr/CS_H_INTERNAL ;
  wire ol_tbmm_n_132;
  wire ol_tbmm_n_133;
  wire ol_tbmm_n_134;
  wire ol_tbmm_n_135;
  wire ol_tbmm_n_136;
  wire ol_tbmm_n_137;
  wire ol_tbmm_n_138;
  wire ol_tbmm_n_139;
  wire ol_tbmm_n_140;
  wire ol_tbmm_n_141;
  wire ol_tbmm_n_142;
  wire ol_tbmm_n_143;
  wire ol_tbmm_n_144;
  wire ol_tbmm_n_158;
  wire ol_tbmm_n_159;
  wire ol_tbmm_n_160;
  wire ol_tbmm_n_161;
  wire ol_tbmm_n_162;
  wire ol_tbmm_n_163;
  wire ol_tbmm_n_164;
  wire ol_tbmm_n_165;
  wire ol_tbmm_n_166;
  wire ol_tbmm_n_167;
  wire ol_tbmm_n_168;
  wire ol_tbmm_n_169;
  wire ol_tbmm_n_170;
  wire ol_tbmm_n_171;
  wire ol_tbmm_n_172;
  wire ol_tbmm_n_173;
  wire ol_tbmm_n_174;
  wire ol_tbmm_n_190;
  wire ol_tbmm_n_197;
  wire ol_tbmm_n_198;
  wire ol_tbmm_n_199;
  wire ol_tbmm_n_52;
  wire ol_tbmm_n_67;
  wire \ol_txreg/TRR_REG_WRITE_PULSE0 ;
  wire olglue_n_13;
  wire olglue_n_15;
  wire olglue_n_22;
  wire olglue_n_23;
  wire olglue_n_25;
  wire olglue_n_26;
  wire olglue_n_28;
  wire out;
  wire p_0_in;
  wire [31:16]p_11_in;
  wire [18:0]p_13_in;
  wire p_13_in__0;
  wire [1:0]p_14_in;
  wire p_14_in__0;
  wire p_18_in;
  wire p_1_in;
  wire p_2_in;
  wire [7:0]p_3_in;
  wire p_3_in__0;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire postpone_flag_2;
  wire postpone_flag_2_reg;
  wire s_axi_aclk;
  wire s_axi_arready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire src_arst;
  wire src_in;
  wire sync_tl_rst_n_d2_reg;
  wire \syncstages_ff_reg[3] ;
  wire [15:0]\time_stamp_cnt_cdc_tig_reg[0] ;
  wire trigger_next_round;
  wire \tx_event_fifo_cntl/IC_REG_WMR_I20 ;
  wire \tx_event_fifo_cntl/RD_INDEX0 ;
  wire \tx_event_fifo_cntl/RXF_FULL_AXI ;
  wire [31:0]\txe_id_data_i_reg[0] ;
  wire [0:0]wea;
  wire winning_or_locked_index_cancel_req_reg;
  wire \wr_index_i_reg[1] ;
  wire \wr_index_i_reg[1]_0 ;
  wire [0:0]\wr_index_i_reg[6] ;
  wire [0:0]\wr_index_i_reg[6]_0 ;
  wire [0:0]\wr_index_i_reg[6]_1 ;

  assign addr_location_incr_count_reg_0_sp_1 = addr_location_incr_count_reg_0_sn_1;
  FDRE CANCEL_BUFFER_OL2TL_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(winning_or_locked_index_cancel_req_reg),
        .Q(CANCEL_BUFFER_OL2TL_D1),
        .R(SR));
  FDRE MSG_ON_CAN_BUS_AXI_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(MSG_ON_CAN_BUS_AXI),
        .Q(MSG_ON_CAN_BUS_AXI_D1),
        .R(SR));
  FDRE MSG_ON_CAN_BUS_AXI_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(olglue_n_28),
        .Q(MSG_ON_CAN_BUS_AXI),
        .R(1'b0));
  FDRE MSG_ON_CAN_BUS_OL_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(MSG_ON_CAN_BUS_OL),
        .Q(MSG_ON_CAN_BUS_OL_D1),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ic_main ic
       (.Bus2IP_CS(Bus2IP_CS),
        .CANCEL_BUFFER_OL2TL_D1(CANCEL_BUFFER_OL2TL_D1),
        .E(IC_REG_MSR_LBACK_I0),
        .E_INTR_reg_0(\ADDR_RET_reg[12] ),
        .\FSM_sequential_imm_cs_reg[0] (\GEN_IMM.ol_imm/num_reg ),
        .G_RST_SRST_CEN_I0(G_RST_SRST_CEN_I0),
        .IC_IPIC_COUNTER_I(IC_IPIC_COUNTER_I),
        .\IC_IPIC_COUNTER_I_reg[0]_0 (ol_adec_n_23),
        .\IC_IPIC_COUNTER_I_reg[1]_0 (ic_n_93),
        .\IC_IPIC_COUNTER_I_reg[1]_1 (ol_adec_n_24),
        .\IC_IPIC_COUNTER_I_reg[1]_2 (ol_adec_n_30),
        .IC_IPSIG_WRITE_I0(IC_IPSIG_WRITE_I0),
        .IC_IPSIG_WRITE_I_reg_0(IC_IPSIG_WRITE_I),
        .\IC_REG_BRPR_I_reg[0]_0 (\IC_REG_BRPR_I_reg[0] ),
        .\IC_REG_BRPR_I_reg[0]_1 (IC_REG_BRPR_I0),
        .\IC_REG_ECR_I_reg[0]_0 ({IC_REG_ECR_I[0],IC_REG_ECR_I[1],IC_REG_ECR_I[2],IC_REG_ECR_I[3],IC_REG_ECR_I[4],IC_REG_ECR_I[5],IC_REG_ECR_I[6],IC_REG_ECR_I[7],IC_REG_ECR_I[8],IC_REG_ECR_I[9],IC_REG_ECR_I[10],IC_REG_ECR_I[11],IC_REG_ECR_I[12],IC_REG_ECR_I[13],IC_REG_ECR_I[14],IC_REG_ECR_I[15]}),
        .\IC_REG_ECR_I_reg[15]_0 (E),
        .IC_REG_ESR_ACKER_FS3(IC_REG_ESR_ACKER_FS3),
        .IC_REG_ESR_ACKER_I(IC_REG_ESR_ACKER_I),
        .IC_REG_ESR_ACKER_I_reg_0(IC_REG_ESR_ACKER_I_reg),
        .IC_REG_ESR_BERR_FS3(IC_REG_ESR_BERR_FS3),
        .IC_REG_ESR_BERR_I(IC_REG_ESR_BERR_I),
        .IC_REG_ESR_BERR_I_reg_0(IC_REG_ESR_BERR_I_reg),
        .IC_REG_ESR_CRCER_FS3(IC_REG_ESR_CRCER_FS3),
        .IC_REG_ESR_CRCER_I(IC_REG_ESR_CRCER_I),
        .IC_REG_ESR_CRCER_I_reg_0(IC_REG_ESR_CRCER_I_reg),
        .IC_REG_ESR_FMER_FS3(IC_REG_ESR_FMER_FS3),
        .IC_REG_ESR_FMER_I(IC_REG_ESR_FMER_I),
        .IC_REG_ESR_FMER_I_reg_0(IC_REG_ESR_FMER_I_reg),
        .IC_REG_ESR_F_BERR_FS3(IC_REG_ESR_F_BERR_FS3),
        .IC_REG_ESR_F_BERR_I(IC_REG_ESR_F_BERR_I),
        .IC_REG_ESR_F_BERR_I_reg_0(IC_REG_ESR_F_BERR_I_reg),
        .IC_REG_ESR_F_CRCER_FS3(IC_REG_ESR_F_CRCER_FS3),
        .IC_REG_ESR_F_CRCER_I(IC_REG_ESR_F_CRCER_I),
        .IC_REG_ESR_F_CRCER_I_reg_0(IC_REG_ESR_F_CRCER_I_reg),
        .IC_REG_ESR_F_FMER_FS3(IC_REG_ESR_F_FMER_FS3),
        .IC_REG_ESR_F_FMER_I(IC_REG_ESR_F_FMER_I),
        .IC_REG_ESR_F_FMER_I_reg_0(IC_REG_ESR_F_FMER_I_reg),
        .IC_REG_ESR_F_STER_FS3(IC_REG_ESR_F_STER_FS3),
        .IC_REG_ESR_F_STER_I(IC_REG_ESR_F_STER_I),
        .IC_REG_ESR_F_STER_I_reg_0(IC_REG_ESR_F_STER_I_reg),
        .IC_REG_ESR_STER_FS3(IC_REG_ESR_STER_FS3),
        .IC_REG_ESR_STER_I(IC_REG_ESR_STER_I),
        .IC_REG_ESR_STER_I_reg_0(IC_REG_ESR_STER_I_reg),
        .\IC_REG_F_BRPR_I_reg[15]_0 (\IC_REG_F_BRPR_I_reg[15] ),
        .\IC_REG_F_BRPR_I_reg[15]_1 (IC_REG_F_BRPR_I0),
        .\IC_REG_F_BTR_SJW_I_reg[0]_0 (\IC_REG_F_BTR_SJW_I_reg[0] ),
        .\IC_REG_F_BTR_TS1_I_reg[0]_0 (\IC_REG_F_BTR_TS1_I_reg[0] ),
        .\IC_REG_F_BTR_TS1_I_reg[0]_1 (IC_REG_F_BTR_TS1_I0),
        .\IC_REG_F_BTR_TS2_I_reg[0]_0 (\IC_REG_F_BTR_TS2_I_reg[0] ),
        .\IC_REG_IECRS_I_reg[0]_0 (ic_n_94),
        .\IC_REG_IECRS_I_reg[0]_1 (IC_REG_IECRS_I0),
        .\IC_REG_IECRS_I_reg[12]_0 (ic_n_217),
        .\IC_REG_IECRS_I_reg[17]_0 (ic_n_187),
        .\IC_REG_IECRS_I_reg[18]_0 (ic_n_195),
        .\IC_REG_IECRS_I_reg[2]_0 (ic_n_202),
        .\IC_REG_IETRS_I_reg[0]_0 (IETRS),
        .\IC_REG_IETRS_I_reg[0]_1 (IC_REG_IETRS_I0),
        .\IC_REG_IFF_EN_I_reg[0]_0 ({ic_n_270,ic_n_271,ic_n_272,ic_n_273,ic_n_274,\IC_REG_IFF_EN_I_reg[5] }),
        .IC_REG_ISR_ARBLST_FS3(IC_REG_ISR_ARBLST_FS3),
        .IC_REG_ISR_ARBLST_I_reg_0(p_13_in[0]),
        .IC_REG_ISR_ARBLST_I_reg_1(IC_REG_ISR_ARBLST_I_reg),
        .IC_REG_ISR_BSFRD_I_reg_0(p_13_in[3]),
        .IC_REG_ISR_BSFRD_I_reg_1(IC_REG_ISR_BSFRD_I_reg),
        .IC_REG_ISR_BSOFF_FS3(IC_REG_ISR_BSOFF_FS3),
        .IC_REG_ISR_BSOFF_I_reg_0(p_13_in[8]),
        .IC_REG_ISR_BSOFF_I_reg_1(ic_n_196),
        .IC_REG_ISR_BSOFF_I_reg_2(IC_REG_ISR_BSOFF_I_reg),
        .IC_REG_ISR_ERROR_I_reg_0(p_13_in[7]),
        .IC_REG_ISR_ERROR_I_reg_1(ic_n_197),
        .IC_REG_ISR_ERROR_I_reg_2(IC_REG_ISR_ERROR_I_reg),
        .IC_REG_ISR_MSGLST_FS3(IC_REG_ISR_MSGLST_FS3),
        .IC_REG_ISR_MSGLST_FS3_F1(IC_REG_ISR_MSGLST_FS3_F1),
        .IC_REG_ISR_MSGLST_FS3_TXE(IC_REG_ISR_MSGLST_FS3_TXE),
        .IC_REG_ISR_MSGLST_I_F1_reg_0(p_13_in[14]),
        .IC_REG_ISR_MSGLST_I_F1_reg_1(IC_REG_ISR_MSGLST_I_F1_reg),
        .IC_REG_ISR_MSGLST_I_TXE_reg_0(p_13_in[17]),
        .IC_REG_ISR_MSGLST_I_TXE_reg_1(IC_REG_ISR_MSGLST_I_TXE_reg),
        .IC_REG_ISR_MSGLST_I_reg_0(p_13_in[6]),
        .IC_REG_ISR_MSGLST_I_reg_1(IC_REG_ISR_MSGLST_I_reg),
        .IC_REG_ISR_PEE_I_reg_0(p_13_in[2]),
        .IC_REG_ISR_PEE_I_reg_1(IC_REG_ISR_PEE_I_reg),
        .IC_REG_ISR_RXMNF_I_reg_0(p_13_in[16]),
        .IC_REG_ISR_RXMNF_I_reg_1(IC_REG_ISR_RXMNF_I_reg),
        .IC_REG_ISR_RXOK_I_reg_0(p_13_in[4]),
        .IC_REG_ISR_RXOK_I_reg_1(ic_n_199),
        .IC_REG_ISR_RXOK_I_reg_2(IC_REG_ISR_RXOK_I_reg),
        .IC_REG_ISR_RXWM_I_F1_reg_0(p_13_in[15]),
        .IC_REG_ISR_RXWM_I_F1_reg_1(IC_REG_ISR_RXWM_I_F1_reg),
        .IC_REG_ISR_RXWM_I_reg_0(p_13_in[11]),
        .IC_REG_ISR_RXWM_I_reg_1(IC_REG_ISR_RXWM_I_reg),
        .IC_REG_ISR_SLEEP_I_reg_0(p_13_in[9]),
        .IC_REG_ISR_SLEEP_I_reg_1(IC_REG_ISR_SLEEP_I_reg),
        .IC_REG_ISR_TSCNT_OFLW_I0(IC_REG_ISR_TSCNT_OFLW_I0),
        .IC_REG_ISR_TSCNT_OFLW_I_reg_0(p_13_in[5]),
        .IC_REG_ISR_TSCNT_OFLW_I_reg_1(IC_REG_ISR_TSCNT_OFLW_I_reg),
        .IC_REG_ISR_TXCRS_I_reg_0(p_13_in[13]),
        .IC_REG_ISR_TXCRS_I_reg_1(IC_REG_ISR_TXCRS_I_reg),
        .IC_REG_ISR_TXEWM_I_reg_0(p_13_in[18]),
        .IC_REG_ISR_TXEWM_I_reg_1(IC_REG_ISR_TXEWM_I_reg),
        .IC_REG_ISR_TXOK_FS3(IC_REG_ISR_TXOK_FS3),
        .IC_REG_ISR_TXOK_I_reg_0(p_13_in[1]),
        .IC_REG_ISR_TXOK_I_reg_1(IC_REG_ISR_TXOK_I_reg),
        .IC_REG_ISR_TXTRS_I_reg_0(p_13_in[12]),
        .IC_REG_ISR_TXTRS_I_reg_1(IC_REG_ISR_TXTRS_I_reg),
        .IC_REG_ISR_WKUP_I_reg_0(p_13_in[10]),
        .IC_REG_ISR_WKUP_I_reg_1(IC_REG_ISR_WKUP_I_reg),
        .IC_REG_MSR_BRSD_I_reg_0(IC_REG_MSR_BRSD_I_reg),
        .IC_REG_MSR_DAR_I_reg_0(IC_REG_MSR_DAR),
        .IC_REG_MSR_DAR_I_reg_1(ic_n_236),
        .IC_REG_MSR_DPEE_I_reg_0(IC_REG_MSR_DPEE_I_reg),
        .IC_REG_MSR_LBACK_I_reg_0(IC_REG_MSR_LBACK),
        .IC_REG_MSR_SLEEP_I077_out(IC_REG_MSR_SLEEP_I077_out),
        .IC_REG_MSR_SLEEP_reg_0(IC_REG_MSR_SLEEP_reg),
        .\IC_REG_N_BTR_SJW_I_reg[0]_0 (\IC_REG_N_BTR_SJW_I_reg[0] ),
        .\IC_REG_N_BTR_TS1_I_reg[0]_0 (\IC_REG_N_BTR_TS1_I_reg[0] ),
        .\IC_REG_N_BTR_TS1_I_reg[0]_1 (IC_REG_N_BTR_TS1_I0),
        .\IC_REG_N_BTR_TS2_I_reg[0]_0 (\IC_REG_N_BTR_TS2_I_reg[0] ),
        .IC_REG_SBR_I_reg_0(IC_REG_SBR_I_reg),
        .IC_REG_SRR_CEN_I_reg_0(IC_REG_SRR_CEN_I),
        .IC_REG_SRR_CEN_I_reg_1(IC_REG_SRR_CEN_I_reg),
        .IC_REG_SRR_SRST_I_reg_0(IC_REG_SRR_SRST),
        .IC_REG_SRR_SRST_I_reg_1(IC_REG_SRR_SRST_I_reg),
        .IC_REG_SR_BBSY_I(IC_REG_SR_BBSY_I),
        .IC_REG_SR_ERRWRN_I(IC_REG_SR_ERRWRN_I),
        .\IC_REG_SR_ESTAT_I_reg[0]_0 (IC_REG_SR_ESTAT_I),
        .IC_REG_SR_LBACK_I(IC_REG_SR_LBACK_I),
        .IC_REG_SR_RSTST_I(IC_REG_SR_RSTST_I),
        .IC_REG_SR_SLEEP_FS3(IC_REG_SR_SLEEP_FS3),
        .IC_REG_SR_SNOOP_I_reg_0(IC_REG_SR_SNOOP_I_reg),
        .IC_REG_SR_SNOOP_I_reg_1(ic_n_241),
        .\IC_REG_SR_TDCV_I_reg[6]_0 (IC_REG_SR_TDCV_I),
        .IC_REG_TCR_I({IC_REG_TCR_I[0],IC_REG_TCR_I[18]}),
        .IC_REG_TRR_I({IC_REG_TRR_I[0],IC_REG_TRR_I[1],IC_REG_TRR_I[2],IC_REG_TRR_I[3],IC_REG_TRR_I[5],IC_REG_TRR_I[6],IC_REG_TRR_I[8],IC_REG_TRR_I[12],IC_REG_TRR_I[13],IC_REG_TRR_I[17],IC_REG_TRR_I[19],IC_REG_TRR_I[21],IC_REG_TRR_I[23],IC_REG_TRR_I[30]}),
        .\IC_REG_TSR_I_reg[0]_0 ({p_11_in[31:30],p_11_in[28:20],p_11_in[18:16]}),
        .\IC_REG_TSR_I_reg[15]_0 (\IC_REG_TSR_I_reg[15] ),
        .IC_SYNC_ECR_ACK_I_reg_0(IC_SYNC_ECR_ACK_I_reg),
        .IC_SYNC_ECR_WEN(IC_SYNC_ECR_WEN),
        .IC_SYNC_ECR_WEN_FS3(IC_SYNC_ECR_WEN_FS3),
        .IC_SYNC_ESR_ACKER(IC_SYNC_ESR_ACKER),
        .IC_SYNC_ESR_BERR(IC_SYNC_ESR_BERR),
        .IC_SYNC_ESR_CRCER(IC_SYNC_ESR_CRCER),
        .IC_SYNC_ESR_FMER(IC_SYNC_ESR_FMER),
        .IC_SYNC_ESR_F_BERR(IC_SYNC_ESR_F_BERR),
        .IC_SYNC_ESR_F_CRCER(IC_SYNC_ESR_F_CRCER),
        .IC_SYNC_ESR_F_FMER(IC_SYNC_ESR_F_FMER),
        .IC_SYNC_ESR_F_STER(IC_SYNC_ESR_F_STER),
        .IC_SYNC_ESR_STER(IC_SYNC_ESR_STER),
        .IC_SYNC_ISR_ARBLST(IC_SYNC_ISR_ARBLST),
        .IC_SYNC_ISR_BSOFF(IC_SYNC_ISR_BSOFF),
        .IC_SYNC_ISR_MSGLST(IC_SYNC_ISR_MSGLST),
        .IC_SYNC_ISR_MSGLST_F1(IC_SYNC_ISR_MSGLST_F1),
        .IC_SYNC_ISR_MSGLST_TXE(IC_SYNC_ISR_MSGLST_TXE),
        .IC_SYNC_ISR_RXOK(IC_SYNC_ISR_RXOK),
        .IC_SYNC_ISR_TXOK(IC_SYNC_ISR_TXOK),
        .IC_SYNC_SR_BIDLE(IC_SYNC_SR_BIDLE),
        .IC_SYNC_SR_BSFR(IC_SYNC_SR_BSFR),
        .IC_SYNC_SR_ERRWRN(IC_SYNC_SR_ERRWRN),
        .IC_SYNC_SR_LBACK(IC_SYNC_SR_LBACK),
        .IC_SYNC_SR_PEE(IC_SYNC_SR_PEE),
        .IC_SYNC_SR_RSTST(IC_SYNC_SR_RSTST),
        .IC_SYNC_SR_SLEEP(IC_SYNC_SR_SLEEP),
        .IC_SYNC_TSR_WEN(IC_SYNC_TSR_WEN),
        .IC_SYNC_TSR_WEN_FS3(IC_SYNC_TSR_WEN_FS3),
        .IC_TIMESTAMP_RST_reg_0(IC_TIMESTAMP_RST_reg),
        .IC_TIMESTAMP_RST_reg_1(IC_TIMESTAMP_RST_reg_0),
        .MSG_ON_CAN_BUS_AXI(MSG_ON_CAN_BUS_AXI),
        .\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] (\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] ),
        .Q(IETCS),
        .\RD_DATA_RET[17]_i_4 (ol_adec_n_45),
        .\RD_DATA_RET[17]_i_4_0 (ol_adec_n_16),
        .\RD_DATA_RET[17]_i_4_1 (ol_adec_n_17),
        .\RD_DATA_RET[2]_i_3 (ol_adec_n_47),
        .\RD_DATA_RET_reg[0] (ol_adec_n_51),
        .\RD_DATA_RET_reg[0]_0 (ol_adec_n_52),
        .\RD_DATA_RET_reg[12] (ol_adec_n_46),
        .\RD_DATA_RET_reg[12]_0 (ol_adec_n_50),
        .\RD_DATA_RET_reg[12]_1 (ol_adec_n_18),
        .RXOK_FS3(RXOK_FS3),
        .\RX_FIFO_AFR.IC_REG_AFR_I_reg[0]_0 (IC_REG_AFR_I0),
        .\RX_FIFO_AFR.IC_REG_AFR_I_reg[1]_0 ({IC_REG_AFR[1],IC_REG_AFR[2],IC_REG_AFR[3],IC_REG_AFR[4],IC_REG_AFR[5],IC_REG_AFR[6],IC_REG_AFR[7],IC_REG_AFR[8],IC_REG_AFR[9],IC_REG_AFR[10],IC_REG_AFR[11],IC_REG_AFR[13],IC_REG_AFR[14],IC_REG_AFR[15],IC_REG_AFR[16],IC_REG_AFR[19],IC_REG_AFR[20],IC_REG_AFR[21],IC_REG_AFR[22],IC_REG_AFR[23],IC_REG_AFR[24],IC_REG_AFR[25],IC_REG_AFR[26],IC_REG_AFR[27],IC_REG_AFR[28],IC_REG_AFR[29],IC_REG_AFR[30],IC_REG_AFR[31]}),
        .\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_0 ({p_0_in,p_1_in,p_2_in,p_3_in__0,p_4_in,p_5_in,p_6_in,p_7_in,p_8_in,p_9_in,p_13_in__0,p_14_in__0,p_18_in,ic_n_255}),
        .\RX_FIFO_IERBUF.IC_REG_IER_I_reg[0]_1 (IC_REG_IER_I0),
        .\RX_FIFO_IERBUF.IC_REG_IER_I_reg[28]_0 (ic_n_200),
        .\RX_FIFO_IERBUF.IC_REG_IER_I_reg[29]_0 (ic_n_201),
        .\SINGLE_BIT.s_level_out_d4_reg (\SINGLE_BIT.s_level_out_d4_reg ),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\SINGLE_BIT.s_level_out_d4_reg_0 ),
        .\SINGLE_BIT.s_level_out_d4_reg_1 (\SINGLE_BIT.s_level_out_d4_reg_2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_10 (\SINGLE_BIT.s_level_out_d4_reg_11 ),
        .\SINGLE_BIT.s_level_out_d4_reg_11 (\SINGLE_BIT.s_level_out_d4_reg_12 ),
        .\SINGLE_BIT.s_level_out_d4_reg_12 (\SINGLE_BIT.s_level_out_d4_reg_13 ),
        .\SINGLE_BIT.s_level_out_d4_reg_13 (\SINGLE_BIT.s_level_out_d4_reg_14 ),
        .\SINGLE_BIT.s_level_out_d4_reg_14 (\SINGLE_BIT.s_level_out_d4_reg_15 ),
        .\SINGLE_BIT.s_level_out_d4_reg_15 (\SINGLE_BIT.s_level_out_d4_reg_16 ),
        .\SINGLE_BIT.s_level_out_d4_reg_16 (\SINGLE_BIT.s_level_out_d4_reg_17 ),
        .\SINGLE_BIT.s_level_out_d4_reg_17 (\SINGLE_BIT.s_level_out_d4_reg_18 ),
        .\SINGLE_BIT.s_level_out_d4_reg_2 (\SINGLE_BIT.s_level_out_d4_reg_3 ),
        .\SINGLE_BIT.s_level_out_d4_reg_3 (\SINGLE_BIT.s_level_out_d4_reg_4 ),
        .\SINGLE_BIT.s_level_out_d4_reg_4 (\SINGLE_BIT.s_level_out_d4_reg_5 ),
        .\SINGLE_BIT.s_level_out_d4_reg_5 (\SINGLE_BIT.s_level_out_d4_reg_6 ),
        .\SINGLE_BIT.s_level_out_d4_reg_6 (\SINGLE_BIT.s_level_out_d4_reg_7 ),
        .\SINGLE_BIT.s_level_out_d4_reg_7 (\SINGLE_BIT.s_level_out_d4_reg_8 ),
        .\SINGLE_BIT.s_level_out_d4_reg_8 (\SINGLE_BIT.s_level_out_d4_reg_9 ),
        .\SINGLE_BIT.s_level_out_d4_reg_9 (\SINGLE_BIT.s_level_out_d4_reg_10 ),
        .\SINGLE_BIT.s_level_out_d6_reg (\SINGLE_BIT.s_level_out_d6_reg ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\SINGLE_BIT.s_level_out_d6_reg_0 ),
        .\SINGLE_BIT.s_level_out_d6_reg_1 (SR),
        .SR(IC_REG_TSR_I),
        .TDCV_CNT_REG_WEN(TDCV_CNT_REG_WEN),
        .TRR_REG_WRITE_PULSE0(\ol_txreg/TRR_REG_WRITE_PULSE0 ),
        .\TRR_i_reg[10] (ol_tbmm_n_142),
        .\TRR_i_reg[12] (ol_tbmm_n_141),
        .\TRR_i_reg[14] (ol_tbmm_n_67),
        .\TRR_i_reg[18] (ol_tbmm_n_132),
        .\TRR_i_reg[19] (ol_tbmm_n_133),
        .\TRR_i_reg[1] (ol_tbmm_n_144),
        .\TRR_i_reg[23] (ol_tbmm_n_134),
        .\TRR_i_reg[25] (ol_tbmm_n_135),
        .\TRR_i_reg[26] (ol_tbmm_n_136),
        .\TRR_i_reg[28] (ol_tbmm_n_137),
        .\TRR_i_reg[29] (ol_tbmm_n_138),
        .\TRR_i_reg[30] (ol_tbmm_n_139),
        .\TRR_i_reg[31] (ol_tbmm_n_140),
        .\TRR_i_reg[8] (ol_tbmm_n_143),
        .exclude_winning_or_locked_req(exclude_winning_or_locked_req),
        .\exclude_winning_or_locked_req_reg[0] (ic_n_235),
        .\exclude_winning_or_locked_req_reg[0]_0 (MSG_ON_CAN_BUS_AXI_D1),
        .\exclude_winning_or_locked_req_reg[11] (ic_n_227),
        .\exclude_winning_or_locked_req_reg[13] (ic_n_226),
        .\exclude_winning_or_locked_req_reg[15] (ic_n_218),
        .\exclude_winning_or_locked_req_reg[16] (ic_n_219),
        .\exclude_winning_or_locked_req_reg[17] (ic_n_220),
        .\exclude_winning_or_locked_req_reg[20] (ic_n_221),
        .\exclude_winning_or_locked_req_reg[21] (ic_n_222),
        .\exclude_winning_or_locked_req_reg[22] (ic_n_223),
        .\exclude_winning_or_locked_req_reg[24] (ic_n_224),
        .\exclude_winning_or_locked_req_reg[27] (ic_n_225),
        .\exclude_winning_or_locked_req_reg[2] (ic_n_234),
        .\exclude_winning_or_locked_req_reg[3] (ic_n_233),
        .\exclude_winning_or_locked_req_reg[4] (ic_n_232),
        .\exclude_winning_or_locked_req_reg[5] (ic_n_231),
        .\exclude_winning_or_locked_req_reg[6] (ic_n_230),
        .\exclude_winning_or_locked_req_reg[7] (ic_n_229),
        .\exclude_winning_or_locked_req_reg[9] (ic_n_228),
        .\ic_reg_sr_tdcv_cdc_tig_reg[6]_0 (\ic_reg_sr_tdcv_cdc_tig_reg[6] ),
        .\ic_sync_ecr_cdc_tig_reg[0]_0 (\ic_sync_ecr_cdc_tig_reg[0] ),
        .ip2bus_intrevent(ip2bus_intrevent),
        .\num_reg_reg[4] (ic_n_237),
        .out(\SINGLE_BIT.s_level_out_d4_reg_1 ),
        .p_14_in(p_14_in),
        .p_3_in({p_3_in[7:6],p_3_in[2],p_3_in[0]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wdata_10_sp_1(ic_n_267),
        .s_axi_wdata_12_sp_1(ic_n_266),
        .s_axi_wdata_14_sp_1(ic_n_265),
        .s_axi_wdata_18_sp_1(ic_n_264),
        .s_axi_wdata_19_sp_1(ic_n_263),
        .s_axi_wdata_1_sp_1(ic_n_269),
        .s_axi_wdata_23_sp_1(ic_n_262),
        .s_axi_wdata_25_sp_1(ic_n_261),
        .s_axi_wdata_26_sp_1(ic_n_260),
        .s_axi_wdata_28_sp_1(ic_n_259),
        .s_axi_wdata_29_sp_1(ic_n_258),
        .s_axi_wdata_30_sp_1(ic_n_257),
        .s_axi_wdata_31_sp_1(ic_n_256),
        .s_axi_wdata_8_sp_1(ic_n_268),
        .\time_stamp_cnt_cdc_tig_reg[0]_0 (\time_stamp_cnt_cdc_tig_reg[0] ));
  FDRE \id_for_match_cdc_tig_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [31]),
        .Q(id_for_match_cdc_tig[0]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [21]),
        .Q(id_for_match_cdc_tig[10]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [20]),
        .Q(id_for_match_cdc_tig[11]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [19]),
        .Q(id_for_match_cdc_tig[12]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [18]),
        .Q(id_for_match_cdc_tig[13]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [17]),
        .Q(id_for_match_cdc_tig[14]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [16]),
        .Q(id_for_match_cdc_tig[15]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [15]),
        .Q(id_for_match_cdc_tig[16]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [14]),
        .Q(id_for_match_cdc_tig[17]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [13]),
        .Q(id_for_match_cdc_tig[18]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [12]),
        .Q(id_for_match_cdc_tig[19]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [30]),
        .Q(id_for_match_cdc_tig[1]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [11]),
        .Q(id_for_match_cdc_tig[20]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [10]),
        .Q(id_for_match_cdc_tig[21]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [9]),
        .Q(id_for_match_cdc_tig[22]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [8]),
        .Q(id_for_match_cdc_tig[23]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [7]),
        .Q(id_for_match_cdc_tig[24]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [6]),
        .Q(id_for_match_cdc_tig[25]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [5]),
        .Q(id_for_match_cdc_tig[26]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [4]),
        .Q(id_for_match_cdc_tig[27]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [3]),
        .Q(id_for_match_cdc_tig[28]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [2]),
        .Q(id_for_match_cdc_tig[29]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [29]),
        .Q(id_for_match_cdc_tig[2]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [1]),
        .Q(id_for_match_cdc_tig[30]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [0]),
        .Q(id_for_match_cdc_tig[31]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [28]),
        .Q(id_for_match_cdc_tig[3]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [27]),
        .Q(id_for_match_cdc_tig[4]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [26]),
        .Q(id_for_match_cdc_tig[5]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [25]),
        .Q(id_for_match_cdc_tig[6]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [24]),
        .Q(id_for_match_cdc_tig[7]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [23]),
        .Q(id_for_match_cdc_tig[8]),
        .R(SR));
  FDRE \id_for_match_cdc_tig_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\id_for_match_cdc_tig_reg[0]_0 [22]),
        .Q(id_for_match_cdc_tig[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_adec ol_adec
       (.ACK_H_reg(ol_adec_n_1),
        .ACK_RET_reg_0(SR),
        .ACK_RET_reg_1(ol_tbmm_n_173),
        .ACK_RX(ACK_RX),
        .ACK_RX_T(ACK_RX_T),
        .ACK_TX_RD(ACK_TX_RD),
        .ACK_TX_WR(ACK_TX_WR),
        .\ADDR_RET_reg[0]_0 (ol_adec_n_30),
        .\ADDR_RET_reg[0]_1 (D),
        .\ADDR_RET_reg[10]_0 (ol_adec_n_31),
        .\ADDR_RET_reg[10]_1 (IC_REG_IER_I0),
        .\ADDR_RET_reg[11]_0 (ol_adec_n_17),
        .\ADDR_RET_reg[11]_1 (ol_adec_n_19),
        .\ADDR_RET_reg[11]_2 (\ADDR_RET_reg[11] ),
        .\ADDR_RET_reg[11]_3 (\GEN_FIFO_CNTL.rxmsg_fifo_cntl/RD_INDEX0 ),
        .\ADDR_RET_reg[12]_0 (\ADDR_RET_reg[12] ),
        .\ADDR_RET_reg[12]_1 (ol_adec_n_49),
        .\ADDR_RET_reg[12]_2 (ol_adec_n_50),
        .\ADDR_RET_reg[12]_3 (ol_adec_n_52),
        .\ADDR_RET_reg[12]_4 (IC_REG_IECRS_I0),
        .\ADDR_RET_reg[12]_5 (ol_adec_n_55),
        .\ADDR_RET_reg[4]_0 (ol_adec_n_24),
        .\ADDR_RET_reg[7]_0 (ol_adec_n_16),
        .\ADDR_RET_reg[7]_1 (\ADDR_RET_reg[7] ),
        .\ADDR_RET_reg[7]_2 (IC_REG_IETRS_I0),
        .\ADDR_RET_reg[7]_3 (\ADDR_RET_reg[7]_0 ),
        .\ADDR_RET_reg[7]_4 (\ADDR_RET_reg[7]_1 ),
        .\ADDR_RET_reg[7]_5 (IC_REG_F_BRPR_I0),
        .\ADDR_RET_reg[7]_6 (ol_adec_n_45),
        .\ADDR_RET_reg[7]_7 (ol_adec_n_48),
        .\ADDR_RET_reg[8]_0 (ol_adec_n_18),
        .\ADDR_RET_reg[8]_1 (ol_adec_n_46),
        .\ADDR_RET_reg[8]_2 (ol_adec_n_47),
        .\ADDR_RET_reg[8]_3 (ol_adec_n_51),
        .\ADDR_RET_reg[8]_4 (IC_REG_AFR_I0),
        .\ADDR_RET_reg[9]_0 (\ADDR_RET_reg[9] ),
        .\ADDR_RET_reg[9]_1 (ol_adec_n_20),
        .Bus2IP_CS(Bus2IP_CS),
        .Bus2IP_RNW(Bus2IP_RNW),
        .CS_H0(CS_H0),
        .CS_H00_out(CS_H00_out),
        .CS_H_D1(\ol_tac_rd/CS_H_D1 ),
        .CS_H_D1_3(\ol_tac_wr/CS_H_D1 ),
        .CS_H_D1_4(\ol_tac_nf/CS_H_D1 ),
        .CS_H_D1_5(\ol_tac/CS_H_D1 ),
        .CS_H_INTERNAL(\ol_tac_rd/CS_H_INTERNAL ),
        .CS_H_INTERNAL_0(\ol_tac_wr/CS_H_INTERNAL ),
        .CS_H_INTERNAL_1(\ol_tac_nf/CS_H_INTERNAL ),
        .CS_H_INTERNAL_2(\ol_tac/CS_H_INTERNAL ),
        .CS_RX(CS_RX),
        .CS_RX_T(CS_RX_T),
        .D(RD_DATA),
        .E(IC_REG_MSR_LBACK_I0),
        .E_DATA_ACK(E_DATA_ACK),
        .IC_IPIC_COUNTER_I(IC_IPIC_COUNTER_I),
        .\IC_IPIC_COUNTER_I_reg[0] (ol_adec_n_23),
        .IC_IPSIG_WRITE_I0(IC_IPSIG_WRITE_I0),
        .IC_IPSIG_WRITE_I_reg(IC_REG_BRPR_I0),
        .IC_IPSIG_WRITE_I_reg_0(\tx_event_fifo_cntl/RD_INDEX0 ),
        .IC_REG_ESR_CRCER_I(IC_REG_ESR_CRCER_I),
        .IC_REG_ESR_FMER_I(IC_REG_ESR_FMER_I),
        .IC_REG_ESR_F_BERR_I(IC_REG_ESR_F_BERR_I),
        .IC_REG_ESR_F_STER_I(IC_REG_ESR_F_STER_I),
        .IC_REG_MSR_DAR(IC_REG_MSR_DAR),
        .IC_REG_MSR_LBACK(IC_REG_MSR_LBACK),
        .IC_REG_MSR_SLEEP_I077_out(IC_REG_MSR_SLEEP_I077_out),
        .IC_REG_SRR_CEN_I_reg(\tx_event_fifo_cntl/IC_REG_WMR_I20 ),
        .IC_REG_SRR_CEN_I_reg_0(IC_REG_N_BTR_TS1_I0),
        .IC_REG_SRR_CEN_I_reg_1(IC_REG_F_BTR_TS1_I0),
        .IC_REG_SRR_CEN_I_reg_2(\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20 ),
        .IC_REG_SRR_SRST(IC_REG_SRR_SRST),
        .IC_REG_SR_BBSY_I(IC_REG_SR_BBSY_I),
        .IC_REG_SR_ERRWRN_I(IC_REG_SR_ERRWRN_I),
        .IC_REG_SR_LBACK_I(IC_REG_SR_LBACK_I),
        .IC_REG_SR_RSTST_I(IC_REG_SR_RSTST_I),
        .IC_REG_TCR_I({IC_REG_TCR_I[1],IC_REG_TCR_I[2],IC_REG_TCR_I[3],IC_REG_TCR_I[4],IC_REG_TCR_I[5],IC_REG_TCR_I[6],IC_REG_TCR_I[7],IC_REG_TCR_I[8],IC_REG_TCR_I[9],IC_REG_TCR_I[10],IC_REG_TCR_I[11],IC_REG_TCR_I[12],IC_REG_TCR_I[13],IC_REG_TCR_I[14],IC_REG_TCR_I[15],IC_REG_TCR_I[16],IC_REG_TCR_I[17],IC_REG_TCR_I[19],IC_REG_TCR_I[20],IC_REG_TCR_I[21],IC_REG_TCR_I[22],IC_REG_TCR_I[23],IC_REG_TCR_I[24],IC_REG_TCR_I[25],IC_REG_TCR_I[26],IC_REG_TCR_I[27],IC_REG_TCR_I[28],IC_REG_TCR_I[29],IC_REG_TCR_I[30],IC_REG_TCR_I[31]}),
        .IC_REG_TRR_I({IC_REG_TRR_I[0],IC_REG_TRR_I[1],IC_REG_TRR_I[2],IC_REG_TRR_I[3],IC_REG_TRR_I[4],IC_REG_TRR_I[5],IC_REG_TRR_I[6],IC_REG_TRR_I[7],IC_REG_TRR_I[8],IC_REG_TRR_I[9],IC_REG_TRR_I[10],IC_REG_TRR_I[11],IC_REG_TRR_I[12],IC_REG_TRR_I[13],IC_REG_TRR_I[14],IC_REG_TRR_I[15],IC_REG_TRR_I[16],IC_REG_TRR_I[17],IC_REG_TRR_I[18],IC_REG_TRR_I[19],IC_REG_TRR_I[20],IC_REG_TRR_I[21],IC_REG_TRR_I[22],IC_REG_TRR_I[23],IC_REG_TRR_I[24],IC_REG_TRR_I[25],IC_REG_TRR_I[26],IC_REG_TRR_I[27],IC_REG_TRR_I[28],IC_REG_TRR_I[29],IC_REG_TRR_I[30]}),
        .\IC_REG_WMR_I2_reg[0] (IC_IPSIG_WRITE_I),
        .\IC_REG_WMR_I2_reg[0]_0 (IC_REG_SRR_CEN_I),
        .Q(\ADDR_RET_reg[2] ),
        .\RD_DATA_RET[0]_i_6_0 ({p_11_in[31:30],p_11_in[28:20],p_11_in[18:16]}),
        .\RD_DATA_RET[11]_i_4_0 (\IC_REG_RXFP_I2_reg[0] ),
        .\RD_DATA_RET[15]_i_3_0 (\IC_REG_F_BRPR_I_reg[15] ),
        .\RD_DATA_RET[17]_i_3_0 (ic_n_187),
        .\RD_DATA_RET[17]_i_3_1 ({IC_REG_FSR_I[2],IC_REG_FSR_I[4],IC_REG_FSR_I[5],IC_REG_FSR_I[6],IC_REG_FSR_I[7],IC_REG_FSR_I[8]}),
        .\RD_DATA_RET[19]_i_3_0 ({IC_REG_WMR_I_F1[1],IC_REG_WMR_I_F1[2],IC_REG_WMR_I_F1[3],IC_REG_WMR_I_F1[4],IC_REG_WMR_I_F1[5]}),
        .\RD_DATA_RET[19]_i_6_0 (\IC_REG_N_BTR_TS2_I_reg[0] [4:0]),
        .\RD_DATA_RET[19]_i_6_1 ({IC_REG_FSR_I_TXE[4],IC_REG_FSR_I_TXE[5],IC_REG_FSR_I_TXE[6],IC_REG_FSR_I_TXE[7],IC_REG_FSR_I_TXE[8]}),
        .\RD_DATA_RET[1]_i_5_0 ({IETRS[30],IETRS[28:14],IETRS[12:0]}),
        .\RD_DATA_RET[1]_i_5_1 ({IC_REG_FSR_I_F1[2],IC_REG_FSR_I_F1[3],IC_REG_FSR_I_F1[4],IC_REG_FSR_I_F1[5],IC_REG_FSR_I_F1[6],IC_REG_FSR_I_F1[7],IC_REG_FSR_I_F1[8]}),
        .\RD_DATA_RET[20]_i_4_0 (\IC_REG_F_BTR_TS2_I_reg[0] ),
        .\RD_DATA_RET[24]_i_6_0 (IC_REG_SR_ESTAT_I),
        .\RD_DATA_RET[26]_i_9_0 ({IC_REG_FSR_I__0[11],IC_REG_FSR_I__0[12],IC_REG_FSR_I__0[13],IC_REG_FSR_I__0[14],IC_REG_FSR_I__0[15],IC_REG_FSR_I__0[16]}),
        .\RD_DATA_RET[27]_i_10_0 ({IC_REG_FSR_I_TXE__0[12],IC_REG_FSR_I_TXE__0[13],IC_REG_FSR_I_TXE__0[14],IC_REG_FSR_I_TXE__0[15]}),
        .\RD_DATA_RET[27]_i_4_0 (\IC_REG_F_BTR_TS1_I_reg[0] ),
        .\RD_DATA_RET[9]_i_3_0 (\IC_REG_N_BTR_SJW_I_reg[0] ),
        .\RD_DATA_RET_reg[0]_0 (\RD_DATA_RET_reg[0] ),
        .\RD_DATA_RET_reg[0]_1 (ol_tbmm_n_158),
        .\RD_DATA_RET_reg[0]_2 (ic_n_94),
        .\RD_DATA_RET_reg[0]_3 ({p_0_in,p_1_in,p_2_in,p_3_in__0,p_4_in,p_5_in,p_6_in,p_7_in,p_8_in,p_9_in,p_13_in__0,p_14_in__0,p_18_in,ic_n_255}),
        .\RD_DATA_RET_reg[10]_0 ({IC_REG_FSR_I_F1__0[11],IC_REG_FSR_I_F1__0[12],IC_REG_FSR_I_F1__0[13],IC_REG_FSR_I_F1__0[14],IC_REG_FSR_I_F1__0[15],IC_REG_FSR_I_F1__0[16]}),
        .\RD_DATA_RET_reg[10]_1 (ol_rbmm_n_96),
        .\RD_DATA_RET_reg[11]_0 (ol_rbmm_n_95),
        .\RD_DATA_RET_reg[12]_0 (ol_rbmm_n_94),
        .\RD_DATA_RET_reg[12]_1 (ic_n_217),
        .\RD_DATA_RET_reg[12]_2 (\IC_REG_F_BTR_SJW_I_reg[0] ),
        .\RD_DATA_RET_reg[13]_0 (ol_rbmm_n_93),
        .\RD_DATA_RET_reg[14]_0 (ol_rbmm_n_92),
        .\RD_DATA_RET_reg[15]_0 (ol_rbmm_n_91),
        .\RD_DATA_RET_reg[15]_1 (ol_tbmm_n_52),
        .\RD_DATA_RET_reg[16]_0 ({IC_REG_ECR_I[0],IC_REG_ECR_I[1],IC_REG_ECR_I[2],IC_REG_ECR_I[4],IC_REG_ECR_I[6],IC_REG_ECR_I[7],IC_REG_ECR_I[8],IC_REG_ECR_I[9],IC_REG_ECR_I[10],IC_REG_ECR_I[11],IC_REG_ECR_I[12],IC_REG_ECR_I[13],IC_REG_ECR_I[14],IC_REG_ECR_I[15]}),
        .\RD_DATA_RET_reg[16]_1 (ol_tbmm_n_159),
        .\RD_DATA_RET_reg[16]_2 ({ic_n_270,ic_n_271,ic_n_272,ic_n_273,ic_n_274,\IC_REG_IFF_EN_I_reg[5] }),
        .\RD_DATA_RET_reg[17]_0 (ol_tbmm_n_160),
        .\RD_DATA_RET_reg[18]_0 (ol_tbmm_n_161),
        .\RD_DATA_RET_reg[18]_1 (ol_rbmm_n_85),
        .\RD_DATA_RET_reg[18]_2 (ic_n_195),
        .\RD_DATA_RET_reg[19]_0 (ol_rbmm_n_84),
        .\RD_DATA_RET_reg[19]_1 (IC_REG_SR_SNOOP_I_reg),
        .\RD_DATA_RET_reg[1]_0 ({\RD_DATA_S_D1_reg[0] [30:24],\RD_DATA_S_D1_reg[0] [22:16]}),
        .\RD_DATA_RET_reg[1]_1 (ol_rbmm_n_105),
        .\RD_DATA_RET_reg[1]_2 (ic_n_93),
        .\RD_DATA_RET_reg[1]_3 ({IC_REG_AFR[1],IC_REG_AFR[2],IC_REG_AFR[3],IC_REG_AFR[4],IC_REG_AFR[5],IC_REG_AFR[6],IC_REG_AFR[7],IC_REG_AFR[8],IC_REG_AFR[9],IC_REG_AFR[10],IC_REG_AFR[11],IC_REG_AFR[13],IC_REG_AFR[14],IC_REG_AFR[15],IC_REG_AFR[16],IC_REG_AFR[19],IC_REG_AFR[20],IC_REG_AFR[21],IC_REG_AFR[22],IC_REG_AFR[23],IC_REG_AFR[24],IC_REG_AFR[25],IC_REG_AFR[26],IC_REG_AFR[27],IC_REG_AFR[28],IC_REG_AFR[29],IC_REG_AFR[30],IC_REG_AFR[31]}),
        .\RD_DATA_RET_reg[1]_4 ({IETCS[30],IETCS[28:20],IETCS[18:15],IETCS[12:0]}),
        .\RD_DATA_RET_reg[20]_0 (ol_tbmm_n_162),
        .\RD_DATA_RET_reg[21]_0 (ol_rbmm_n_83),
        .\RD_DATA_RET_reg[22]_0 (ol_tbmm_n_163),
        .\RD_DATA_RET_reg[22]_1 (ic_n_196),
        .\RD_DATA_RET_reg[23]_0 (ol_tbmm_n_164),
        .\RD_DATA_RET_reg[23]_1 (ic_n_197),
        .\RD_DATA_RET_reg[24]_0 (\IC_REG_BRPR_I_reg[0] ),
        .\RD_DATA_RET_reg[24]_1 (ol_tbmm_n_165),
        .\RD_DATA_RET_reg[24]_2 (\IC_REG_N_BTR_TS1_I_reg[0] ),
        .\RD_DATA_RET_reg[25]_0 (ol_tbmm_n_166),
        .\RD_DATA_RET_reg[26]_0 (ol_tbmm_n_167),
        .\RD_DATA_RET_reg[26]_1 (IC_REG_MSR_DPEE_I_reg),
        .\RD_DATA_RET_reg[26]_2 ({IC_REG_WMR_I[0],IC_REG_WMR_I[1],IC_REG_WMR_I[2],IC_REG_WMR_I[3],IC_REG_WMR_I[4],IC_REG_WMR_I[5]}),
        .\RD_DATA_RET_reg[27]_0 ({IC_REG_WMR_I_TXE[1],IC_REG_WMR_I_TXE[2],IC_REG_WMR_I_TXE[3],IC_REG_WMR_I_TXE[4],IC_REG_WMR_I_TXE[5]}),
        .\RD_DATA_RET_reg[27]_1 (ol_tbmm_n_168),
        .\RD_DATA_RET_reg[27]_2 (ic_n_199),
        .\RD_DATA_RET_reg[28]_0 (IC_REG_MSR_BRSD_I_reg),
        .\RD_DATA_RET_reg[28]_1 (ol_tbmm_n_169),
        .\RD_DATA_RET_reg[28]_2 (ic_n_200),
        .\RD_DATA_RET_reg[29]_0 (ol_tbmm_n_170),
        .\RD_DATA_RET_reg[29]_1 (ic_n_201),
        .\RD_DATA_RET_reg[2]_0 (ol_rbmm_n_104),
        .\RD_DATA_RET_reg[2]_1 (ic_n_202),
        .\RD_DATA_RET_reg[30]_0 (ol_tbmm_n_171),
        .\RD_DATA_RET_reg[31]_0 (ol_tbmm_n_172),
        .\RD_DATA_RET_reg[31]_1 (ol_tbmm_n_174),
        .\RD_DATA_RET_reg[3]_0 (ol_rbmm_n_103),
        .\RD_DATA_RET_reg[4]_0 (ol_rbmm_n_102),
        .\RD_DATA_RET_reg[5]_0 (ol_rbmm_n_101),
        .\RD_DATA_RET_reg[6]_0 (ol_rbmm_n_100),
        .\RD_DATA_RET_reg[7]_0 (ol_rbmm_n_99),
        .\RD_DATA_RET_reg[9]_0 (ol_rbmm_n_97),
        .\RD_DATA_RET_reg[9]_1 (IC_REG_SR_TDCV_I),
        .\RD_INDEX_reg[5] (ol_tbmm_n_190),
        .\RD_INDEX_reg[6] (ol_rbmm_n_129),
        .\RX_FIFO_AFR.IC_REG_AFR_I_reg[8] (ol_adec_n_32),
        .TRR_REG_WRITE_PULSE0(\ol_txreg/TRR_REG_WRITE_PULSE0 ),
        .p_13_in({p_13_in[18:9],p_13_in[6:5],p_13_in[1:0]}),
        .p_14_in(p_14_in[1]),
        .p_3_in({p_3_in[7:6],p_3_in[2],p_3_in[0]}),
        .pr1_rd_req0(\ol_tac_rd/pr1_rd_req0 ),
        .pr1_rd_req_reg(ol_rbmm_n_106),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_wdata({s_axi_wdata[23],s_axi_wdata[7]}),
        .s_axi_wready(s_axi_wready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_rbmm ol_rbmm
       (.ACF_VAL_I(ACF_VAL_I),
        .ACK_H_reg(ol_rbmm_n_91),
        .ACK_H_reg_0(ol_rbmm_n_92),
        .ACK_H_reg_1(ol_rbmm_n_93),
        .ACK_H_reg_10(ol_rbmm_n_102),
        .ACK_H_reg_11(ol_rbmm_n_103),
        .ACK_H_reg_12(ol_rbmm_n_104),
        .ACK_H_reg_13(ol_rbmm_n_105),
        .ACK_H_reg_14(SR),
        .ACK_H_reg_2(ol_rbmm_n_94),
        .ACK_H_reg_3(ol_rbmm_n_95),
        .ACK_H_reg_4(ol_rbmm_n_96),
        .ACK_H_reg_5(ol_rbmm_n_97),
        .ACK_H_reg_6(ol_rbmm_n_98),
        .ACK_H_reg_7(ol_rbmm_n_99),
        .ACK_H_reg_8(ol_rbmm_n_100),
        .ACK_H_reg_9(ol_rbmm_n_101),
        .ACK_RX(ACK_RX),
        .ACK_RX_T(ACK_RX_T),
        .CS_H_D1(\ol_tac/CS_H_D1 ),
        .CS_H_D1_1(\ol_tac_nf/CS_H_D1 ),
        .CS_H_INTERNAL(\ol_tac/CS_H_INTERNAL ),
        .CS_H_INTERNAL_3(\ol_tac_nf/CS_H_INTERNAL ),
        .CS_RX(CS_RX),
        .CS_RX_T(CS_RX_T),
        .D(ADDR_S_SIG_IMM),
        .E(\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/IC_REG_WMR_I20 ),
        .\FILL_LEVEL_reg[5] (ol_rbmm_n_129),
        .\FILL_LEVEL_reg[5]_0 (olglue_n_25),
        .\FILL_LEVEL_reg[5]_1 (olglue_n_26),
        .\FILL_LEVEL_reg[6] ({IC_REG_FSR_I_F1[2],IC_REG_FSR_I_F1[3],IC_REG_FSR_I_F1[4],IC_REG_FSR_I_F1[5],IC_REG_FSR_I_F1[6],IC_REG_FSR_I_F1[7],IC_REG_FSR_I_F1[8]}),
        .\FILTER_ID_DATA_reg[0] (\RD_DATA_S_D1_reg[0] ),
        .\FSM_sequential_imm_cs_reg[0] (ol_rbmm_n_51),
        .\FSM_sequential_imm_cs_reg[0]_0 (imm_cs[0]),
        .\FSM_sequential_imm_cs_reg[0]_1 (ol_rbmm_n_111),
        .\FSM_sequential_imm_cs_reg[0]_2 (ic_n_237),
        .\FSM_sequential_imm_cs_reg[1] (ol_rbmm_n_50),
        .\FSM_sequential_imm_cs_reg[1]_0 (imm_cs[1]),
        .\FSM_sequential_imm_cs_reg[1]_1 (ol_rbmm_n_66),
        .\FSM_sequential_imm_cs_reg[1]_2 (ol_rbmm_n_106),
        .\FSM_sequential_imm_cs_reg[1]_3 (ol_rbmm_n_110),
        .\FSM_sequential_imm_cs_reg[1]_4 (ol_rbmm_n_112),
        .\FSM_sequential_imm_cs_reg[1]_5 (ol_rbmm_n_113),
        .\FSM_sequential_imm_cs_reg[1]_6 (olglue_n_23),
        .\IC_REG_N_BTR_TS2_I_reg[1] (ol_rbmm_n_85),
        .\IC_REG_RXFP_I2_reg[0] (\IC_REG_RXFP_I2_reg[0] ),
        .\IC_REG_WMR_I2_reg[0] ({IC_REG_WMR_I[0],IC_REG_WMR_I[1],IC_REG_WMR_I[2],IC_REG_WMR_I[3],IC_REG_WMR_I[4],IC_REG_WMR_I[5]}),
        .\IC_REG_WMR_I2_reg[1] ({IC_REG_WMR_I_F1[1],IC_REG_WMR_I_F1[2],IC_REG_WMR_I_F1[3],IC_REG_WMR_I_F1[4],IC_REG_WMR_I_F1[5]}),
        .ID_MATCH_EN_D2_reg(ID_MATCH_EN_D2),
        .ID_MATCH_EN_OL(ID_MATCH_EN_OL),
        .\MATCHED_FILTER_INDEX_reg[0] (ACK_S_SIG_IMM),
        .\MATCHED_FILTER_INDEX_reg[4] (\MATCHED_FILTER_INDEX_reg[4] ),
        .MATCH_RESULT_1_D11__21(MATCH_RESULT_1_D11__21),
        .MATCH_RESULT_FS2_D1(MATCH_RESULT_FS2_D1),
        .MATCH_RESULT_SIG_reg(MATCH_RESULT_SIG_reg),
        .MATCH_RESULT_SIG_reg_0(MATCH_RESULT_SIG_reg_0),
        .MATCH_RESULT_TO_BSP0(MATCH_RESULT_TO_BSP0),
        .MATCH_RUNNING_SIG_reg(MATCH_RUNNING_SIG_reg),
        .MATCH_RUNNING_SIG_reg_0(MATCH_RUNNING_SIG_reg_0),
        .Q({IC_REG_FSR_I[2],IC_REG_FSR_I[4],IC_REG_FSR_I[5],IC_REG_FSR_I[6],IC_REG_FSR_I[7],IC_REG_FSR_I[8]}),
        .\RD_DATA_RET[18]_i_2 (\IC_REG_N_BTR_TS2_I_reg[0] [5]),
        .\RD_DATA_RET[18]_i_2_0 (IC_REG_FSR_I_TXE[3]),
        .\RD_DATA_RET[18]_i_2_1 (ol_adec_n_52),
        .\RD_DATA_RET[18]_i_2_2 (ol_adec_n_51),
        .\RD_DATA_RET_reg[19] ({IC_REG_ECR_I[3],IC_REG_ECR_I[5]}),
        .\RD_DATA_RET_reg[1] ({\RD_DATA_RET_reg[0]_0 [30:16],\RD_DATA_RET_reg[0]_0 [12],\RD_DATA_RET_reg[0]_0 [10]}),
        .\RD_DATA_RET_reg[21] (ol_tbmm_n_52),
        .\RD_DATA_RET_reg[21]_0 (ol_adec_n_31),
        .\RD_DATA_RET_reg[3] (ol_adec_n_1),
        .\RD_INDEX_reg[1] ({IC_REG_FSR_I__0[11],IC_REG_FSR_I__0[12],IC_REG_FSR_I__0[13],IC_REG_FSR_I__0[14],IC_REG_FSR_I__0[15],IC_REG_FSR_I__0[16]}),
        .\RD_INDEX_reg[1]_0 ({IC_REG_FSR_I_F1__0[11],IC_REG_FSR_I_F1__0[12],IC_REG_FSR_I_F1__0[13],IC_REG_FSR_I_F1__0[14],IC_REG_FSR_I_F1__0[15],IC_REG_FSR_I_F1__0[16]}),
        .\RD_INDEX_reg[6] (ol_adec_n_19),
        .\RD_INDEX_reg[6]_0 (ol_adec_n_20),
        .\RD_INDEX_reg[6]_1 (\GEN_FIFO_CNTL.rxmsg_fifo_cntl/RD_INDEX0 ),
        .\RUNNING_FIFO_ID_LOC_reg_reg[1] ({RUNNING_FIFO_ID_LOC_reg[1],RUNNING_FIFO_ID_LOC_reg[3],RUNNING_FIFO_ID_LOC_reg[4],RUNNING_FIFO_ID_LOC_reg[5],RUNNING_FIFO_ID_LOC_reg[8]}),
        .\RUNNING_FIFO_ID_LOC_reg_reg[6] (ol_rbmm_n_44),
        .\RUNNING_FIFO_ID_LOC_reg_reg[6]_0 (ol_rbmm_n_109),
        .\RUNNING_FIFO_ID_LOC_reg_reg[7] (ol_rbmm_n_108),
        .\RUNNING_FIFO_ID_LOC_reg_reg[7]_0 (ol_rbmm_n_122),
        .\RXE_DATA_STORED_AT_DLC_reg[0] ({ol_rbmm_n_135,ol_rbmm_n_136,ol_rbmm_n_137,ol_rbmm_n_138,ol_rbmm_n_139,ol_rbmm_n_140,ol_rbmm_n_141,ol_rbmm_n_142,ol_rbmm_n_143,ol_rbmm_n_144,ol_rbmm_n_145}),
        .\RXE_DATA_STORED_AT_DLC_reg[0]_0 (\RXE_DATA_STORED_AT_DLC_reg[0] ),
        .\RXE_DATA_STORED_AT_DLC_reg[0]_1 (\RXE_DATA_STORED_AT_DLC_reg[0]_0 [31:21]),
        .RXE_MSGVAL_EARLY_F0(RXE_MSGVAL_EARLY_F0),
        .RXE_MSGVAL_EARLY_F1(RXE_MSGVAL_EARLY_F1),
        .RXE_RXFIFO_WEN(RXE_RXFIFO_WEN),
        .RXE_RXFIFO_WEN_FD1(RXE_RXFIFO_WEN_FD1),
        .RXE_RXFIFO_WEN_FD2(RXE_RXFIFO_WEN_FD2),
        .RXE_RXMSG_VAL_F0(RXE_RXMSG_VAL_F0),
        .RXE_RXMSG_VAL_F1(RXE_RXMSG_VAL_F1),
        .RXF_FULL_AT_MSG_BOUNDARY_reg(RXF_FULL_AT_MSG_BOUNDARY),
        .RXF_FULL_AT_MSG_BOUNDARY_reg_0(RXF_FULL_AT_MSG_BOUNDARY_F1),
        .RXF_FULL_AT_MSG_BOUNDARY_reg_1(olglue_n_15),
        .RXF_FULL_AT_MSG_BOUNDARY_reg_2(olglue_n_13),
        .RXF_FULL_AXI(\GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI ),
        .RXF_FULL_AXI_0(\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI ),
        .RXF_FULL_I_reg(OL_RX_FIFO_FULL),
        .RXF_FULL_I_reg_0(OL_RX_FIFO_FULL_F1),
        .RXF_FULL_I_reg_1(RXF_FULL_I_reg_0),
        .RXF_FULL_I_reg_2(RXF_FULL_I_reg_1),
        .RXMNF_SET(RXMNF_SET),
        .RXWM_SET(RXWM_SET),
        .RXWM_SET_F1(RXWM_SET_F1),
        .RX_ADDR_M_CC_F1(RX_ADDR_M_CC_F1),
        .SR(\arststages_ff_reg[1] ),
        .TS_RX_WEN(TS_RX_WEN),
        .TS_RX_WEN_F1(TS_RX_WEN_F1),
        .ack_s_gate_toggle_reg(ack_s_gate_toggle),
        .ack_s_gate_toggle_reg_0(ack_s_gate_toggle_reg),
        .addr_location_incr_count(\GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count ),
        .addr_location_incr_count_2(\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count ),
        .\addr_location_incr_count_reg[0] (addr_location_incr_count_reg_0_sn_1),
        .\addr_location_incr_count_reg[1] (ol_rbmm_n_6),
        .addrb({addrb[9],addrb[7]}),
        .can_clk(can_clk),
        .dest_arst(ol_fifo_rst_n),
        .doutb({doutb[30:16],doutb[12],doutb[10]}),
        .enb(enb),
        .\gen_wr_a.gen_word_narrow.mem_reg (ol_rbmm_n_83),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (ol_rbmm_n_84),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (ol_tbmm_n_199),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (ol_tbmm_n_197),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (ol_tbmm_n_198),
        .host_req_reg(host_req_reg),
        .num5_carry__0({id_for_match_cdc_tig[0],id_for_match_cdc_tig[1],id_for_match_cdc_tig[2],id_for_match_cdc_tig[3],id_for_match_cdc_tig[4],id_for_match_cdc_tig[5],id_for_match_cdc_tig[6],id_for_match_cdc_tig[7],id_for_match_cdc_tig[8],id_for_match_cdc_tig[9],id_for_match_cdc_tig[10],id_for_match_cdc_tig[11],id_for_match_cdc_tig[12],id_for_match_cdc_tig[13],id_for_match_cdc_tig[14],id_for_match_cdc_tig[15],id_for_match_cdc_tig[16],id_for_match_cdc_tig[17],id_for_match_cdc_tig[18],id_for_match_cdc_tig[19],id_for_match_cdc_tig[20],id_for_match_cdc_tig[21],id_for_match_cdc_tig[22],id_for_match_cdc_tig[23],id_for_match_cdc_tig[24],id_for_match_cdc_tig[25],id_for_match_cdc_tig[26],id_for_match_cdc_tig[27],id_for_match_cdc_tig[28],id_for_match_cdc_tig[29],id_for_match_cdc_tig[30],id_for_match_cdc_tig[31]}),
        .\num_reg_reg[4] (\GEN_IMM.ol_imm/num_reg ),
        .out(BSP_IN_EOF_OL),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata({s_axi_wdata[20:16],s_axi_wdata[13:8],s_axi_wdata[5:0]}),
        .\wr_index_i_reg[1] (\wr_index_i_reg[1] ),
        .\wr_index_i_reg[1]_0 (\wr_index_i_reg[1]_0 ),
        .\wr_index_i_reg[6] (Q),
        .\wr_index_i_reg[6]_0 (\wr_index_i_reg[6] ),
        .\wr_index_i_reg[6]_1 (\wr_index_i_reg[6]_0 ),
        .\wr_index_i_reg[6]_2 (\wr_index_i_reg[6]_1 ),
        .\wr_index_id_loc_reg[0] ({RX_ADDR_M_CC[12:4],RX_ADDR_M_CC[2]}),
        .\wr_index_id_loc_reg[9] (\GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_tbmm ol_tbmm
       (.ACK_H_reg(ol_tbmm_n_52),
        .ACK_H_reg_0(ol_tbmm_n_173),
        .ACK_RX(ACK_RX),
        .ACK_RX_T(ACK_RX_T),
        .ACK_S_SIG_IMM(ACK_S_SIG_IMM),
        .ACK_TX_RD(ACK_TX_RD),
        .ACK_TX_WR(ACK_TX_WR),
        .ADDR_M_CC(ADDR_M_CC),
        .\ADDR_RET_reg[5] (ol_tbmm_n_197),
        .BUFFER_LOCKED_D1_reg(MSG_ON_CAN_BUS_AXI_D1),
        .CANCEL_CONFIRMED_OL_D1_SIG_reg(CANCEL_CONFIRMED_OL_D1),
        .CS_H0(CS_H0),
        .CS_H00_out(CS_H00_out),
        .CS_H_D1(\ol_tac_wr/CS_H_D1 ),
        .CS_H_D1_0(\ol_tac_rd/CS_H_D1 ),
        .CS_H_INTERNAL(\ol_tac_wr/CS_H_INTERNAL ),
        .CS_H_INTERNAL_1(\ol_tac_rd/CS_H_INTERNAL ),
        .D(RD_DATA),
        .E(\tx_event_fifo_cntl/IC_REG_WMR_I20 ),
        .\FILL_LEVEL_reg[1] (ol_tbmm_n_190),
        .\FILL_LEVEL_reg[4] (olglue_n_22),
        .\FILL_LEVEL_reg[5] ({IC_REG_FSR_I_TXE[3],IC_REG_FSR_I_TXE[4],IC_REG_FSR_I_TXE[5],IC_REG_FSR_I_TXE[6],IC_REG_FSR_I_TXE[7],IC_REG_FSR_I_TXE[8]}),
        .IC_REG_ISR_TXCRS_I_i_17(IETCS),
        .IC_REG_ISR_TXTRS_I_i_8(IETRS),
        .IC_REG_MSR_DAR(IC_REG_MSR_DAR),
        .IC_REG_TCR_I(IC_REG_TCR_I),
        .\IC_REG_WMR_I2_reg[0] ({IC_REG_WMR_I_TXE[1],IC_REG_WMR_I_TXE[2],IC_REG_WMR_I_TXE[3],IC_REG_WMR_I_TXE[4],IC_REG_WMR_I_TXE[5]}),
        .IC_SYNC_ISR_MSGLST_TXE(IC_SYNC_ISR_MSGLST_TXE),
        .IC_SYNC_ISR_MSGLST_reg(IC_SYNC_ISR_MSGLST_reg),
        .INDEX_VALID_SIG_reg(index_valid_sig),
        .INDEX_VALID_SIG_reg_0(INDEX_VALID_SIG_reg),
        .\MULTI_BIT.s_level_out_bus_d5_reg[0] (SR),
        .Q(\FSM_sequential_tbs_cs_reg[1] ),
        .\RD_DATA_RET[31]_i_4 (ol_adec_n_49),
        .\RD_DATA_RET[31]_i_4_0 (ol_adec_n_48),
        .\RD_DATA_RET_reg[0] ({\RD_DATA_RET_reg[0]_0 [31],\RD_DATA_RET_reg[0]_0 [15:13],\RD_DATA_RET_reg[0]_0 [11],\RD_DATA_RET_reg[0]_0 [9:0]}),
        .\RD_DATA_RET_reg[8] (ol_adec_n_1),
        .\RD_DATA_RET_reg[8]_0 (ol_rbmm_n_98),
        .\RD_DATA_RET_reg[8]_1 (ol_adec_n_32),
        .\RD_DATA_S_D1_reg[0] (\RD_DATA_S_D1_reg[0] ),
        .\RD_INDEX_reg[1] ({IC_REG_FSR_I_TXE__0[12],IC_REG_FSR_I_TXE__0[13],IC_REG_FSR_I_TXE__0[14],IC_REG_FSR_I_TXE__0[15]}),
        .\RD_INDEX_reg[5] (\tx_event_fifo_cntl/RD_INDEX0 ),
        .\RUNNING_ID_LOC_reg_reg[0] (ol_tbmm_n_198),
        .RXF_FULL_AXI(\tx_event_fifo_cntl/RXF_FULL_AXI ),
        .RXF_FULL_I_reg(RXF_FULL_I_reg),
        .SR(\arststages_ff_reg[1] ),
        .TBS_RUNNING_SIG_reg(ol_tbmm_n_67),
        .TBS_RUNNING_SIG_reg_0(ol_tbmm_n_132),
        .TBS_RUNNING_SIG_reg_1(ol_tbmm_n_133),
        .TBS_RUNNING_SIG_reg_10(ol_tbmm_n_142),
        .TBS_RUNNING_SIG_reg_11(ol_tbmm_n_143),
        .TBS_RUNNING_SIG_reg_12(ol_tbmm_n_144),
        .TBS_RUNNING_SIG_reg_2(ol_tbmm_n_134),
        .TBS_RUNNING_SIG_reg_3(ol_tbmm_n_135),
        .TBS_RUNNING_SIG_reg_4(ol_tbmm_n_136),
        .TBS_RUNNING_SIG_reg_5(ol_tbmm_n_137),
        .TBS_RUNNING_SIG_reg_6(ol_tbmm_n_138),
        .TBS_RUNNING_SIG_reg_7(ol_tbmm_n_139),
        .TBS_RUNNING_SIG_reg_8(ol_tbmm_n_140),
        .TBS_RUNNING_SIG_reg_9(ol_tbmm_n_141),
        .\TCR_i_reg[0] (ol_adec_n_55),
        .TRR_REG_WRITE_PULSE0(\ol_txreg/TRR_REG_WRITE_PULSE0 ),
        .TRR_REG_WRITE_PULSE_reg(TRR_REG_WRITE_PULSE),
        .TRR_REG_WRITE_PULSE_reg_0(TRR_REG_WRITE_PULSE_reg),
        .\TRR_i_reg[0] (ol_tbmm_n_174),
        .\TRR_i_reg[0]_0 (ic_n_241),
        .\TRR_i_reg[0]_1 (ic_n_235),
        .\TRR_i_reg[10] (ic_n_267),
        .\TRR_i_reg[11] (ic_n_227),
        .\TRR_i_reg[12] (ic_n_266),
        .\TRR_i_reg[13] (ic_n_226),
        .\TRR_i_reg[14] (ic_n_265),
        .\TRR_i_reg[15] (ic_n_218),
        .\TRR_i_reg[16] (ic_n_219),
        .\TRR_i_reg[17] (ic_n_220),
        .\TRR_i_reg[18] (ic_n_264),
        .\TRR_i_reg[19] (ic_n_263),
        .\TRR_i_reg[1] (ic_n_269),
        .\TRR_i_reg[20] (ic_n_221),
        .\TRR_i_reg[21] (ic_n_222),
        .\TRR_i_reg[22] (ic_n_223),
        .\TRR_i_reg[23] (ic_n_262),
        .\TRR_i_reg[24] (ic_n_224),
        .\TRR_i_reg[25] (ic_n_261),
        .\TRR_i_reg[26] (ic_n_260),
        .\TRR_i_reg[27] (ic_n_225),
        .\TRR_i_reg[28] (ic_n_259),
        .\TRR_i_reg[29] (ic_n_258),
        .\TRR_i_reg[2] (ic_n_234),
        .\TRR_i_reg[30] (ic_n_257),
        .\TRR_i_reg[31] ({IC_REG_TRR_I[0],IC_REG_TRR_I[1],IC_REG_TRR_I[2],IC_REG_TRR_I[3],IC_REG_TRR_I[4],IC_REG_TRR_I[5],IC_REG_TRR_I[6],IC_REG_TRR_I[7],IC_REG_TRR_I[8],IC_REG_TRR_I[9],IC_REG_TRR_I[10],IC_REG_TRR_I[11],IC_REG_TRR_I[12],IC_REG_TRR_I[13],IC_REG_TRR_I[14],IC_REG_TRR_I[15],IC_REG_TRR_I[16],IC_REG_TRR_I[17],IC_REG_TRR_I[18],IC_REG_TRR_I[19],IC_REG_TRR_I[20],IC_REG_TRR_I[21],IC_REG_TRR_I[22],IC_REG_TRR_I[23],IC_REG_TRR_I[24],IC_REG_TRR_I[25],IC_REG_TRR_I[26],IC_REG_TRR_I[27],IC_REG_TRR_I[28],IC_REG_TRR_I[29],IC_REG_TRR_I[30]}),
        .\TRR_i_reg[31]_0 (ic_n_256),
        .\TRR_i_reg[3] (ic_n_233),
        .\TRR_i_reg[4] (ic_n_232),
        .\TRR_i_reg[5] (ic_n_231),
        .\TRR_i_reg[6] (ic_n_230),
        .\TRR_i_reg[7] (ic_n_229),
        .\TRR_i_reg[8] (ic_n_268),
        .\TRR_i_reg[9] (ic_n_228),
        .TS_RX_WDATA_F1(TS_RX_WDATA_F1),
        .TS_RX_WEN(TS_RX_WEN),
        .TXCRS_SET(TXCRS_SET),
        .TXEWM_SET(TXEWM_SET),
        .TXE_BRAM_WEN(TXE_BRAM_WEN),
        .\TXE_DATA_TS_reg[7] (\TXE_DATA_TS_reg[7] ),
        .TXE_MSGVAL_D1_reg(TXE_MSGVAL_D1),
        .TXE_MSGVAL_D2_reg(TXE_MSGVAL_D2),
        .TXE_MSGVAL_FD1(TXE_MSGVAL_FD1),
        .TXE_MSGVAL_FD2(TXE_MSGVAL_FD2),
        .TXTRS_SET(TXTRS_SET),
        .addr_location_incr_count_reg(addr_location_incr_count_reg),
        .\addr_location_incr_count_reg[0] (\addr_location_incr_count_reg[0]_0 ),
        .\addr_location_incr_count_reg[4] (\addr_location_incr_count_reg[4] ),
        .addr_location_incr_count_reg_0(addr_location_incr_count_reg_0),
        .addra(addra),
        .addrb({addrb[8],addrb[6:0]}),
        .can_clk(can_clk),
        .dest_arst(ol_fifo_rst_n),
        .dina(dina),
        .doutb({doutb[31],doutb[15:13],doutb[11],doutb[9:0]}),
        .exclude_winning_or_locked_req(exclude_winning_or_locked_req),
        .\exclude_winning_or_locked_req_reg[0] (ic_n_236),
        .\gen_wr_a.gen_word_narrow.mem_reg (ol_tbmm_n_158),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (ol_tbmm_n_159),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (ol_tbmm_n_160),
        .\gen_wr_a.gen_word_narrow.mem_reg_10 (ol_tbmm_n_169),
        .\gen_wr_a.gen_word_narrow.mem_reg_11 (ol_tbmm_n_170),
        .\gen_wr_a.gen_word_narrow.mem_reg_12 (ol_tbmm_n_171),
        .\gen_wr_a.gen_word_narrow.mem_reg_13 (ol_tbmm_n_172),
        .\gen_wr_a.gen_word_narrow.mem_reg_14 (ol_rbmm_n_51),
        .\gen_wr_a.gen_word_narrow.mem_reg_15 (ol_rbmm_n_66),
        .\gen_wr_a.gen_word_narrow.mem_reg_16 (ol_rbmm_n_44),
        .\gen_wr_a.gen_word_narrow.mem_reg_17 (ol_rbmm_n_50),
        .\gen_wr_a.gen_word_narrow.mem_reg_18 ({RUNNING_FIFO_ID_LOC_reg[1],RUNNING_FIFO_ID_LOC_reg[3],RUNNING_FIFO_ID_LOC_reg[4],RUNNING_FIFO_ID_LOC_reg[5],RUNNING_FIFO_ID_LOC_reg[8]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_19 (ol_rbmm_n_108),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 ({RX_ADDR_M_CC[12:4],RX_ADDR_M_CC[2]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_1 (\GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_id_loc_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_2 (ol_rbmm_n_6),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_3 ({ol_rbmm_n_135,ol_rbmm_n_136,ol_rbmm_n_137,ol_rbmm_n_138,ol_rbmm_n_139,ol_rbmm_n_140,ol_rbmm_n_141,ol_rbmm_n_142,ol_rbmm_n_143,ol_rbmm_n_144,ol_rbmm_n_145}),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_4 (\RXE_DATA_STORED_AT_DLC_reg[0]_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (ol_tbmm_n_161),
        .\gen_wr_a.gen_word_narrow.mem_reg_20 (ol_rbmm_n_122),
        .\gen_wr_a.gen_word_narrow.mem_reg_21 (ol_rbmm_n_109),
        .\gen_wr_a.gen_word_narrow.mem_reg_22 (ol_rbmm_n_110),
        .\gen_wr_a.gen_word_narrow.mem_reg_23 (ol_rbmm_n_111),
        .\gen_wr_a.gen_word_narrow.mem_reg_24 (ol_rbmm_n_112),
        .\gen_wr_a.gen_word_narrow.mem_reg_25 (ol_rbmm_n_113),
        .\gen_wr_a.gen_word_narrow.mem_reg_26 (\ADDR_RET_reg[2] [9:0]),
        .\gen_wr_a.gen_word_narrow.mem_reg_27 (ADDR_S_SIG_IMM),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (ol_tbmm_n_162),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (ol_tbmm_n_163),
        .\gen_wr_a.gen_word_narrow.mem_reg_5 (ol_tbmm_n_164),
        .\gen_wr_a.gen_word_narrow.mem_reg_6 (ol_tbmm_n_165),
        .\gen_wr_a.gen_word_narrow.mem_reg_7 (ol_tbmm_n_166),
        .\gen_wr_a.gen_word_narrow.mem_reg_8 (ol_tbmm_n_167),
        .\gen_wr_a.gen_word_narrow.mem_reg_9 (ol_tbmm_n_168),
        .host_req_reg(host_req_reg_0),
        .invalidate_buffer_i(invalidate_buffer_i),
        .invalidate_buffer_reg(invalidate_buffer_reg),
        .out(CANCEL_CONFIRMED_OL),
        .postpone_flag_2_reg(postpone_flag_2),
        .postpone_flag_2_reg_0(postpone_flag_2_reg),
        .pr1_rd_req0(\ol_tac_rd/pr1_rd_req0 ),
        .pr2_rd_req_reg(ol_tbmm_n_199),
        .pr2_rd_req_reg_0(ol_rbmm_n_106),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .src_in(src_in),
        .trigger_next_round(trigger_next_round),
        .\txe_id_data_i_reg[0] (\txe_id_data_i_reg[0] ),
        .wea(wea),
        .winning_or_locked_index_cancel_req_reg(winning_or_locked_index_cancel_req_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_glue olglue
       (.BSP_IN_EOF(BSP_IN_EOF),
        .BSP_IN_IFSPACE(BSP_IN_IFSPACE),
        .BSP_IN_IFSPACE_OL(BSP_IN_IFSPACE_OL),
        .BTL_COUNTER_I17_carry_i_6(BTL_COUNTER_I17_carry_i_6),
        .BTL_NTQ_I(BTL_NTQ_I),
        .CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .CO(CO),
        .E_RST_I_reg_0(SR),
        .E_RST_I_reg_1(olglue_n_22),
        .E_RST_I_reg_2(olglue_n_25),
        .E_RST_I_reg_3(olglue_n_26),
        .G_RST_SRST_CEN_I0(G_RST_SRST_CEN_I0),
        .IC_REG_SRR_CEN_I(IC_REG_SRR_CEN_I),
        .IC_REG_SRR_SRST(IC_REG_SRR_SRST),
        .ID_MATCH_EN(ID_MATCH_EN),
        .ID_MATCH_EN_FS_D1(ID_MATCH_EN_FS_D1),
        .ID_MATCH_EN_FS_D1_reg_0(olglue_n_23),
        .ID_MATCH_EN_OL(ID_MATCH_EN_OL),
        .MSG_ON_CAN_BUS(MSG_ON_CAN_BUS),
        .MSG_ON_CAN_BUS_AXI(MSG_ON_CAN_BUS_AXI),
        .MSG_ON_CAN_BUS_AXI_reg(olglue_n_28),
        .MSG_ON_CAN_BUS_OL_D1(MSG_ON_CAN_BUS_OL_D1),
        .O(O),
        .RXE_FDF_I(RXE_FDF_I),
        .RXE_MSGVAL_EARLY_F0(RXE_MSGVAL_EARLY_F0),
        .RXE_MSGVAL_EARLY_F1(RXE_MSGVAL_EARLY_F1),
        .RXE_RXMSG_INVAL_F0(RXE_RXMSG_INVAL_F0),
        .RXE_RXMSG_INVAL_F1(RXE_RXMSG_INVAL_F1),
        .RXF_FULL_AXI(\tx_event_fifo_cntl/RXF_FULL_AXI ),
        .RXF_FULL_AXI_1(\GEN_FIFO_CNTL.rxmsg_fifo_cntl/RXF_FULL_AXI ),
        .RXF_FULL_AXI_2(\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/RXF_FULL_AXI ),
        .RXMNF_SET(RXMNF_SET),
        .S(S),
        .\SINGLE_BIT.s_level_out_d4_reg (BSP_IN_EOF_OL),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (out),
        .\SINGLE_BIT.s_level_out_d4_reg_1 (MSG_ON_CAN_BUS_OL),
        .SR(IC_REG_TSR_I),
        .SYNC_RST_TL(SYNC_RST_TL),
        .TS_RX_WEN(TS_RX_WEN),
        .TS_RX_WEN_F1(TS_RX_WEN_F1),
        .addr_location_incr_count(\GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/addr_location_incr_count ),
        .addr_location_incr_count_0(\GEN_FIFO_CNTL.rxmsg_fifo_cntl/addr_location_incr_count ),
        .\arststages_ff_reg[1] (dest_arst),
        .\arststages_ff_reg[1]_0 (\arststages_ff_reg[1]_0 ),
        .\arststages_ff_reg[1]_1 (olglue_n_13),
        .\arststages_ff_reg[1]_2 (olglue_n_15),
        .\arststages_ff_reg[1]_3 (\arststages_ff_reg[1] ),
        .can_clk(can_clk),
        .can_phy_rx(can_phy_rx),
        .can_phy_rx_0(can_phy_rx_0),
        .dest_arst(ol_fifo_rst_n),
        .dest_rst(dest_rst),
        .out(CANCEL_CONFIRMED_OL),
        .s_axi_aclk(s_axi_aclk),
        .src_arst(src_arst),
        .sync_tl_rst_n_d2_reg_0(sync_tl_rst_n_d2_reg),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_txreg
   (TRR_REG_WRITE_PULSE_reg_0,
    TBS_RUNNING_D1,
    D,
    \TRR_i_reg[0]_0 ,
    trigger_next_round_d1_reg,
    \TRR_TBS_i_reg[26]_0 ,
    TXTRS_SET,
    TXCRS_SET,
    \TCR_i_reg[6]_0 ,
    \TCR_i_reg[30]_0 ,
    \TCR_i_reg[7]_0 ,
    \TCR_i_reg[31]_0 ,
    \TCR_i_reg[12]_0 ,
    \TCR_i_reg[8]_0 ,
    \TCR_i_reg[21]_0 ,
    \TCR_i_reg[22]_0 ,
    \TCR_i_reg[23]_0 ,
    \TCR_i_reg[16]_0 ,
    \TCR_i_reg[20]_0 ,
    \TCR_i_reg[19]_0 ,
    \TCR_i_reg[28]_0 ,
    \TCR_i_reg[24]_0 ,
    \TCR_i_reg[0]_0 ,
    \TCR_i_reg[15]_0 ,
    \TCR_i_reg[25]_0 ,
    \TCR_i_reg[26]_0 ,
    \TCR_i_reg[10]_0 ,
    \TCR_i_reg[29]_0 ,
    \TCR_i_reg[4]_0 ,
    \TCR_i_reg[1]_0 ,
    \TCR_i_reg[18]_0 ,
    \TCR_i_reg[17]_0 ,
    \TCR_i_reg[9]_0 ,
    \TCR_i_reg[27]_0 ,
    \TCR_i_reg[5]_0 ,
    \TCR_i_reg[11]_0 ,
    \TCR_i_reg[13]_0 ,
    \TCR_i_reg[14]_0 ,
    \TCR_i_reg[3]_0 ,
    \TCR_i_reg[2]_0 ,
    \TCR_i_reg[6]_1 ,
    \TCR_i_reg[22]_1 ,
    \TCR_i_reg[5]_1 ,
    \TCR_i_reg[21]_1 ,
    \num_reg_reg[2] ,
    \TRR_TBS_i_reg[24]_0 ,
    \TRR_TBS_i_reg[31]_0 ,
    \TRR_TBS_i_reg[8]_0 ,
    \TRR_TBS_i_reg[14]_0 ,
    \TRR_i_D1_reg[0]_0 ,
    TRR_REG_WRITE_PULSE0,
    s_axi_aclk,
    TBS_RUNNING_D1_reg_0,
    \TRR_i_reg[31]_0 ,
    \TRR_i_reg[30]_0 ,
    \TRR_i_reg[29]_0 ,
    \TRR_i_reg[28]_0 ,
    \TRR_i_reg[26]_0 ,
    \TRR_i_reg[25]_0 ,
    \TRR_i_reg[23]_0 ,
    \TRR_i_reg[19]_0 ,
    \TRR_i_reg[18]_0 ,
    \TRR_i_reg[14]_0 ,
    \TRR_i_reg[12]_0 ,
    \TRR_i_reg[10]_0 ,
    \TRR_i_reg[8]_0 ,
    \TRR_i_reg[1]_0 ,
    s_axi_wdata,
    \TRR_i_reg[27]_0 ,
    \TRR_i_reg[0]_1 ,
    \TRR_i_reg[27]_1 ,
    \TRR_i_reg[24]_0 ,
    \TRR_i_reg[24]_1 ,
    \TRR_i_reg[22]_0 ,
    \TRR_i_reg[22]_1 ,
    \TRR_i_reg[21]_0 ,
    \TRR_i_reg[21]_1 ,
    \TRR_i_reg[20]_0 ,
    \TRR_i_reg[20]_1 ,
    \TRR_i_reg[17]_0 ,
    \TRR_i_reg[17]_1 ,
    \TRR_i_reg[16]_0 ,
    \TRR_i_reg[16]_1 ,
    \TRR_i_reg[15]_0 ,
    \TRR_i_reg[15]_1 ,
    \TRR_i_reg[13]_0 ,
    \TRR_i_reg[13]_1 ,
    \TRR_i_reg[11]_0 ,
    \TRR_i_reg[11]_1 ,
    \TRR_i_reg[9]_0 ,
    \TRR_i_reg[9]_1 ,
    \TRR_i_reg[7]_0 ,
    \TRR_i_reg[7]_1 ,
    \TRR_i_reg[6]_0 ,
    \TRR_i_reg[6]_1 ,
    \TRR_i_reg[5]_0 ,
    \TRR_i_reg[5]_1 ,
    \TRR_i_reg[4]_0 ,
    \TRR_i_reg[4]_1 ,
    \TRR_i_reg[3]_0 ,
    \TRR_i_reg[3]_1 ,
    \TRR_i_reg[2]_0 ,
    \TRR_i_reg[2]_1 ,
    \TRR_i_reg[0]_2 ,
    \TRR_i_reg[0]_3 ,
    \RD_DATA_RET[31]_i_4 ,
    Q,
    \RD_DATA_RET[31]_i_4_0 ,
    trigger_next_round_d1,
    IC_REG_ISR_TXTRS_I_i_8_0,
    IC_REG_ISR_TXCRS_I_i_17_0,
    trig_pulse_2_i_4,
    winning_or_locked_index_cancel_req_i_3,
    \TRR_TBS_i_reg[31]_1 ,
    \TRR_TBS_i_reg[31]_2 ,
    \TRR_TBS_i_reg[30]_0 ,
    \TRR_TBS_i_reg[29]_0 ,
    \TRR_TBS_i_reg[28]_0 ,
    \TRR_TBS_i_reg[27]_0 ,
    \TRR_TBS_i_reg[26]_1 ,
    \TRR_TBS_i_reg[25]_0 ,
    \TRR_TBS_i_reg[24]_1 ,
    \TRR_TBS_i_reg[23]_0 ,
    \TRR_TBS_i_reg[22]_0 ,
    \TRR_TBS_i_reg[21]_0 ,
    \TRR_TBS_i_reg[20]_0 ,
    \TRR_TBS_i_reg[19]_0 ,
    \TRR_TBS_i_reg[18]_0 ,
    \TRR_TBS_i_reg[17]_0 ,
    \TRR_TBS_i_reg[16]_0 ,
    \TRR_TBS_i_reg[15]_0 ,
    \TRR_TBS_i_reg[14]_1 ,
    \TRR_TBS_i_reg[13]_0 ,
    \TRR_TBS_i_reg[12]_0 ,
    \TRR_TBS_i_reg[11]_0 ,
    \TRR_TBS_i_reg[10]_0 ,
    \TRR_TBS_i_reg[9]_0 ,
    \TRR_TBS_i_reg[8]_1 ,
    \TRR_TBS_i_reg[7]_0 ,
    \TRR_TBS_i_reg[6]_0 ,
    \TRR_TBS_i_reg[5]_0 ,
    \TRR_TBS_i_reg[4]_0 ,
    \TRR_TBS_i_reg[3]_0 ,
    \TRR_TBS_i_reg[2]_0 ,
    \TRR_TBS_i_reg[1]_0 ,
    \TRR_TBS_i_reg[0]_0 ,
    \FSM_sequential_tbs_cs[0]_i_2 ,
    \TCR_i_reg[0]_1 ,
    E);
  output TRR_REG_WRITE_PULSE_reg_0;
  output TBS_RUNNING_D1;
  output [30:0]D;
  output \TRR_i_reg[0]_0 ;
  output trigger_next_round_d1_reg;
  output [0:0]\TRR_TBS_i_reg[26]_0 ;
  output TXTRS_SET;
  output TXCRS_SET;
  output \TCR_i_reg[6]_0 ;
  output \TCR_i_reg[30]_0 ;
  output \TCR_i_reg[7]_0 ;
  output \TCR_i_reg[31]_0 ;
  output \TCR_i_reg[12]_0 ;
  output \TCR_i_reg[8]_0 ;
  output \TCR_i_reg[21]_0 ;
  output \TCR_i_reg[22]_0 ;
  output \TCR_i_reg[23]_0 ;
  output \TCR_i_reg[16]_0 ;
  output \TCR_i_reg[20]_0 ;
  output \TCR_i_reg[19]_0 ;
  output \TCR_i_reg[28]_0 ;
  output \TCR_i_reg[24]_0 ;
  output \TCR_i_reg[0]_0 ;
  output \TCR_i_reg[15]_0 ;
  output \TCR_i_reg[25]_0 ;
  output \TCR_i_reg[26]_0 ;
  output \TCR_i_reg[10]_0 ;
  output \TCR_i_reg[29]_0 ;
  output \TCR_i_reg[4]_0 ;
  output \TCR_i_reg[1]_0 ;
  output \TCR_i_reg[18]_0 ;
  output \TCR_i_reg[17]_0 ;
  output \TCR_i_reg[9]_0 ;
  output \TCR_i_reg[27]_0 ;
  output \TCR_i_reg[5]_0 ;
  output \TCR_i_reg[11]_0 ;
  output \TCR_i_reg[13]_0 ;
  output \TCR_i_reg[14]_0 ;
  output \TCR_i_reg[3]_0 ;
  output \TCR_i_reg[2]_0 ;
  output \TCR_i_reg[6]_1 ;
  output \TCR_i_reg[22]_1 ;
  output \TCR_i_reg[5]_1 ;
  output \TCR_i_reg[21]_1 ;
  output \num_reg_reg[2] ;
  output \TRR_TBS_i_reg[24]_0 ;
  output \TRR_TBS_i_reg[31]_0 ;
  output \TRR_TBS_i_reg[8]_0 ;
  output \TRR_TBS_i_reg[14]_0 ;
  input \TRR_i_D1_reg[0]_0 ;
  input TRR_REG_WRITE_PULSE0;
  input s_axi_aclk;
  input TBS_RUNNING_D1_reg_0;
  input \TRR_i_reg[31]_0 ;
  input \TRR_i_reg[30]_0 ;
  input \TRR_i_reg[29]_0 ;
  input \TRR_i_reg[28]_0 ;
  input \TRR_i_reg[26]_0 ;
  input \TRR_i_reg[25]_0 ;
  input \TRR_i_reg[23]_0 ;
  input \TRR_i_reg[19]_0 ;
  input \TRR_i_reg[18]_0 ;
  input \TRR_i_reg[14]_0 ;
  input \TRR_i_reg[12]_0 ;
  input \TRR_i_reg[10]_0 ;
  input \TRR_i_reg[8]_0 ;
  input \TRR_i_reg[1]_0 ;
  input [31:0]s_axi_wdata;
  input \TRR_i_reg[27]_0 ;
  input \TRR_i_reg[0]_1 ;
  input \TRR_i_reg[27]_1 ;
  input \TRR_i_reg[24]_0 ;
  input \TRR_i_reg[24]_1 ;
  input \TRR_i_reg[22]_0 ;
  input \TRR_i_reg[22]_1 ;
  input \TRR_i_reg[21]_0 ;
  input \TRR_i_reg[21]_1 ;
  input \TRR_i_reg[20]_0 ;
  input \TRR_i_reg[20]_1 ;
  input \TRR_i_reg[17]_0 ;
  input \TRR_i_reg[17]_1 ;
  input \TRR_i_reg[16]_0 ;
  input \TRR_i_reg[16]_1 ;
  input \TRR_i_reg[15]_0 ;
  input \TRR_i_reg[15]_1 ;
  input \TRR_i_reg[13]_0 ;
  input \TRR_i_reg[13]_1 ;
  input \TRR_i_reg[11]_0 ;
  input \TRR_i_reg[11]_1 ;
  input \TRR_i_reg[9]_0 ;
  input \TRR_i_reg[9]_1 ;
  input \TRR_i_reg[7]_0 ;
  input \TRR_i_reg[7]_1 ;
  input \TRR_i_reg[6]_0 ;
  input \TRR_i_reg[6]_1 ;
  input \TRR_i_reg[5]_0 ;
  input \TRR_i_reg[5]_1 ;
  input \TRR_i_reg[4]_0 ;
  input \TRR_i_reg[4]_1 ;
  input \TRR_i_reg[3]_0 ;
  input \TRR_i_reg[3]_1 ;
  input \TRR_i_reg[2]_0 ;
  input \TRR_i_reg[2]_1 ;
  input \TRR_i_reg[0]_2 ;
  input \TRR_i_reg[0]_3 ;
  input \RD_DATA_RET[31]_i_4 ;
  input [0:0]Q;
  input \RD_DATA_RET[31]_i_4_0 ;
  input trigger_next_round_d1;
  input [31:0]IC_REG_ISR_TXTRS_I_i_8_0;
  input [31:0]IC_REG_ISR_TXCRS_I_i_17_0;
  input [1:0]trig_pulse_2_i_4;
  input [1:0]winning_or_locked_index_cancel_req_i_3;
  input \TRR_TBS_i_reg[31]_1 ;
  input \TRR_TBS_i_reg[31]_2 ;
  input \TRR_TBS_i_reg[30]_0 ;
  input \TRR_TBS_i_reg[29]_0 ;
  input \TRR_TBS_i_reg[28]_0 ;
  input \TRR_TBS_i_reg[27]_0 ;
  input \TRR_TBS_i_reg[26]_1 ;
  input \TRR_TBS_i_reg[25]_0 ;
  input \TRR_TBS_i_reg[24]_1 ;
  input \TRR_TBS_i_reg[23]_0 ;
  input \TRR_TBS_i_reg[22]_0 ;
  input \TRR_TBS_i_reg[21]_0 ;
  input \TRR_TBS_i_reg[20]_0 ;
  input \TRR_TBS_i_reg[19]_0 ;
  input \TRR_TBS_i_reg[18]_0 ;
  input \TRR_TBS_i_reg[17]_0 ;
  input \TRR_TBS_i_reg[16]_0 ;
  input \TRR_TBS_i_reg[15]_0 ;
  input \TRR_TBS_i_reg[14]_1 ;
  input \TRR_TBS_i_reg[13]_0 ;
  input \TRR_TBS_i_reg[12]_0 ;
  input \TRR_TBS_i_reg[11]_0 ;
  input \TRR_TBS_i_reg[10]_0 ;
  input \TRR_TBS_i_reg[9]_0 ;
  input \TRR_TBS_i_reg[8]_1 ;
  input \TRR_TBS_i_reg[7]_0 ;
  input \TRR_TBS_i_reg[6]_0 ;
  input \TRR_TBS_i_reg[5]_0 ;
  input \TRR_TBS_i_reg[4]_0 ;
  input \TRR_TBS_i_reg[3]_0 ;
  input \TRR_TBS_i_reg[2]_0 ;
  input \TRR_TBS_i_reg[1]_0 ;
  input \TRR_TBS_i_reg[0]_0 ;
  input [4:0]\FSM_sequential_tbs_cs[0]_i_2 ;
  input \TCR_i_reg[0]_1 ;
  input [0:0]E;

  wire [30:0]D;
  wire [0:0]E;
  wire \FSM_sequential_tbs_cs[0]_i_14_n_0 ;
  wire \FSM_sequential_tbs_cs[0]_i_15_n_0 ;
  wire [4:0]\FSM_sequential_tbs_cs[0]_i_2 ;
  wire \FSM_sequential_tbs_cs[0]_i_8_n_0 ;
  wire \FSM_sequential_tbs_cs[0]_i_9_n_0 ;
  wire \FSM_sequential_tbs_cs_reg[0]_i_10_n_0 ;
  wire IC_REG_ISR_TXCRS_I_i_10_n_0;
  wire IC_REG_ISR_TXCRS_I_i_11_n_0;
  wire IC_REG_ISR_TXCRS_I_i_12_n_0;
  wire IC_REG_ISR_TXCRS_I_i_13_n_0;
  wire IC_REG_ISR_TXCRS_I_i_14_n_0;
  wire IC_REG_ISR_TXCRS_I_i_15_n_0;
  wire IC_REG_ISR_TXCRS_I_i_16_n_0;
  wire [31:0]IC_REG_ISR_TXCRS_I_i_17_0;
  wire IC_REG_ISR_TXCRS_I_i_17_n_0;
  wire IC_REG_ISR_TXCRS_I_i_18_n_0;
  wire IC_REG_ISR_TXCRS_I_i_19_n_0;
  wire IC_REG_ISR_TXCRS_I_i_20_n_0;
  wire IC_REG_ISR_TXCRS_I_i_21_n_0;
  wire IC_REG_ISR_TXCRS_I_i_3_n_0;
  wire IC_REG_ISR_TXCRS_I_i_4_n_0;
  wire IC_REG_ISR_TXCRS_I_i_5_n_0;
  wire IC_REG_ISR_TXCRS_I_i_6_n_0;
  wire IC_REG_ISR_TXCRS_I_i_7_n_0;
  wire IC_REG_ISR_TXCRS_I_i_8_n_0;
  wire IC_REG_ISR_TXCRS_I_i_9_n_0;
  wire IC_REG_ISR_TXTRS_I_i_10_n_0;
  wire IC_REG_ISR_TXTRS_I_i_11_n_0;
  wire IC_REG_ISR_TXTRS_I_i_12_n_0;
  wire IC_REG_ISR_TXTRS_I_i_13_n_0;
  wire IC_REG_ISR_TXTRS_I_i_14_n_0;
  wire IC_REG_ISR_TXTRS_I_i_15_n_0;
  wire IC_REG_ISR_TXTRS_I_i_16_n_0;
  wire IC_REG_ISR_TXTRS_I_i_17_n_0;
  wire IC_REG_ISR_TXTRS_I_i_18_n_0;
  wire IC_REG_ISR_TXTRS_I_i_19_n_0;
  wire IC_REG_ISR_TXTRS_I_i_20_n_0;
  wire IC_REG_ISR_TXTRS_I_i_21_n_0;
  wire IC_REG_ISR_TXTRS_I_i_3_n_0;
  wire IC_REG_ISR_TXTRS_I_i_4_n_0;
  wire IC_REG_ISR_TXTRS_I_i_5_n_0;
  wire IC_REG_ISR_TXTRS_I_i_6_n_0;
  wire IC_REG_ISR_TXTRS_I_i_7_n_0;
  wire [31:0]IC_REG_ISR_TXTRS_I_i_8_0;
  wire IC_REG_ISR_TXTRS_I_i_8_n_0;
  wire IC_REG_ISR_TXTRS_I_i_9_n_0;
  wire [31:31]IC_REG_TRR_I;
  wire [0:0]Q;
  wire \RD_DATA_RET[31]_i_4 ;
  wire \RD_DATA_RET[31]_i_4_0 ;
  wire TBS_RUNNING_D1;
  wire TBS_RUNNING_D1_reg_0;
  wire \TCR_i[0]_i_1_n_0 ;
  wire \TCR_i[10]_i_1_n_0 ;
  wire \TCR_i[11]_i_1_n_0 ;
  wire \TCR_i[12]_i_1_n_0 ;
  wire \TCR_i[13]_i_1_n_0 ;
  wire \TCR_i[14]_i_1_n_0 ;
  wire \TCR_i[15]_i_1_n_0 ;
  wire \TCR_i[16]_i_1_n_0 ;
  wire \TCR_i[17]_i_1_n_0 ;
  wire \TCR_i[18]_i_1_n_0 ;
  wire \TCR_i[19]_i_1_n_0 ;
  wire \TCR_i[1]_i_1_n_0 ;
  wire \TCR_i[20]_i_1_n_0 ;
  wire \TCR_i[21]_i_1_n_0 ;
  wire \TCR_i[22]_i_1_n_0 ;
  wire \TCR_i[23]_i_1_n_0 ;
  wire \TCR_i[24]_i_1_n_0 ;
  wire \TCR_i[25]_i_1_n_0 ;
  wire \TCR_i[26]_i_1_n_0 ;
  wire \TCR_i[27]_i_1_n_0 ;
  wire \TCR_i[28]_i_1_n_0 ;
  wire \TCR_i[29]_i_1_n_0 ;
  wire \TCR_i[2]_i_1_n_0 ;
  wire \TCR_i[30]_i_1_n_0 ;
  wire \TCR_i[31]_i_1_n_0 ;
  wire \TCR_i[3]_i_1_n_0 ;
  wire \TCR_i[4]_i_1_n_0 ;
  wire \TCR_i[5]_i_1_n_0 ;
  wire \TCR_i[6]_i_1_n_0 ;
  wire \TCR_i[7]_i_1_n_0 ;
  wire \TCR_i[8]_i_1_n_0 ;
  wire \TCR_i[9]_i_1_n_0 ;
  wire \TCR_i_reg[0]_0 ;
  wire \TCR_i_reg[0]_1 ;
  wire \TCR_i_reg[10]_0 ;
  wire \TCR_i_reg[11]_0 ;
  wire \TCR_i_reg[12]_0 ;
  wire \TCR_i_reg[13]_0 ;
  wire \TCR_i_reg[14]_0 ;
  wire \TCR_i_reg[15]_0 ;
  wire \TCR_i_reg[16]_0 ;
  wire \TCR_i_reg[17]_0 ;
  wire \TCR_i_reg[18]_0 ;
  wire \TCR_i_reg[19]_0 ;
  wire \TCR_i_reg[1]_0 ;
  wire \TCR_i_reg[20]_0 ;
  wire \TCR_i_reg[21]_0 ;
  wire \TCR_i_reg[21]_1 ;
  wire \TCR_i_reg[22]_0 ;
  wire \TCR_i_reg[22]_1 ;
  wire \TCR_i_reg[23]_0 ;
  wire \TCR_i_reg[24]_0 ;
  wire \TCR_i_reg[25]_0 ;
  wire \TCR_i_reg[26]_0 ;
  wire \TCR_i_reg[27]_0 ;
  wire \TCR_i_reg[28]_0 ;
  wire \TCR_i_reg[29]_0 ;
  wire \TCR_i_reg[2]_0 ;
  wire \TCR_i_reg[30]_0 ;
  wire \TCR_i_reg[31]_0 ;
  wire \TCR_i_reg[3]_0 ;
  wire \TCR_i_reg[4]_0 ;
  wire \TCR_i_reg[5]_0 ;
  wire \TCR_i_reg[5]_1 ;
  wire \TCR_i_reg[6]_0 ;
  wire \TCR_i_reg[6]_1 ;
  wire \TCR_i_reg[7]_0 ;
  wire \TCR_i_reg[8]_0 ;
  wire \TCR_i_reg[9]_0 ;
  wire TRR_REG_WRITE_PULSE0;
  wire TRR_REG_WRITE_PULSE_reg_0;
  wire [31:0]TRR_TBS_SIG;
  wire TRR_TBS_i0;
  wire TRR_TBS_i0158_out;
  wire TRR_TBS_i0163_out;
  wire TRR_TBS_i0168_out;
  wire TRR_TBS_i0173_out;
  wire TRR_TBS_i0178_out;
  wire TRR_TBS_i0183_out;
  wire TRR_TBS_i0188_out;
  wire TRR_TBS_i0193_out;
  wire TRR_TBS_i0198_out;
  wire TRR_TBS_i0203_out;
  wire TRR_TBS_i0208_out;
  wire TRR_TBS_i0213_out;
  wire TRR_TBS_i0218_out;
  wire TRR_TBS_i0223_out;
  wire \TRR_TBS_i[15]_i_1_n_0 ;
  wire \TRR_TBS_i[16]_i_1_n_0 ;
  wire \TRR_TBS_i[17]_i_1_n_0 ;
  wire \TRR_TBS_i[18]_i_1_n_0 ;
  wire \TRR_TBS_i[19]_i_1_n_0 ;
  wire \TRR_TBS_i[20]_i_1_n_0 ;
  wire \TRR_TBS_i[21]_i_1_n_0 ;
  wire \TRR_TBS_i[22]_i_1_n_0 ;
  wire \TRR_TBS_i[23]_i_1_n_0 ;
  wire \TRR_TBS_i[24]_i_1_n_0 ;
  wire \TRR_TBS_i[25]_i_1_n_0 ;
  wire \TRR_TBS_i[26]_i_1_n_0 ;
  wire \TRR_TBS_i[27]_i_1_n_0 ;
  wire \TRR_TBS_i[28]_i_1_n_0 ;
  wire \TRR_TBS_i[29]_i_1_n_0 ;
  wire \TRR_TBS_i[30]_i_1_n_0 ;
  wire \TRR_TBS_i[31]_i_2_n_0 ;
  wire \TRR_TBS_i_reg[0]_0 ;
  wire \TRR_TBS_i_reg[10]_0 ;
  wire \TRR_TBS_i_reg[11]_0 ;
  wire \TRR_TBS_i_reg[12]_0 ;
  wire \TRR_TBS_i_reg[13]_0 ;
  wire \TRR_TBS_i_reg[14]_0 ;
  wire \TRR_TBS_i_reg[14]_1 ;
  wire \TRR_TBS_i_reg[15]_0 ;
  wire \TRR_TBS_i_reg[16]_0 ;
  wire \TRR_TBS_i_reg[17]_0 ;
  wire \TRR_TBS_i_reg[18]_0 ;
  wire \TRR_TBS_i_reg[19]_0 ;
  wire \TRR_TBS_i_reg[1]_0 ;
  wire \TRR_TBS_i_reg[20]_0 ;
  wire \TRR_TBS_i_reg[21]_0 ;
  wire \TRR_TBS_i_reg[22]_0 ;
  wire \TRR_TBS_i_reg[23]_0 ;
  wire \TRR_TBS_i_reg[24]_0 ;
  wire \TRR_TBS_i_reg[24]_1 ;
  wire \TRR_TBS_i_reg[25]_0 ;
  wire [0:0]\TRR_TBS_i_reg[26]_0 ;
  wire \TRR_TBS_i_reg[26]_1 ;
  wire \TRR_TBS_i_reg[27]_0 ;
  wire \TRR_TBS_i_reg[28]_0 ;
  wire \TRR_TBS_i_reg[29]_0 ;
  wire \TRR_TBS_i_reg[2]_0 ;
  wire \TRR_TBS_i_reg[30]_0 ;
  wire \TRR_TBS_i_reg[31]_0 ;
  wire \TRR_TBS_i_reg[31]_1 ;
  wire \TRR_TBS_i_reg[31]_2 ;
  wire \TRR_TBS_i_reg[3]_0 ;
  wire \TRR_TBS_i_reg[4]_0 ;
  wire \TRR_TBS_i_reg[5]_0 ;
  wire \TRR_TBS_i_reg[6]_0 ;
  wire \TRR_TBS_i_reg[7]_0 ;
  wire \TRR_TBS_i_reg[8]_0 ;
  wire \TRR_TBS_i_reg[8]_1 ;
  wire \TRR_TBS_i_reg[9]_0 ;
  wire \TRR_i[0]_i_1_n_0 ;
  wire \TRR_i[11]_i_1_n_0 ;
  wire \TRR_i[13]_i_1_n_0 ;
  wire \TRR_i[15]_i_1_n_0 ;
  wire \TRR_i[16]_i_1_n_0 ;
  wire \TRR_i[17]_i_1_n_0 ;
  wire \TRR_i[20]_i_1_n_0 ;
  wire \TRR_i[21]_i_1_n_0 ;
  wire \TRR_i[22]_i_1_n_0 ;
  wire \TRR_i[24]_i_1_n_0 ;
  wire \TRR_i[27]_i_1_n_0 ;
  wire \TRR_i[2]_i_1_n_0 ;
  wire \TRR_i[3]_i_1_n_0 ;
  wire \TRR_i[4]_i_1_n_0 ;
  wire \TRR_i[5]_i_1_n_0 ;
  wire \TRR_i[6]_i_1_n_0 ;
  wire \TRR_i[7]_i_1_n_0 ;
  wire \TRR_i[9]_i_1_n_0 ;
  wire \TRR_i_D1_reg[0]_0 ;
  wire \TRR_i_D1_reg_n_0_[0] ;
  wire \TRR_i_D1_reg_n_0_[31] ;
  wire \TRR_i_reg[0]_0 ;
  wire \TRR_i_reg[0]_1 ;
  wire \TRR_i_reg[0]_2 ;
  wire \TRR_i_reg[0]_3 ;
  wire \TRR_i_reg[10]_0 ;
  wire \TRR_i_reg[11]_0 ;
  wire \TRR_i_reg[11]_1 ;
  wire \TRR_i_reg[12]_0 ;
  wire \TRR_i_reg[13]_0 ;
  wire \TRR_i_reg[13]_1 ;
  wire \TRR_i_reg[14]_0 ;
  wire \TRR_i_reg[15]_0 ;
  wire \TRR_i_reg[15]_1 ;
  wire \TRR_i_reg[16]_0 ;
  wire \TRR_i_reg[16]_1 ;
  wire \TRR_i_reg[17]_0 ;
  wire \TRR_i_reg[17]_1 ;
  wire \TRR_i_reg[18]_0 ;
  wire \TRR_i_reg[19]_0 ;
  wire \TRR_i_reg[1]_0 ;
  wire \TRR_i_reg[20]_0 ;
  wire \TRR_i_reg[20]_1 ;
  wire \TRR_i_reg[21]_0 ;
  wire \TRR_i_reg[21]_1 ;
  wire \TRR_i_reg[22]_0 ;
  wire \TRR_i_reg[22]_1 ;
  wire \TRR_i_reg[23]_0 ;
  wire \TRR_i_reg[24]_0 ;
  wire \TRR_i_reg[24]_1 ;
  wire \TRR_i_reg[25]_0 ;
  wire \TRR_i_reg[26]_0 ;
  wire \TRR_i_reg[27]_0 ;
  wire \TRR_i_reg[27]_1 ;
  wire \TRR_i_reg[28]_0 ;
  wire \TRR_i_reg[29]_0 ;
  wire \TRR_i_reg[2]_0 ;
  wire \TRR_i_reg[2]_1 ;
  wire \TRR_i_reg[30]_0 ;
  wire \TRR_i_reg[31]_0 ;
  wire \TRR_i_reg[3]_0 ;
  wire \TRR_i_reg[3]_1 ;
  wire \TRR_i_reg[4]_0 ;
  wire \TRR_i_reg[4]_1 ;
  wire \TRR_i_reg[5]_0 ;
  wire \TRR_i_reg[5]_1 ;
  wire \TRR_i_reg[6]_0 ;
  wire \TRR_i_reg[6]_1 ;
  wire \TRR_i_reg[7]_0 ;
  wire \TRR_i_reg[7]_1 ;
  wire \TRR_i_reg[8]_0 ;
  wire \TRR_i_reg[9]_0 ;
  wire \TRR_i_reg[9]_1 ;
  wire TXCRS_SET;
  wire TXTRS_SET;
  wire \num_reg[4]_i_10_n_0 ;
  wire \num_reg[4]_i_11_n_0 ;
  wire \num_reg[4]_i_12_n_0 ;
  wire \num_reg[4]_i_13_n_0 ;
  wire \num_reg[4]_i_14_n_0 ;
  wire \num_reg[4]_i_7_n_0 ;
  wire \num_reg[4]_i_8_n_0 ;
  wire \num_reg[4]_i_9_n_0 ;
  wire \num_reg_reg[2] ;
  wire p_12_in469_in;
  wire p_15_in473_in;
  wire p_18_in477_in;
  wire p_21_in481_in;
  wire p_24_in485_in;
  wire p_27_in489_in;
  wire p_30_in493_in;
  wire p_33_in497_in;
  wire p_36_in;
  wire p_39_in503_in;
  wire p_3_in457_in;
  wire p_42_in;
  wire p_45_in509_in;
  wire p_48_in;
  wire p_51_in;
  wire p_54_in;
  wire p_57_in;
  wire p_60_in;
  wire p_63_in;
  wire p_66_in;
  wire p_69_in;
  wire p_6_in461_in;
  wire p_72_in;
  wire p_75_in;
  wire p_78_in;
  wire p_81_in;
  wire p_84_in;
  wire p_87_in;
  wire p_90_in;
  wire p_9_in465_in;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire [1:0]trig_pulse_2_i_4;
  wire trigger_next_round_d1;
  wire trigger_next_round_d1_reg;
  wire [1:0]winning_or_locked_index_cancel_req_i_3;

  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \FSM_sequential_tbs_cs[0]_i_11 
       (.I0(TRR_TBS_SIG[14]),
        .I1(TRR_TBS_SIG[12]),
        .I2(TRR_TBS_SIG[13]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I5(TRR_TBS_SIG[15]),
        .O(\TRR_TBS_i_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FSM_sequential_tbs_cs[0]_i_12 
       (.I0(TRR_TBS_SIG[8]),
        .I1(TRR_TBS_SIG[10]),
        .I2(TRR_TBS_SIG[11]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I5(TRR_TBS_SIG[9]),
        .O(\TRR_TBS_i_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    \FSM_sequential_tbs_cs[0]_i_13 
       (.I0(TRR_TBS_SIG[24]),
        .I1(TRR_TBS_SIG[27]),
        .I2(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I4(TRR_TBS_SIG[25]),
        .O(\TRR_TBS_i_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \FSM_sequential_tbs_cs[0]_i_14 
       (.I0(TRR_TBS_SIG[1]),
        .I1(TRR_TBS_SIG[3]),
        .I2(TRR_TBS_SIG[0]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I5(TRR_TBS_SIG[2]),
        .O(\FSM_sequential_tbs_cs[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \FSM_sequential_tbs_cs[0]_i_15 
       (.I0(TRR_TBS_SIG[6]),
        .I1(TRR_TBS_SIG[4]),
        .I2(TRR_TBS_SIG[5]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I5(TRR_TBS_SIG[7]),
        .O(\FSM_sequential_tbs_cs[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000001DFF1D00)) 
    \FSM_sequential_tbs_cs[0]_i_4 
       (.I0(\FSM_sequential_tbs_cs[0]_i_8_n_0 ),
        .I1(\FSM_sequential_tbs_cs[0]_i_2 [2]),
        .I2(\FSM_sequential_tbs_cs[0]_i_9_n_0 ),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [4]),
        .I4(\FSM_sequential_tbs_cs_reg[0]_i_10_n_0 ),
        .I5(\FSM_sequential_tbs_cs[0]_i_2 [3]),
        .O(\num_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hAACCFFF0AACC00F0)) 
    \FSM_sequential_tbs_cs[0]_i_7 
       (.I0(TRR_TBS_SIG[31]),
        .I1(TRR_TBS_SIG[29]),
        .I2(TRR_TBS_SIG[28]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I5(TRR_TBS_SIG[30]),
        .O(\TRR_TBS_i_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAACCF0FFAACCF000)) 
    \FSM_sequential_tbs_cs[0]_i_8 
       (.I0(TRR_TBS_SIG[19]),
        .I1(TRR_TBS_SIG[17]),
        .I2(TRR_TBS_SIG[18]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I5(TRR_TBS_SIG[16]),
        .O(\FSM_sequential_tbs_cs[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAF0CC00AAF0CC)) 
    \FSM_sequential_tbs_cs[0]_i_9 
       (.I0(TRR_TBS_SIG[22]),
        .I1(TRR_TBS_SIG[20]),
        .I2(TRR_TBS_SIG[21]),
        .I3(\FSM_sequential_tbs_cs[0]_i_2 [0]),
        .I4(\FSM_sequential_tbs_cs[0]_i_2 [1]),
        .I5(TRR_TBS_SIG[23]),
        .O(\FSM_sequential_tbs_cs[0]_i_9_n_0 ));
  MUXF7 \FSM_sequential_tbs_cs_reg[0]_i_10 
       (.I0(\FSM_sequential_tbs_cs[0]_i_14_n_0 ),
        .I1(\FSM_sequential_tbs_cs[0]_i_15_n_0 ),
        .O(\FSM_sequential_tbs_cs_reg[0]_i_10_n_0 ),
        .S(\FSM_sequential_tbs_cs[0]_i_2 [2]));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    IC_REG_ISR_TXCRS_I_i_10
       (.I0(D[17]),
        .I1(\TCR_i_reg[18]_0 ),
        .I2(IC_REG_ISR_TXCRS_I_i_17_0[18]),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[17]),
        .I4(\TCR_i_reg[17]_0 ),
        .I5(D[16]),
        .O(IC_REG_ISR_TXCRS_I_i_10_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXCRS_I_i_11
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[25]),
        .I1(\TCR_i_reg[25]_0 ),
        .I2(D[24]),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[26]),
        .I4(\TCR_i_reg[26]_0 ),
        .I5(D[25]),
        .O(IC_REG_ISR_TXCRS_I_i_11_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXCRS_I_i_12
       (.I0(D[9]),
        .I1(IC_REG_ISR_TXCRS_I_i_17_0[10]),
        .I2(\TCR_i_reg[10]_0 ),
        .I3(D[28]),
        .I4(\TCR_i_reg[29]_0 ),
        .I5(IC_REG_ISR_TXCRS_I_i_17_0[29]),
        .O(IC_REG_ISR_TXCRS_I_i_12_n_0));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    IC_REG_ISR_TXCRS_I_i_13
       (.I0(D[19]),
        .I1(\TCR_i_reg[20]_0 ),
        .I2(IC_REG_ISR_TXCRS_I_i_17_0[20]),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[19]),
        .I4(\TCR_i_reg[19]_0 ),
        .I5(D[18]),
        .O(IC_REG_ISR_TXCRS_I_i_13_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXCRS_I_i_14
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[23]),
        .I1(\TCR_i_reg[23]_0 ),
        .I2(D[22]),
        .I3(D[15]),
        .I4(\TCR_i_reg[16]_0 ),
        .I5(IC_REG_ISR_TXCRS_I_i_17_0[16]),
        .O(IC_REG_ISR_TXCRS_I_i_14_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXCRS_I_i_15
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[0]),
        .I1(\TCR_i_reg[0]_0 ),
        .I2(IC_REG_TRR_I),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[15]),
        .I4(\TCR_i_reg[15]_0 ),
        .I5(D[14]),
        .O(IC_REG_ISR_TXCRS_I_i_15_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXCRS_I_i_16
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[28]),
        .I1(\TCR_i_reg[28]_0 ),
        .I2(D[27]),
        .I3(D[23]),
        .I4(IC_REG_ISR_TXCRS_I_i_17_0[24]),
        .I5(\TCR_i_reg[24]_0 ),
        .O(IC_REG_ISR_TXCRS_I_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IC_REG_ISR_TXCRS_I_i_17
       (.I0(IC_REG_ISR_TXCRS_I_i_18_n_0),
        .I1(IC_REG_ISR_TXCRS_I_i_19_n_0),
        .I2(IC_REG_ISR_TXCRS_I_i_20_n_0),
        .I3(IC_REG_ISR_TXCRS_I_i_21_n_0),
        .O(IC_REG_ISR_TXCRS_I_i_17_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXCRS_I_i_18
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[12]),
        .I1(\TCR_i_reg[12]_0 ),
        .I2(D[11]),
        .I3(D[7]),
        .I4(\TCR_i_reg[8]_0 ),
        .I5(IC_REG_ISR_TXCRS_I_i_17_0[8]),
        .O(IC_REG_ISR_TXCRS_I_i_18_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXCRS_I_i_19
       (.I0(D[20]),
        .I1(IC_REG_ISR_TXCRS_I_i_17_0[21]),
        .I2(\TCR_i_reg[21]_0 ),
        .I3(D[21]),
        .I4(IC_REG_ISR_TXCRS_I_i_17_0[22]),
        .I5(\TCR_i_reg[22]_0 ),
        .O(IC_REG_ISR_TXCRS_I_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    IC_REG_ISR_TXCRS_I_i_2
       (.I0(IC_REG_ISR_TXCRS_I_i_3_n_0),
        .I1(IC_REG_ISR_TXCRS_I_i_4_n_0),
        .I2(IC_REG_ISR_TXCRS_I_i_5_n_0),
        .I3(IC_REG_ISR_TXCRS_I_i_6_n_0),
        .I4(IC_REG_ISR_TXCRS_I_i_7_n_0),
        .I5(IC_REG_ISR_TXCRS_I_i_8_n_0),
        .O(TXCRS_SET));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    IC_REG_ISR_TXCRS_I_i_20
       (.I0(D[5]),
        .I1(\TCR_i_reg[6]_0 ),
        .I2(IC_REG_ISR_TXCRS_I_i_17_0[6]),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[30]),
        .I4(\TCR_i_reg[30]_0 ),
        .I5(D[29]),
        .O(IC_REG_ISR_TXCRS_I_i_20_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXCRS_I_i_21
       (.I0(\TCR_i_reg[7]_0 ),
        .I1(IC_REG_ISR_TXCRS_I_i_17_0[7]),
        .I2(D[6]),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[31]),
        .I4(\TCR_i_reg[31]_0 ),
        .I5(D[30]),
        .O(IC_REG_ISR_TXCRS_I_i_21_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IC_REG_ISR_TXCRS_I_i_3
       (.I0(IC_REG_ISR_TXCRS_I_i_9_n_0),
        .I1(IC_REG_ISR_TXCRS_I_i_10_n_0),
        .I2(IC_REG_ISR_TXCRS_I_i_11_n_0),
        .I3(IC_REG_ISR_TXCRS_I_i_12_n_0),
        .O(IC_REG_ISR_TXCRS_I_i_3_n_0));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    IC_REG_ISR_TXCRS_I_i_4
       (.I0(D[12]),
        .I1(\TCR_i_reg[13]_0 ),
        .I2(IC_REG_ISR_TXCRS_I_i_17_0[13]),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[14]),
        .I4(\TCR_i_reg[14]_0 ),
        .I5(D[13]),
        .O(IC_REG_ISR_TXCRS_I_i_4_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXCRS_I_i_5
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[3]),
        .I1(\TCR_i_reg[3]_0 ),
        .I2(D[2]),
        .I3(D[1]),
        .I4(\TCR_i_reg[2]_0 ),
        .I5(IC_REG_ISR_TXCRS_I_i_17_0[2]),
        .O(IC_REG_ISR_TXCRS_I_i_5_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXCRS_I_i_6
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[9]),
        .I1(\TCR_i_reg[9]_0 ),
        .I2(D[8]),
        .I3(D[26]),
        .I4(\TCR_i_reg[27]_0 ),
        .I5(IC_REG_ISR_TXCRS_I_i_17_0[27]),
        .O(IC_REG_ISR_TXCRS_I_i_6_n_0));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    IC_REG_ISR_TXCRS_I_i_7
       (.I0(D[4]),
        .I1(\TCR_i_reg[5]_0 ),
        .I2(IC_REG_ISR_TXCRS_I_i_17_0[5]),
        .I3(IC_REG_ISR_TXCRS_I_i_17_0[11]),
        .I4(\TCR_i_reg[11]_0 ),
        .I5(D[10]),
        .O(IC_REG_ISR_TXCRS_I_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    IC_REG_ISR_TXCRS_I_i_8
       (.I0(IC_REG_ISR_TXCRS_I_i_13_n_0),
        .I1(IC_REG_ISR_TXCRS_I_i_14_n_0),
        .I2(IC_REG_ISR_TXCRS_I_i_15_n_0),
        .I3(IC_REG_ISR_TXCRS_I_i_16_n_0),
        .I4(IC_REG_ISR_TXCRS_I_i_17_n_0),
        .O(IC_REG_ISR_TXCRS_I_i_8_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXCRS_I_i_9
       (.I0(IC_REG_ISR_TXCRS_I_i_17_0[4]),
        .I1(\TCR_i_reg[4]_0 ),
        .I2(D[3]),
        .I3(D[0]),
        .I4(\TCR_i_reg[1]_0 ),
        .I5(IC_REG_ISR_TXCRS_I_i_17_0[1]),
        .O(IC_REG_ISR_TXCRS_I_i_9_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXTRS_I_i_10
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[6]),
        .I1(p_18_in477_in),
        .I2(D[5]),
        .I3(D[7]),
        .I4(p_24_in485_in),
        .I5(IC_REG_ISR_TXTRS_I_i_8_0[8]),
        .O(IC_REG_ISR_TXTRS_I_i_10_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXTRS_I_i_11
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[0]),
        .I1(\TRR_i_D1_reg_n_0_[0] ),
        .I2(IC_REG_TRR_I),
        .I3(D[21]),
        .I4(IC_REG_ISR_TXTRS_I_i_8_0[22]),
        .I5(p_66_in),
        .O(IC_REG_ISR_TXTRS_I_i_11_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXTRS_I_i_12
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[3]),
        .I1(p_9_in465_in),
        .I2(D[2]),
        .I3(IC_REG_ISR_TXTRS_I_i_8_0[15]),
        .I4(p_45_in509_in),
        .I5(D[14]),
        .O(IC_REG_ISR_TXTRS_I_i_12_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXTRS_I_i_13
       (.I0(D[10]),
        .I1(IC_REG_ISR_TXTRS_I_i_8_0[11]),
        .I2(p_33_in497_in),
        .I3(D[23]),
        .I4(p_72_in),
        .I5(IC_REG_ISR_TXTRS_I_i_8_0[24]),
        .O(IC_REG_ISR_TXTRS_I_i_13_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXTRS_I_i_14
       (.I0(D[9]),
        .I1(IC_REG_ISR_TXTRS_I_i_8_0[10]),
        .I2(p_30_in493_in),
        .I3(D[28]),
        .I4(p_87_in),
        .I5(IC_REG_ISR_TXTRS_I_i_8_0[29]),
        .O(IC_REG_ISR_TXTRS_I_i_14_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXTRS_I_i_15
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[23]),
        .I1(p_69_in),
        .I2(D[22]),
        .I3(IC_REG_ISR_TXTRS_I_i_8_0[30]),
        .I4(p_90_in),
        .I5(D[29]),
        .O(IC_REG_ISR_TXTRS_I_i_15_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXTRS_I_i_16
       (.I0(D[17]),
        .I1(IC_REG_ISR_TXTRS_I_i_8_0[18]),
        .I2(p_54_in),
        .I3(D[30]),
        .I4(\TRR_i_D1_reg_n_0_[31] ),
        .I5(IC_REG_ISR_TXTRS_I_i_8_0[31]),
        .O(IC_REG_ISR_TXTRS_I_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IC_REG_ISR_TXTRS_I_i_17
       (.I0(IC_REG_ISR_TXTRS_I_i_18_n_0),
        .I1(IC_REG_ISR_TXTRS_I_i_19_n_0),
        .I2(IC_REG_ISR_TXTRS_I_i_20_n_0),
        .I3(IC_REG_ISR_TXTRS_I_i_21_n_0),
        .O(IC_REG_ISR_TXTRS_I_i_17_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXTRS_I_i_18
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[9]),
        .I1(p_27_in489_in),
        .I2(D[8]),
        .I3(IC_REG_ISR_TXTRS_I_i_8_0[14]),
        .I4(p_42_in),
        .I5(D[13]),
        .O(IC_REG_ISR_TXTRS_I_i_18_n_0));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    IC_REG_ISR_TXTRS_I_i_19
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[28]),
        .I1(p_84_in),
        .I2(D[27]),
        .I3(D[25]),
        .I4(IC_REG_ISR_TXTRS_I_i_8_0[26]),
        .I5(p_78_in),
        .O(IC_REG_ISR_TXTRS_I_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    IC_REG_ISR_TXTRS_I_i_2
       (.I0(IC_REG_ISR_TXTRS_I_i_3_n_0),
        .I1(IC_REG_ISR_TXTRS_I_i_4_n_0),
        .I2(IC_REG_ISR_TXTRS_I_i_5_n_0),
        .I3(IC_REG_ISR_TXTRS_I_i_6_n_0),
        .I4(IC_REG_ISR_TXTRS_I_i_7_n_0),
        .I5(IC_REG_ISR_TXTRS_I_i_8_n_0),
        .O(TXTRS_SET));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    IC_REG_ISR_TXTRS_I_i_20
       (.I0(D[0]),
        .I1(IC_REG_ISR_TXTRS_I_i_8_0[1]),
        .I2(p_3_in457_in),
        .I3(IC_REG_ISR_TXTRS_I_i_8_0[12]),
        .I4(p_36_in),
        .I5(D[11]),
        .O(IC_REG_ISR_TXTRS_I_i_20_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXTRS_I_i_21
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[7]),
        .I1(p_21_in481_in),
        .I2(D[6]),
        .I3(IC_REG_ISR_TXTRS_I_i_8_0[19]),
        .I4(p_57_in),
        .I5(D[18]),
        .O(IC_REG_ISR_TXTRS_I_i_21_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IC_REG_ISR_TXTRS_I_i_3
       (.I0(IC_REG_ISR_TXTRS_I_i_9_n_0),
        .I1(IC_REG_ISR_TXTRS_I_i_10_n_0),
        .I2(IC_REG_ISR_TXTRS_I_i_11_n_0),
        .I3(IC_REG_ISR_TXTRS_I_i_12_n_0),
        .O(IC_REG_ISR_TXTRS_I_i_3_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXTRS_I_i_4
       (.I0(D[3]),
        .I1(p_12_in469_in),
        .I2(IC_REG_ISR_TXTRS_I_i_8_0[4]),
        .I3(D[26]),
        .I4(p_81_in),
        .I5(IC_REG_ISR_TXTRS_I_i_8_0[27]),
        .O(IC_REG_ISR_TXTRS_I_i_4_n_0));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    IC_REG_ISR_TXTRS_I_i_5
       (.I0(IC_REG_ISR_TXTRS_I_i_8_0[2]),
        .I1(p_6_in461_in),
        .I2(D[1]),
        .I3(IC_REG_ISR_TXTRS_I_i_8_0[20]),
        .I4(p_60_in),
        .I5(D[19]),
        .O(IC_REG_ISR_TXTRS_I_i_5_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXTRS_I_i_6
       (.I0(D[4]),
        .I1(IC_REG_ISR_TXTRS_I_i_8_0[5]),
        .I2(p_15_in473_in),
        .I3(D[15]),
        .I4(IC_REG_ISR_TXTRS_I_i_8_0[16]),
        .I5(p_48_in),
        .O(IC_REG_ISR_TXTRS_I_i_6_n_0));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    IC_REG_ISR_TXTRS_I_i_7
       (.I0(D[12]),
        .I1(IC_REG_ISR_TXTRS_I_i_8_0[13]),
        .I2(p_39_in503_in),
        .I3(IC_REG_ISR_TXTRS_I_i_8_0[25]),
        .I4(p_75_in),
        .I5(D[24]),
        .O(IC_REG_ISR_TXTRS_I_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    IC_REG_ISR_TXTRS_I_i_8
       (.I0(IC_REG_ISR_TXTRS_I_i_13_n_0),
        .I1(IC_REG_ISR_TXTRS_I_i_14_n_0),
        .I2(IC_REG_ISR_TXTRS_I_i_15_n_0),
        .I3(IC_REG_ISR_TXTRS_I_i_16_n_0),
        .I4(IC_REG_ISR_TXTRS_I_i_17_n_0),
        .O(IC_REG_ISR_TXTRS_I_i_8_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    IC_REG_ISR_TXTRS_I_i_9
       (.I0(D[20]),
        .I1(p_63_in),
        .I2(IC_REG_ISR_TXTRS_I_i_8_0[21]),
        .I3(D[16]),
        .I4(IC_REG_ISR_TXTRS_I_i_8_0[17]),
        .I5(p_51_in),
        .O(IC_REG_ISR_TXTRS_I_i_9_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \RD_DATA_RET[31]_i_8 
       (.I0(IC_REG_TRR_I),
        .I1(\RD_DATA_RET[31]_i_4 ),
        .I2(Q),
        .I3(\RD_DATA_RET[31]_i_4_0 ),
        .O(\TRR_i_reg[0]_0 ));
  FDRE TBS_RUNNING_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(TBS_RUNNING_D1_reg_0),
        .Q(TBS_RUNNING_D1),
        .R(\TRR_i_D1_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(IC_REG_TRR_I),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[0]_0 ),
        .O(\TCR_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[9]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[10]_0 ),
        .O(\TCR_i[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[10]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[11]_0 ),
        .O(\TCR_i[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[11]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[12]_0 ),
        .O(\TCR_i[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[12]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[13]_0 ),
        .O(\TCR_i[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22202020)) 
    \TCR_i[14]_i_1 
       (.I0(D[13]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(\TCR_i_reg[14]_0 ),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(s_axi_wdata[14]),
        .O(\TCR_i[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[14]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[15]_0 ),
        .O(\TCR_i[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22202020)) 
    \TCR_i[16]_i_1 
       (.I0(D[15]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(\TCR_i_reg[16]_0 ),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(s_axi_wdata[16]),
        .O(\TCR_i[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[16]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[17]_0 ),
        .O(\TCR_i[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[17]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[18]_0 ),
        .O(\TCR_i[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[18]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[19]_0 ),
        .O(\TCR_i[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[0]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[1]_0 ),
        .O(\TCR_i[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[19]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[20]_0 ),
        .O(\TCR_i[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[20]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[21]_0 ),
        .O(\TCR_i[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[21]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[22]_0 ),
        .O(\TCR_i[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[22]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[23]_0 ),
        .O(\TCR_i[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[23]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[24]_0 ),
        .O(\TCR_i[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[24]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[25]_0 ),
        .O(\TCR_i[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[25]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[26]_0 ),
        .O(\TCR_i[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[26]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[27]_0 ),
        .O(\TCR_i[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[27]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[28]_0 ),
        .O(\TCR_i[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[28]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[29]_0 ),
        .O(\TCR_i[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[1]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[2]_0 ),
        .O(\TCR_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[29]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[30]_0 ),
        .O(\TCR_i[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[31]_i_1 
       (.I0(s_axi_wdata[31]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[30]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[31]_0 ),
        .O(\TCR_i[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[2]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[3]_0 ),
        .O(\TCR_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[3]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[4]_0 ),
        .O(\TCR_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[4]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[5]_0 ),
        .O(\TCR_i[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[5]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[6]_0 ),
        .O(\TCR_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[6]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[7]_0 ),
        .O(\TCR_i[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[7]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[8]_0 ),
        .O(\TCR_i[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30302000)) 
    \TCR_i[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(\TRR_i_D1_reg[0]_0 ),
        .I2(D[8]),
        .I3(\TCR_i_reg[0]_1 ),
        .I4(\TCR_i_reg[9]_0 ),
        .O(\TCR_i[9]_i_1_n_0 ));
  FDRE \TCR_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[0]_i_1_n_0 ),
        .Q(\TCR_i_reg[0]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[10]_i_1_n_0 ),
        .Q(\TCR_i_reg[10]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[11]_i_1_n_0 ),
        .Q(\TCR_i_reg[11]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[12]_i_1_n_0 ),
        .Q(\TCR_i_reg[12]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[13]_i_1_n_0 ),
        .Q(\TCR_i_reg[13]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[14]_i_1_n_0 ),
        .Q(\TCR_i_reg[14]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[15]_i_1_n_0 ),
        .Q(\TCR_i_reg[15]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[16]_i_1_n_0 ),
        .Q(\TCR_i_reg[16]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[17]_i_1_n_0 ),
        .Q(\TCR_i_reg[17]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[18]_i_1_n_0 ),
        .Q(\TCR_i_reg[18]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[19]_i_1_n_0 ),
        .Q(\TCR_i_reg[19]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[1]_i_1_n_0 ),
        .Q(\TCR_i_reg[1]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[20]_i_1_n_0 ),
        .Q(\TCR_i_reg[20]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[21]_i_1_n_0 ),
        .Q(\TCR_i_reg[21]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[22]_i_1_n_0 ),
        .Q(\TCR_i_reg[22]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[23]_i_1_n_0 ),
        .Q(\TCR_i_reg[23]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[24]_i_1_n_0 ),
        .Q(\TCR_i_reg[24]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[25]_i_1_n_0 ),
        .Q(\TCR_i_reg[25]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[26]_i_1_n_0 ),
        .Q(\TCR_i_reg[26]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[27]_i_1_n_0 ),
        .Q(\TCR_i_reg[27]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[28]_i_1_n_0 ),
        .Q(\TCR_i_reg[28]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[29]_i_1_n_0 ),
        .Q(\TCR_i_reg[29]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[2]_i_1_n_0 ),
        .Q(\TCR_i_reg[2]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[30]_i_1_n_0 ),
        .Q(\TCR_i_reg[30]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[31]_i_1_n_0 ),
        .Q(\TCR_i_reg[31]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[3]_i_1_n_0 ),
        .Q(\TCR_i_reg[3]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[4]_i_1_n_0 ),
        .Q(\TCR_i_reg[4]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[5]_i_1_n_0 ),
        .Q(\TCR_i_reg[5]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[6]_i_1_n_0 ),
        .Q(\TCR_i_reg[6]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[7]_i_1_n_0 ),
        .Q(\TCR_i_reg[7]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[8]_i_1_n_0 ),
        .Q(\TCR_i_reg[8]_0 ),
        .R(1'b0));
  FDRE \TCR_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TCR_i[9]_i_1_n_0 ),
        .Q(\TCR_i_reg[9]_0 ),
        .R(1'b0));
  FDRE TRR_REG_WRITE_PULSE_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(TRR_REG_WRITE_PULSE0),
        .Q(TRR_REG_WRITE_PULSE_reg_0),
        .R(\TRR_i_D1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[0]_i_1 
       (.I0(IC_REG_TRR_I),
        .I1(\TRR_TBS_i_reg[0]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[10]_i_1 
       (.I0(D[9]),
        .I1(\TRR_TBS_i_reg[10]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0203_out));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[11]_i_1 
       (.I0(D[10]),
        .I1(\TRR_TBS_i_reg[11]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[12]_i_1 
       (.I0(D[11]),
        .I1(\TRR_TBS_i_reg[12]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0213_out));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[13]_i_1 
       (.I0(D[12]),
        .I1(\TRR_TBS_i_reg[13]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0218_out));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[14]_i_1 
       (.I0(D[13]),
        .I1(\TRR_TBS_i_reg[14]_1 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0223_out));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[15]_i_1 
       (.I0(D[14]),
        .I1(\TRR_TBS_i_reg[15]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[16]_i_1 
       (.I0(D[15]),
        .I1(\TRR_TBS_i_reg[16]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[17]_i_1 
       (.I0(D[16]),
        .I1(\TRR_TBS_i_reg[17]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[18]_i_1 
       (.I0(D[17]),
        .I1(\TRR_TBS_i_reg[18]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[19]_i_1 
       (.I0(D[18]),
        .I1(\TRR_TBS_i_reg[19]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[1]_i_1 
       (.I0(D[0]),
        .I1(\TRR_TBS_i_reg[1]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0158_out));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[20]_i_1 
       (.I0(D[19]),
        .I1(\TRR_TBS_i_reg[20]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[21]_i_1 
       (.I0(D[20]),
        .I1(\TRR_TBS_i_reg[21]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[22]_i_1 
       (.I0(D[21]),
        .I1(\TRR_TBS_i_reg[22]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[23]_i_1 
       (.I0(D[22]),
        .I1(\TRR_TBS_i_reg[23]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[24]_i_1 
       (.I0(D[23]),
        .I1(\TRR_TBS_i_reg[24]_1 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[25]_i_1 
       (.I0(D[24]),
        .I1(\TRR_TBS_i_reg[25]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[26]_i_1 
       (.I0(D[25]),
        .I1(\TRR_TBS_i_reg[26]_1 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[27]_i_1 
       (.I0(D[26]),
        .I1(\TRR_TBS_i_reg[27]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[28]_i_1 
       (.I0(D[27]),
        .I1(\TRR_TBS_i_reg[28]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[29]_i_1 
       (.I0(D[28]),
        .I1(\TRR_TBS_i_reg[29]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[2]_i_1 
       (.I0(D[1]),
        .I1(\TRR_TBS_i_reg[2]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0163_out));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[30]_i_1 
       (.I0(D[29]),
        .I1(\TRR_TBS_i_reg[30]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[31]_i_2 
       (.I0(D[30]),
        .I1(\TRR_TBS_i_reg[31]_1 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(\TRR_TBS_i[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[3]_i_1 
       (.I0(D[2]),
        .I1(\TRR_TBS_i_reg[3]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[4]_i_1 
       (.I0(D[3]),
        .I1(\TRR_TBS_i_reg[4]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0173_out));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[5]_i_1 
       (.I0(D[4]),
        .I1(\TRR_TBS_i_reg[5]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0178_out));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[6]_i_1 
       (.I0(D[5]),
        .I1(\TRR_TBS_i_reg[6]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0183_out));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[7]_i_1 
       (.I0(D[6]),
        .I1(\TRR_TBS_i_reg[7]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[8]_i_1 
       (.I0(D[7]),
        .I1(\TRR_TBS_i_reg[8]_1 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0193_out));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \TRR_TBS_i[9]_i_1 
       (.I0(D[8]),
        .I1(\TRR_TBS_i_reg[9]_0 ),
        .I2(\TRR_TBS_i_reg[31]_2 ),
        .O(TRR_TBS_i0198_out));
  FDRE \TRR_TBS_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0),
        .Q(TRR_TBS_SIG[0]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0203_out),
        .Q(TRR_TBS_SIG[10]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0208_out),
        .Q(TRR_TBS_SIG[11]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0213_out),
        .Q(TRR_TBS_SIG[12]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0218_out),
        .Q(TRR_TBS_SIG[13]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0223_out),
        .Q(TRR_TBS_SIG[14]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[15]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[15]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[16]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[16]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[17]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[17]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[18]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[18]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[19]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[19]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0158_out),
        .Q(TRR_TBS_SIG[1]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[20]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[20]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[21]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[21]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[22]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[22]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[23]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[23]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[24]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[24]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[25]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[25]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[26]_i_1_n_0 ),
        .Q(\TRR_TBS_i_reg[26]_0 ),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[27]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[27]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[28]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[28]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[29]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[29]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0163_out),
        .Q(TRR_TBS_SIG[2]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[30]_i_1_n_0 ),
        .Q(TRR_TBS_SIG[30]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\TRR_TBS_i[31]_i_2_n_0 ),
        .Q(TRR_TBS_SIG[31]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0168_out),
        .Q(TRR_TBS_SIG[3]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0173_out),
        .Q(TRR_TBS_SIG[4]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0178_out),
        .Q(TRR_TBS_SIG[5]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0183_out),
        .Q(TRR_TBS_SIG[6]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0188_out),
        .Q(TRR_TBS_SIG[7]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0193_out),
        .Q(TRR_TBS_SIG[8]),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_TBS_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(TRR_TBS_i0198_out),
        .Q(TRR_TBS_SIG[9]),
        .R(\TRR_i_D1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\TRR_i_reg[0]_2 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[0]_3 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(IC_REG_TRR_I),
        .O(\TRR_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(\TRR_i_reg[11]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[11]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[10]),
        .O(\TRR_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(\TRR_i_reg[13]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[13]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[12]),
        .O(\TRR_i[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(\TRR_i_reg[15]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[15]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[14]),
        .O(\TRR_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[16]_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(\TRR_i_reg[16]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[16]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[15]),
        .O(\TRR_i[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(\TRR_i_reg[17]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[17]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[16]),
        .O(\TRR_i[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(\TRR_i_reg[20]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[20]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[19]),
        .O(\TRR_i[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(\TRR_i_reg[21]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[21]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[20]),
        .O(\TRR_i[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(\TRR_i_reg[22]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[22]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[21]),
        .O(\TRR_i[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(\TRR_i_reg[24]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[24]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[23]),
        .O(\TRR_i[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(\TRR_i_reg[27]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[27]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[26]),
        .O(\TRR_i[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\TRR_i_reg[2]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[2]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[1]),
        .O(\TRR_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(\TRR_i_reg[3]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[3]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[2]),
        .O(\TRR_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(\TRR_i_reg[4]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[4]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[3]),
        .O(\TRR_i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\TRR_i_reg[5]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[5]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[4]),
        .O(\TRR_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\TRR_i_reg[6]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[6]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[5]),
        .O(\TRR_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\TRR_i_reg[7]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[7]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[6]),
        .O(\TRR_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000300030A0A0000)) 
    \TRR_i[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(\TRR_i_reg[9]_0 ),
        .I2(\TRR_i_reg[0]_1 ),
        .I3(\TRR_i_reg[9]_1 ),
        .I4(TRR_REG_WRITE_PULSE0),
        .I5(D[8]),
        .O(\TRR_i[9]_i_1_n_0 ));
  FDRE \TRR_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_REG_TRR_I),
        .Q(\TRR_i_D1_reg_n_0_[0] ),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(p_30_in493_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(p_33_in497_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(p_36_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(p_39_in503_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(p_42_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(p_45_in509_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(p_48_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(p_51_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(p_54_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(p_57_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(p_3_in457_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(p_60_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_63_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_66_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_69_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_72_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(p_75_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(p_78_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(p_81_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(p_84_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(p_87_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(p_6_in461_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(p_90_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\TRR_i_D1_reg_n_0_[31] ),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(p_9_in465_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(p_12_in469_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(p_15_in473_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(p_18_in477_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(p_21_in481_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(p_24_in485_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_D1_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(p_27_in489_in),
        .R(\TRR_i_D1_reg[0]_0 ));
  FDRE \TRR_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[0]_i_1_n_0 ),
        .Q(IC_REG_TRR_I),
        .R(1'b0));
  FDRE \TRR_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[10]_0 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \TRR_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[11]_i_1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \TRR_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[12]_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \TRR_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[13]_i_1_n_0 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \TRR_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[14]_0 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \TRR_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[15]_i_1_n_0 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \TRR_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[16]_i_1_n_0 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \TRR_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[17]_i_1_n_0 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \TRR_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[18]_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \TRR_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[19]_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \TRR_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[1]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \TRR_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[20]_i_1_n_0 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \TRR_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[21]_i_1_n_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \TRR_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[22]_i_1_n_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \TRR_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[23]_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \TRR_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[24]_i_1_n_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \TRR_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[25]_0 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \TRR_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[26]_0 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \TRR_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[27]_i_1_n_0 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \TRR_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[28]_0 ),
        .Q(D[27]),
        .R(1'b0));
  FDRE \TRR_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[29]_0 ),
        .Q(D[28]),
        .R(1'b0));
  FDRE \TRR_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[2]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \TRR_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[30]_0 ),
        .Q(D[29]),
        .R(1'b0));
  FDRE \TRR_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[31]_0 ),
        .Q(D[30]),
        .R(1'b0));
  FDRE \TRR_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[3]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \TRR_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[4]_i_1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \TRR_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[5]_i_1_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \TRR_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[6]_i_1_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \TRR_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[7]_i_1_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \TRR_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i_reg[8]_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \TRR_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TRR_i[9]_i_1_n_0 ),
        .Q(D[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \num_reg[4]_i_10 
       (.I0(TRR_TBS_SIG[24]),
        .I1(TRR_TBS_SIG[7]),
        .I2(TRR_TBS_SIG[29]),
        .I3(TRR_TBS_SIG[16]),
        .I4(\num_reg[4]_i_14_n_0 ),
        .O(\num_reg[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \num_reg[4]_i_11 
       (.I0(TRR_TBS_SIG[10]),
        .I1(TRR_TBS_SIG[18]),
        .I2(TRR_TBS_SIG[12]),
        .I3(TRR_TBS_SIG[22]),
        .O(\num_reg[4]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \num_reg[4]_i_12 
       (.I0(TRR_TBS_SIG[11]),
        .I1(TRR_TBS_SIG[15]),
        .I2(TRR_TBS_SIG[0]),
        .I3(TRR_TBS_SIG[2]),
        .O(\num_reg[4]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \num_reg[4]_i_13 
       (.I0(TRR_TBS_SIG[1]),
        .I1(TRR_TBS_SIG[30]),
        .I2(TRR_TBS_SIG[3]),
        .I3(TRR_TBS_SIG[19]),
        .O(\num_reg[4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \num_reg[4]_i_14 
       (.I0(TRR_TBS_SIG[6]),
        .I1(TRR_TBS_SIG[17]),
        .I2(TRR_TBS_SIG[8]),
        .I3(TRR_TBS_SIG[23]),
        .O(\num_reg[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \num_reg[4]_i_4 
       (.I0(trigger_next_round_d1),
        .I1(\num_reg[4]_i_7_n_0 ),
        .I2(\num_reg[4]_i_8_n_0 ),
        .I3(\num_reg[4]_i_9_n_0 ),
        .I4(\num_reg[4]_i_10_n_0 ),
        .O(trigger_next_round_d1_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \num_reg[4]_i_7 
       (.I0(TRR_TBS_SIG[31]),
        .I1(TRR_TBS_SIG[4]),
        .I2(TRR_TBS_SIG[28]),
        .I3(TRR_TBS_SIG[13]),
        .I4(\num_reg[4]_i_11_n_0 ),
        .O(\num_reg[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \num_reg[4]_i_8 
       (.I0(TRR_TBS_SIG[27]),
        .I1(TRR_TBS_SIG[21]),
        .I2(\TRR_TBS_i_reg[26]_0 ),
        .I3(TRR_TBS_SIG[25]),
        .I4(\num_reg[4]_i_12_n_0 ),
        .O(\num_reg[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \num_reg[4]_i_9 
       (.I0(TRR_TBS_SIG[20]),
        .I1(TRR_TBS_SIG[5]),
        .I2(TRR_TBS_SIG[14]),
        .I3(TRR_TBS_SIG[9]),
        .I4(\num_reg[4]_i_13_n_0 ),
        .O(\num_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0053F0530F53FF53)) 
    trig_pulse_2_i_10
       (.I0(\TCR_i_reg[6]_0 ),
        .I1(\TCR_i_reg[4]_0 ),
        .I2(trig_pulse_2_i_4[1]),
        .I3(trig_pulse_2_i_4[0]),
        .I4(\TCR_i_reg[7]_0 ),
        .I5(\TCR_i_reg[5]_0 ),
        .O(\TCR_i_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0053F0530F53FF53)) 
    trig_pulse_2_i_15
       (.I0(\TCR_i_reg[22]_0 ),
        .I1(\TCR_i_reg[20]_0 ),
        .I2(trig_pulse_2_i_4[1]),
        .I3(trig_pulse_2_i_4[0]),
        .I4(\TCR_i_reg[23]_0 ),
        .I5(\TCR_i_reg[21]_0 ),
        .O(\TCR_i_reg[22]_1 ));
  LUT6 #(
    .INIT(64'h30503F50305F3F5F)) 
    winning_or_locked_index_cancel_req_i_13
       (.I0(\TCR_i_reg[5]_0 ),
        .I1(\TCR_i_reg[7]_0 ),
        .I2(winning_or_locked_index_cancel_req_i_3[0]),
        .I3(winning_or_locked_index_cancel_req_i_3[1]),
        .I4(\TCR_i_reg[6]_0 ),
        .I5(\TCR_i_reg[4]_0 ),
        .O(\TCR_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h30503F50305F3F5F)) 
    winning_or_locked_index_cancel_req_i_9
       (.I0(\TCR_i_reg[21]_0 ),
        .I1(\TCR_i_reg[23]_0 ),
        .I2(winning_or_locked_index_cancel_req_i_3[0]),
        .I3(winning_or_locked_index_cancel_req_i_3[1]),
        .I4(\TCR_i_reg[22]_0 ),
        .I5(\TCR_i_reg[20]_0 ),
        .O(\TCR_i_reg[21]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_wrh
   (CANCEL_CONFIRMED_OL_D1_SIG_reg_0,
    trig_pulse_2,
    BUFFER_LOCKED_D1,
    trig_pulse_1,
    index_valid_d4,
    src_in,
    winning_or_locked_index_cancel_req_reg_0,
    Q,
    \exclude_winning_or_locked_req_reg[31]_0 ,
    \exclude_winning_or_locked_req_reg[30]_0 ,
    \exclude_winning_or_locked_req_reg[29]_0 ,
    \exclude_winning_or_locked_req_reg[28]_0 ,
    \exclude_winning_or_locked_req_reg[27]_0 ,
    \exclude_winning_or_locked_req_reg[26]_0 ,
    \exclude_winning_or_locked_req_reg[25]_0 ,
    \exclude_winning_or_locked_req_reg[24]_0 ,
    \exclude_winning_or_locked_req_reg[23]_0 ,
    \exclude_winning_or_locked_req_reg[22]_0 ,
    \exclude_winning_or_locked_req_reg[21]_0 ,
    \exclude_winning_or_locked_req_reg[20]_0 ,
    \exclude_winning_or_locked_req_reg[19]_0 ,
    \exclude_winning_or_locked_req_reg[18]_0 ,
    \exclude_winning_or_locked_req_reg[17]_0 ,
    \exclude_winning_or_locked_req_reg[16]_0 ,
    \exclude_winning_or_locked_req_reg[15]_0 ,
    \exclude_winning_or_locked_req_reg[14]_0 ,
    \exclude_winning_or_locked_req_reg[13]_0 ,
    \exclude_winning_or_locked_req_reg[12]_0 ,
    \exclude_winning_or_locked_req_reg[11]_0 ,
    \exclude_winning_or_locked_req_reg[10]_0 ,
    \exclude_winning_or_locked_req_reg[9]_0 ,
    \exclude_winning_or_locked_req_reg[8]_0 ,
    \exclude_winning_or_locked_req_reg[7]_0 ,
    \exclude_winning_or_locked_req_reg[6]_0 ,
    \exclude_winning_or_locked_req_reg[5]_0 ,
    \exclude_winning_or_locked_req_reg[4]_0 ,
    \exclude_winning_or_locked_req_reg[3]_0 ,
    \exclude_winning_or_locked_req_reg[2]_0 ,
    \exclude_winning_or_locked_req_reg[1]_0 ,
    \exclude_winning_or_locked_req_reg[0]_0 ,
    \LOCKED_ID_LOC_I_reg[9]_0 ,
    winning_or_locked_index_cancel_req_reg_1,
    out,
    s_axi_aclk,
    trig_pulse_20,
    BUFFER_LOCKED_D1_reg_0,
    trig_pulse_10,
    index_valid_d1_reg_0,
    BUFFER_IS_READY0,
    winning_or_locked_index_cancel_req_reg_2,
    \exclude_winning_or_locked_req_reg[0]_1 ,
    winning_or_locked_index_cancel_req_reg_3,
    winning_or_locked_index_cancel_req_reg_4,
    IC_REG_TCR_I,
    \exclude_winning_or_locked_req_reg[31]_1 ,
    \LOCKED_BUFFER_INDEX_I_reg[4]_0 ,
    \exclude_winning_or_locked_req_reg[15]_1 ,
    D);
  output CANCEL_CONFIRMED_OL_D1_SIG_reg_0;
  output trig_pulse_2;
  output BUFFER_LOCKED_D1;
  output trig_pulse_1;
  output index_valid_d4;
  output src_in;
  output winning_or_locked_index_cancel_req_reg_0;
  output [1:0]Q;
  output \exclude_winning_or_locked_req_reg[31]_0 ;
  output \exclude_winning_or_locked_req_reg[30]_0 ;
  output \exclude_winning_or_locked_req_reg[29]_0 ;
  output \exclude_winning_or_locked_req_reg[28]_0 ;
  output \exclude_winning_or_locked_req_reg[27]_0 ;
  output \exclude_winning_or_locked_req_reg[26]_0 ;
  output \exclude_winning_or_locked_req_reg[25]_0 ;
  output \exclude_winning_or_locked_req_reg[24]_0 ;
  output \exclude_winning_or_locked_req_reg[23]_0 ;
  output \exclude_winning_or_locked_req_reg[22]_0 ;
  output \exclude_winning_or_locked_req_reg[21]_0 ;
  output \exclude_winning_or_locked_req_reg[20]_0 ;
  output \exclude_winning_or_locked_req_reg[19]_0 ;
  output \exclude_winning_or_locked_req_reg[18]_0 ;
  output \exclude_winning_or_locked_req_reg[17]_0 ;
  output \exclude_winning_or_locked_req_reg[16]_0 ;
  output \exclude_winning_or_locked_req_reg[15]_0 ;
  output \exclude_winning_or_locked_req_reg[14]_0 ;
  output \exclude_winning_or_locked_req_reg[13]_0 ;
  output \exclude_winning_or_locked_req_reg[12]_0 ;
  output \exclude_winning_or_locked_req_reg[11]_0 ;
  output \exclude_winning_or_locked_req_reg[10]_0 ;
  output \exclude_winning_or_locked_req_reg[9]_0 ;
  output \exclude_winning_or_locked_req_reg[8]_0 ;
  output \exclude_winning_or_locked_req_reg[7]_0 ;
  output \exclude_winning_or_locked_req_reg[6]_0 ;
  output \exclude_winning_or_locked_req_reg[5]_0 ;
  output \exclude_winning_or_locked_req_reg[4]_0 ;
  output \exclude_winning_or_locked_req_reg[3]_0 ;
  output \exclude_winning_or_locked_req_reg[2]_0 ;
  output \exclude_winning_or_locked_req_reg[1]_0 ;
  output \exclude_winning_or_locked_req_reg[0]_0 ;
  output [8:0]\LOCKED_ID_LOC_I_reg[9]_0 ;
  input winning_or_locked_index_cancel_req_reg_1;
  input out;
  input s_axi_aclk;
  input trig_pulse_20;
  input BUFFER_LOCKED_D1_reg_0;
  input trig_pulse_10;
  input index_valid_d1_reg_0;
  input BUFFER_IS_READY0;
  input winning_or_locked_index_cancel_req_reg_2;
  input \exclude_winning_or_locked_req_reg[0]_1 ;
  input winning_or_locked_index_cancel_req_reg_3;
  input winning_or_locked_index_cancel_req_reg_4;
  input [23:0]IC_REG_TCR_I;
  input \exclude_winning_or_locked_req_reg[31]_1 ;
  input [4:0]\LOCKED_BUFFER_INDEX_I_reg[4]_0 ;
  input \exclude_winning_or_locked_req_reg[15]_1 ;
  input [8:0]D;

  wire BUFFER_IS_READY0;
  wire BUFFER_LOCKED_D1;
  wire BUFFER_LOCKED_D1_reg_0;
  wire CANCEL_CONFIRMED_OL_D1_SIG_reg_0;
  wire [8:0]D;
  wire [23:0]IC_REG_TCR_I;
  wire [4:0]\LOCKED_BUFFER_INDEX_I_reg[4]_0 ;
  wire \LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ;
  wire \LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ;
  wire \LOCKED_BUFFER_INDEX_I_reg_n_0_[4] ;
  wire \LOCKED_ID_LOC_I[9]_i_1_n_0 ;
  wire [8:0]\LOCKED_ID_LOC_I_reg[9]_0 ;
  wire [1:0]Q;
  wire \exclude_winning_or_locked_req[0]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[10]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[11]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[12]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[13]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[14]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[15]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[16]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[17]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[18]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[19]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[1]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[20]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[21]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[22]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[23]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[24]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[25]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[26]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[27]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[28]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[29]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[2]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[30]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[31]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[31]_i_2_n_0 ;
  wire \exclude_winning_or_locked_req[3]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[4]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[5]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[6]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[7]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[8]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req[9]_i_1_n_0 ;
  wire \exclude_winning_or_locked_req_reg[0]_0 ;
  wire \exclude_winning_or_locked_req_reg[0]_1 ;
  wire \exclude_winning_or_locked_req_reg[10]_0 ;
  wire \exclude_winning_or_locked_req_reg[11]_0 ;
  wire \exclude_winning_or_locked_req_reg[12]_0 ;
  wire \exclude_winning_or_locked_req_reg[13]_0 ;
  wire \exclude_winning_or_locked_req_reg[14]_0 ;
  wire \exclude_winning_or_locked_req_reg[15]_0 ;
  wire \exclude_winning_or_locked_req_reg[15]_1 ;
  wire \exclude_winning_or_locked_req_reg[16]_0 ;
  wire \exclude_winning_or_locked_req_reg[17]_0 ;
  wire \exclude_winning_or_locked_req_reg[18]_0 ;
  wire \exclude_winning_or_locked_req_reg[19]_0 ;
  wire \exclude_winning_or_locked_req_reg[1]_0 ;
  wire \exclude_winning_or_locked_req_reg[20]_0 ;
  wire \exclude_winning_or_locked_req_reg[21]_0 ;
  wire \exclude_winning_or_locked_req_reg[22]_0 ;
  wire \exclude_winning_or_locked_req_reg[23]_0 ;
  wire \exclude_winning_or_locked_req_reg[24]_0 ;
  wire \exclude_winning_or_locked_req_reg[25]_0 ;
  wire \exclude_winning_or_locked_req_reg[26]_0 ;
  wire \exclude_winning_or_locked_req_reg[27]_0 ;
  wire \exclude_winning_or_locked_req_reg[28]_0 ;
  wire \exclude_winning_or_locked_req_reg[29]_0 ;
  wire \exclude_winning_or_locked_req_reg[2]_0 ;
  wire \exclude_winning_or_locked_req_reg[30]_0 ;
  wire \exclude_winning_or_locked_req_reg[31]_0 ;
  wire \exclude_winning_or_locked_req_reg[31]_1 ;
  wire \exclude_winning_or_locked_req_reg[3]_0 ;
  wire \exclude_winning_or_locked_req_reg[4]_0 ;
  wire \exclude_winning_or_locked_req_reg[5]_0 ;
  wire \exclude_winning_or_locked_req_reg[6]_0 ;
  wire \exclude_winning_or_locked_req_reg[7]_0 ;
  wire \exclude_winning_or_locked_req_reg[8]_0 ;
  wire \exclude_winning_or_locked_req_reg[9]_0 ;
  wire index_valid_d1;
  wire index_valid_d1_reg_0;
  wire index_valid_d2;
  wire index_valid_d3;
  wire index_valid_d4;
  wire out;
  wire s_axi_aclk;
  wire src_in;
  wire trig_pulse_1;
  wire trig_pulse_10;
  wire trig_pulse_2;
  wire trig_pulse_20;
  wire winning_or_locked_index_cancel_req0;
  wire winning_or_locked_index_cancel_req_i_10_n_0;
  wire winning_or_locked_index_cancel_req_i_11_n_0;
  wire winning_or_locked_index_cancel_req_i_12_n_0;
  wire winning_or_locked_index_cancel_req_i_14_n_0;
  wire winning_or_locked_index_cancel_req_i_15_n_0;
  wire winning_or_locked_index_cancel_req_i_16_n_0;
  wire winning_or_locked_index_cancel_req_i_17_n_0;
  wire winning_or_locked_index_cancel_req_i_18_n_0;
  wire winning_or_locked_index_cancel_req_i_19_n_0;
  wire winning_or_locked_index_cancel_req_i_20_n_0;
  wire winning_or_locked_index_cancel_req_i_2_n_0;
  wire winning_or_locked_index_cancel_req_i_3_n_0;
  wire winning_or_locked_index_cancel_req_i_4_n_0;
  wire winning_or_locked_index_cancel_req_i_6_n_0;
  wire winning_or_locked_index_cancel_req_i_7_n_0;
  wire winning_or_locked_index_cancel_req_i_8_n_0;
  wire winning_or_locked_index_cancel_req_reg_0;
  wire winning_or_locked_index_cancel_req_reg_1;
  wire winning_or_locked_index_cancel_req_reg_2;
  wire winning_or_locked_index_cancel_req_reg_3;
  wire winning_or_locked_index_cancel_req_reg_4;

  FDRE BUFFER_IS_READY_reg
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(BUFFER_IS_READY0),
        .Q(src_in),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE BUFFER_LOCKED_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BUFFER_LOCKED_D1_reg_0),
        .Q(BUFFER_LOCKED_D1),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE CANCEL_CONFIRMED_OL_D1_SIG_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(CANCEL_CONFIRMED_OL_D1_SIG_reg_0),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_BUFFER_INDEX_I_reg[0] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_BUFFER_INDEX_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_BUFFER_INDEX_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .Q(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_BUFFER_INDEX_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .Q(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_BUFFER_INDEX_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [4]),
        .Q(\LOCKED_BUFFER_INDEX_I_reg_n_0_[4] ),
        .R(winning_or_locked_index_cancel_req_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \LOCKED_ID_LOC_I[9]_i_1 
       (.I0(BUFFER_LOCKED_D1_reg_0),
        .O(\LOCKED_ID_LOC_I[9]_i_1_n_0 ));
  FDRE \LOCKED_ID_LOC_I_reg[1] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[0]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [0]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[2] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[1]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [1]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[3] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[2]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [2]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[4] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[3]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [3]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[5] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[4]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [4]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[6] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[5]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [5]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[7] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[6]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [6]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[8] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[7]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [7]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE \LOCKED_ID_LOC_I_reg[9] 
       (.C(s_axi_aclk),
        .CE(\LOCKED_ID_LOC_I[9]_i_1_n_0 ),
        .D(D[8]),
        .Q(\LOCKED_ID_LOC_I_reg[9]_0 [8]),
        .R(winning_or_locked_index_cancel_req_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \exclude_winning_or_locked_req[0]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[0]_0 ),
        .O(\exclude_winning_or_locked_req[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[10]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I5(\exclude_winning_or_locked_req_reg[10]_0 ),
        .O(\exclude_winning_or_locked_req[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \exclude_winning_or_locked_req[11]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I5(\exclude_winning_or_locked_req_reg[11]_0 ),
        .O(\exclude_winning_or_locked_req[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \exclude_winning_or_locked_req[12]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[12]_0 ),
        .O(\exclude_winning_or_locked_req[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \exclude_winning_or_locked_req[13]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I5(\exclude_winning_or_locked_req_reg[13]_0 ),
        .O(\exclude_winning_or_locked_req[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \exclude_winning_or_locked_req[14]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I5(\exclude_winning_or_locked_req_reg[14]_0 ),
        .O(\exclude_winning_or_locked_req[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \exclude_winning_or_locked_req[15]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I5(\exclude_winning_or_locked_req_reg[15]_0 ),
        .O(\exclude_winning_or_locked_req[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \exclude_winning_or_locked_req[16]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[16]_0 ),
        .O(\exclude_winning_or_locked_req[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \exclude_winning_or_locked_req[17]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[17]_0 ),
        .O(\exclude_winning_or_locked_req[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \exclude_winning_or_locked_req[18]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[18]_0 ),
        .O(\exclude_winning_or_locked_req[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \exclude_winning_or_locked_req[19]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[19]_0 ),
        .O(\exclude_winning_or_locked_req[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \exclude_winning_or_locked_req[1]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[1]_0 ),
        .O(\exclude_winning_or_locked_req[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \exclude_winning_or_locked_req[20]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[20]_0 ),
        .O(\exclude_winning_or_locked_req[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[21]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[21]_0 ),
        .O(\exclude_winning_or_locked_req[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[22]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[22]_0 ),
        .O(\exclude_winning_or_locked_req[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \exclude_winning_or_locked_req[23]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[23]_0 ),
        .O(\exclude_winning_or_locked_req[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \exclude_winning_or_locked_req[24]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[24]_0 ),
        .O(\exclude_winning_or_locked_req[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[25]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I5(\exclude_winning_or_locked_req_reg[25]_0 ),
        .O(\exclude_winning_or_locked_req[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[26]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I5(\exclude_winning_or_locked_req_reg[26]_0 ),
        .O(\exclude_winning_or_locked_req[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \exclude_winning_or_locked_req[27]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I5(\exclude_winning_or_locked_req_reg[27]_0 ),
        .O(\exclude_winning_or_locked_req[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \exclude_winning_or_locked_req[28]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[28]_0 ),
        .O(\exclude_winning_or_locked_req[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \exclude_winning_or_locked_req[29]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I5(\exclude_winning_or_locked_req_reg[29]_0 ),
        .O(\exclude_winning_or_locked_req[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \exclude_winning_or_locked_req[2]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[2]_0 ),
        .O(\exclude_winning_or_locked_req[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \exclude_winning_or_locked_req[30]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I5(\exclude_winning_or_locked_req_reg[30]_0 ),
        .O(\exclude_winning_or_locked_req[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFFF)) 
    \exclude_winning_or_locked_req[31]_i_1 
       (.I0(CANCEL_CONFIRMED_OL_D1_SIG_reg_0),
        .I1(winning_or_locked_index_cancel_req_reg_1),
        .I2(index_valid_d1_reg_0),
        .I3(BUFFER_LOCKED_D1_reg_0),
        .I4(\exclude_winning_or_locked_req_reg[0]_1 ),
        .O(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \exclude_winning_or_locked_req[31]_i_2 
       (.I0(\exclude_winning_or_locked_req_reg[31]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I5(\exclude_winning_or_locked_req_reg[31]_0 ),
        .O(\exclude_winning_or_locked_req[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \exclude_winning_or_locked_req[3]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[3]_0 ),
        .O(\exclude_winning_or_locked_req[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \exclude_winning_or_locked_req[4]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[4]_0 ),
        .O(\exclude_winning_or_locked_req[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[5]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[5]_0 ),
        .O(\exclude_winning_or_locked_req[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[6]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[6]_0 ),
        .O(\exclude_winning_or_locked_req[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \exclude_winning_or_locked_req[7]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I5(\exclude_winning_or_locked_req_reg[7]_0 ),
        .O(\exclude_winning_or_locked_req[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \exclude_winning_or_locked_req[8]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I5(\exclude_winning_or_locked_req_reg[8]_0 ),
        .O(\exclude_winning_or_locked_req[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \exclude_winning_or_locked_req[9]_i_1 
       (.I0(\exclude_winning_or_locked_req_reg[15]_1 ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [1]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [0]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [3]),
        .I4(\LOCKED_BUFFER_INDEX_I_reg[4]_0 [2]),
        .I5(\exclude_winning_or_locked_req_reg[9]_0 ),
        .O(\exclude_winning_or_locked_req[9]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[0]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[0]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[10]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[10]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[11]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[11]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[12]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[12]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[13]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[13]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[14]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[14]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[15]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[15]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[16]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[16]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[17]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[17]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[18]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[18]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[19]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[19]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[1]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[1]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[20]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[20]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[21]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[21]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[22]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[22]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[23]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[23]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[24]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[24]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[25]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[25]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[26]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[26]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[27]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[27]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[28]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[28]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[29]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[29]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[2]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[2]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[30]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[30]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[31]_i_2_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[31]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[3]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[3]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[4]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[4]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[5]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[5]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[6]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[6]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[7]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[7]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[8]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[8]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE \exclude_winning_or_locked_req_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\exclude_winning_or_locked_req[9]_i_1_n_0 ),
        .Q(\exclude_winning_or_locked_req_reg[9]_0 ),
        .R(\exclude_winning_or_locked_req[31]_i_1_n_0 ));
  FDRE index_valid_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(index_valid_d1_reg_0),
        .Q(index_valid_d1),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE index_valid_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(index_valid_d1),
        .Q(index_valid_d2),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE index_valid_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(index_valid_d2),
        .Q(index_valid_d3),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE index_valid_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(index_valid_d3),
        .Q(index_valid_d4),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE trig_pulse_1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(trig_pulse_10),
        .Q(trig_pulse_1),
        .R(winning_or_locked_index_cancel_req_reg_1));
  FDRE trig_pulse_2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(trig_pulse_20),
        .Q(trig_pulse_2),
        .R(winning_or_locked_index_cancel_req_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8AAA800)) 
    winning_or_locked_index_cancel_req_i_1
       (.I0(BUFFER_LOCKED_D1_reg_0),
        .I1(winning_or_locked_index_cancel_req_i_2_n_0),
        .I2(winning_or_locked_index_cancel_req_i_3_n_0),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[4] ),
        .I4(winning_or_locked_index_cancel_req_i_4_n_0),
        .I5(winning_or_locked_index_cancel_req_reg_2),
        .O(winning_or_locked_index_cancel_req0));
  LUT6 #(
    .INIT(64'h8A0A800A8A008000)) 
    winning_or_locked_index_cancel_req_i_10
       (.I0(winning_or_locked_index_cancel_req_i_17_n_0),
        .I1(IC_REG_TCR_I[20]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I4(IC_REG_TCR_I[16]),
        .I5(IC_REG_TCR_I[12]),
        .O(winning_or_locked_index_cancel_req_i_10_n_0));
  LUT6 #(
    .INIT(64'h8A0A800A8A008000)) 
    winning_or_locked_index_cancel_req_i_11
       (.I0(winning_or_locked_index_cancel_req_i_6_n_0),
        .I1(IC_REG_TCR_I[10]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I4(IC_REG_TCR_I[6]),
        .I5(IC_REG_TCR_I[2]),
        .O(winning_or_locked_index_cancel_req_i_11_n_0));
  LUT6 #(
    .INIT(64'hAA08A0080A080008)) 
    winning_or_locked_index_cancel_req_i_12
       (.I0(winning_or_locked_index_cancel_req_i_17_n_0),
        .I1(IC_REG_TCR_I[0]),
        .I2(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I4(IC_REG_TCR_I[4]),
        .I5(IC_REG_TCR_I[8]),
        .O(winning_or_locked_index_cancel_req_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF32020000)) 
    winning_or_locked_index_cancel_req_i_14
       (.I0(IC_REG_TCR_I[3]),
        .I1(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I2(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I3(IC_REG_TCR_I[7]),
        .I4(winning_or_locked_index_cancel_req_i_18_n_0),
        .I5(winning_or_locked_index_cancel_req_i_19_n_0),
        .O(winning_or_locked_index_cancel_req_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    winning_or_locked_index_cancel_req_i_15
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(winning_or_locked_index_cancel_req_i_15_n_0));
  LUT6 #(
    .INIT(64'h8800800008000000)) 
    winning_or_locked_index_cancel_req_i_16
       (.I0(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(IC_REG_TCR_I[21]),
        .I5(IC_REG_TCR_I[23]),
        .O(winning_or_locked_index_cancel_req_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h1)) 
    winning_or_locked_index_cancel_req_i_17
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(winning_or_locked_index_cancel_req_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    winning_or_locked_index_cancel_req_i_18
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(winning_or_locked_index_cancel_req_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF32020000)) 
    winning_or_locked_index_cancel_req_i_19
       (.I0(IC_REG_TCR_I[1]),
        .I1(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I2(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I3(IC_REG_TCR_I[5]),
        .I4(winning_or_locked_index_cancel_req_i_15_n_0),
        .I5(winning_or_locked_index_cancel_req_i_20_n_0),
        .O(winning_or_locked_index_cancel_req_i_19_n_0));
  LUT6 #(
    .INIT(64'hA08800AAA0880000)) 
    winning_or_locked_index_cancel_req_i_2
       (.I0(winning_or_locked_index_cancel_req_i_6_n_0),
        .I1(IC_REG_TCR_I[18]),
        .I2(IC_REG_TCR_I[22]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I4(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I5(IC_REG_TCR_I[14]),
        .O(winning_or_locked_index_cancel_req_i_2_n_0));
  LUT6 #(
    .INIT(64'h8800800008000000)) 
    winning_or_locked_index_cancel_req_i_20
       (.I0(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I1(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(IC_REG_TCR_I[9]),
        .I5(IC_REG_TCR_I[11]),
        .O(winning_or_locked_index_cancel_req_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    winning_or_locked_index_cancel_req_i_3
       (.I0(winning_or_locked_index_cancel_req_i_7_n_0),
        .I1(winning_or_locked_index_cancel_req_i_8_n_0),
        .I2(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I4(winning_or_locked_index_cancel_req_reg_4),
        .I5(winning_or_locked_index_cancel_req_i_10_n_0),
        .O(winning_or_locked_index_cancel_req_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    winning_or_locked_index_cancel_req_i_4
       (.I0(winning_or_locked_index_cancel_req_i_11_n_0),
        .I1(winning_or_locked_index_cancel_req_i_12_n_0),
        .I2(winning_or_locked_index_cancel_req_reg_3),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I4(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I5(winning_or_locked_index_cancel_req_i_14_n_0),
        .O(winning_or_locked_index_cancel_req_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    winning_or_locked_index_cancel_req_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(winning_or_locked_index_cancel_req_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF32020000)) 
    winning_or_locked_index_cancel_req_i_7
       (.I0(IC_REG_TCR_I[13]),
        .I1(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I2(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I3(IC_REG_TCR_I[17]),
        .I4(winning_or_locked_index_cancel_req_i_15_n_0),
        .I5(winning_or_locked_index_cancel_req_i_16_n_0),
        .O(winning_or_locked_index_cancel_req_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000808800008000)) 
    winning_or_locked_index_cancel_req_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(IC_REG_TCR_I[19]),
        .I3(\LOCKED_BUFFER_INDEX_I_reg_n_0_[3] ),
        .I4(\LOCKED_BUFFER_INDEX_I_reg_n_0_[2] ),
        .I5(IC_REG_TCR_I[15]),
        .O(winning_or_locked_index_cancel_req_i_8_n_0));
  FDRE winning_or_locked_index_cancel_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(winning_or_locked_index_cancel_req0),
        .Q(winning_or_locked_index_cancel_req_reg_0),
        .R(winning_or_locked_index_cancel_req_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl
   (RXF_FULL_AXI,
    RXWM_SET,
    RXF_FULL_I_reg_0,
    \addr_location_incr_count_reg[1]_0 ,
    Q,
    RXF_FULL_AT_MSG_BOUNDARY_reg_0,
    \addr_location_incr_count_reg[0]_0 ,
    \RD_INDEX_reg[1]_0 ,
    \wr_index_i_reg[6]_0 ,
    \wr_index_id_loc_reg[9]_0 ,
    \wr_index_id_loc_reg[0]_0 ,
    RXF_FULL_I_reg_1,
    \IC_REG_WMR_I2_reg[0]_0 ,
    \FILL_LEVEL_reg[5]_0 ,
    \RXE_DATA_STORED_AT_DLC_reg[0]_0 ,
    \MULTI_BIT.s_level_out_bus_d5_reg[0] ,
    s_axi_aclk,
    SR,
    can_clk,
    addr_location_incr_count,
    TS_RX_WEN,
    RXE_MSGVAL_EARLY_F0,
    RXF_FULL_AT_MSG_BOUNDARY_reg_1,
    RXE_RXFIFO_WEN_FD2,
    RXE_RXFIFO_WEN_FD1,
    \wr_index_i_reg[1]_0 ,
    RXE_RXMSG_VAL_F0,
    dest_arst,
    RXE_RXFIFO_WEN,
    \FILL_LEVEL_reg[5]_1 ,
    E,
    s_axi_wdata,
    \RXE_DATA_STORED_AT_DLC_reg[0]_1 ,
    \RD_INDEX_reg[6]_0 ,
    \wr_index_i_reg[6]_1 );
  output RXF_FULL_AXI;
  output RXWM_SET;
  output RXF_FULL_I_reg_0;
  output \addr_location_incr_count_reg[1]_0 ;
  output [6:0]Q;
  output RXF_FULL_AT_MSG_BOUNDARY_reg_0;
  output \addr_location_incr_count_reg[0]_0 ;
  output [5:0]\RD_INDEX_reg[1]_0 ;
  output [0:0]\wr_index_i_reg[6]_0 ;
  output [0:0]\wr_index_id_loc_reg[9]_0 ;
  output [8:0]\wr_index_id_loc_reg[0]_0 ;
  output RXF_FULL_I_reg_1;
  output [5:0]\IC_REG_WMR_I2_reg[0]_0 ;
  output \FILL_LEVEL_reg[5]_0 ;
  output [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  input \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  input s_axi_aclk;
  input [0:0]SR;
  input can_clk;
  input [0:0]addr_location_incr_count;
  input TS_RX_WEN;
  input RXE_MSGVAL_EARLY_F0;
  input RXF_FULL_AT_MSG_BOUNDARY_reg_1;
  input RXE_RXFIFO_WEN_FD2;
  input RXE_RXFIFO_WEN_FD1;
  input \wr_index_i_reg[1]_0 ;
  input RXE_RXMSG_VAL_F0;
  input dest_arst;
  input RXE_RXFIFO_WEN;
  input [0:0]\FILL_LEVEL_reg[5]_1 ;
  input [0:0]E;
  input [5:0]s_axi_wdata;
  input [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_1 ;
  input [0:0]\RD_INDEX_reg[6]_0 ;
  input [0:0]\wr_index_i_reg[6]_1 ;

  wire [0:0]E;
  wire \FILL_LEVEL[0]_i_1__0_n_0 ;
  wire \FILL_LEVEL[1]_i_1__0_n_0 ;
  wire \FILL_LEVEL[2]_i_1__0_n_0 ;
  wire \FILL_LEVEL[3]_i_1__0_n_0 ;
  wire \FILL_LEVEL[3]_i_3_n_0 ;
  wire \FILL_LEVEL[3]_i_4_n_0 ;
  wire \FILL_LEVEL[3]_i_5_n_0 ;
  wire \FILL_LEVEL[3]_i_6_n_0 ;
  wire \FILL_LEVEL[4]_i_1__0_n_0 ;
  wire \FILL_LEVEL[5]_i_2_n_0 ;
  wire \FILL_LEVEL[6]_i_1_n_0 ;
  wire \FILL_LEVEL[6]_i_2_n_0 ;
  wire \FILL_LEVEL[6]_i_4_n_0 ;
  wire \FILL_LEVEL[6]_i_5_n_0 ;
  wire \FILL_LEVEL[6]_i_6_n_0 ;
  wire \FILL_LEVEL[6]_i_7_n_0 ;
  wire \FILL_LEVEL[6]_i_8_n_0 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_0 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_1 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_2 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_3 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_4 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_5 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_6 ;
  wire \FILL_LEVEL_reg[3]_i_2_n_7 ;
  wire \FILL_LEVEL_reg[5]_0 ;
  wire [0:0]\FILL_LEVEL_reg[5]_1 ;
  wire \FILL_LEVEL_reg[6]_i_3_n_1 ;
  wire \FILL_LEVEL_reg[6]_i_3_n_3 ;
  wire \FILL_LEVEL_reg[6]_i_3_n_6 ;
  wire \FILL_LEVEL_reg[6]_i_3_n_7 ;
  wire [5:0]\IC_REG_WMR_I2_reg[0]_0 ;
  wire \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  wire [6:0]Q;
  wire \RD_INDEX[0]_i_4_n_0 ;
  wire \RD_INDEX[0]_i_5__0_n_0 ;
  wire \RD_INDEX[2]_i_1__0_n_0 ;
  wire \RD_INDEX[6]_i_1_n_0 ;
  wire [5:0]\RD_INDEX_reg[1]_0 ;
  wire [0:0]\RD_INDEX_reg[6]_0 ;
  wire RXE_DATA_STORED_AT_DLC0;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_1 ;
  wire RXE_MSGVAL_EARLY_F0;
  wire RXE_RXFIFO_WEN;
  wire RXE_RXFIFO_WEN_FD1;
  wire RXE_RXFIFO_WEN_FD2;
  wire RXE_RXMSG_VAL_F0;
  wire RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg_0;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg_1;
  wire RXF_FULL_AXI;
  wire RXF_FULL_AXI0;
  wire RXF_FULL_AXI_i_2__0_n_0;
  wire RXF_FULL_AXI_i_3__0_n_0;
  wire RXF_FULL_AXI_i_4_n_0;
  wire RXF_FULL_I0;
  wire RXF_FULL_I1__8;
  wire RXF_FULL_I_i_3__0_n_0;
  wire RXF_FULL_I_i_4__0_n_0;
  wire RXF_FULL_I_reg_0;
  wire RXF_FULL_I_reg_1;
  wire RXWM_SET;
  wire RXWM_SET0_carry_i_1_n_0;
  wire RXWM_SET0_carry_i_2_n_0;
  wire RXWM_SET0_carry_i_3_n_0;
  wire RXWM_SET0_carry_i_4_n_0;
  wire RXWM_SET0_carry_i_5_n_0;
  wire RXWM_SET0_carry_i_6_n_0;
  wire RXWM_SET0_carry_i_7_n_0;
  wire RXWM_SET0_carry_n_0;
  wire RXWM_SET0_carry_n_1;
  wire RXWM_SET0_carry_n_2;
  wire RXWM_SET0_carry_n_3;
  wire [3:3]RX_ADDR_M_CC;
  wire [0:0]SR;
  wire TS_RX_WEN;
  wire [0:0]addr_location_incr_count;
  wire addr_location_incr_count0;
  wire \addr_location_incr_count[0]_i_1_n_0 ;
  wire \addr_location_incr_count[1]_i_1__0_n_0 ;
  wire \addr_location_incr_count[2]_i_1__0_n_0 ;
  wire \addr_location_incr_count[3]_i_1__0_n_0 ;
  wire \addr_location_incr_count[4]_i_3_n_0 ;
  wire \addr_location_incr_count[4]_i_4_n_0 ;
  wire \addr_location_incr_count_reg[0]_0 ;
  wire \addr_location_incr_count_reg[1]_0 ;
  wire \addr_location_incr_count_reg_n_0_[2] ;
  wire \addr_location_incr_count_reg_n_0_[3] ;
  wire \addr_location_incr_count_reg_n_0_[4] ;
  wire can_clk;
  wire dest_arst;
  wire \gen_fifo_rx0.u_rxxpm_1_i_46_n_3 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_47_n_0 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_47_n_1 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_47_n_2 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_47_n_3 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_48_n_0 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_48_n_1 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_48_n_2 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_48_n_3 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_65_n_0 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_66_n_0 ;
  wire \gen_fifo_rx0.u_rxxpm_1_i_67_n_0 ;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_4__8_n_0;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in32_in;
  wire p_0_in38_in;
  wire [6:2]p_0_in__0;
  wire [10:1]p_0_in__4;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in11_in;
  wire p_1_in13_in;
  wire p_1_in15_in;
  wire p_1_in17_in;
  wire p_1_in1_in;
  wire p_1_in25_in;
  wire p_2_in;
  wire [0:6]rd_index_gray_reg;
  wire rd_index_gray_reg0;
  wire rd_index_gray_reg01_out;
  wire rd_index_gray_reg03_out;
  wire rd_index_gray_reg05_out;
  wire rd_index_gray_reg07_out;
  wire rd_index_gray_reg09_out;
  wire [0:6]rd_index_gray_synced_fs2;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[2] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[3] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[4] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[5] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[6] ;
  wire s_axi_aclk;
  wire [5:0]s_axi_wdata;
  wire [2:6]wr_index_binary_synced_fs3;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[1] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[2] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[3] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[4] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[5] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[6] ;
  wire wr_index_gray_2msb_xor_axi;
  wire [1:6]wr_index_gray_reg;
  wire wr_index_gray_reg0;
  wire wr_index_gray_reg012_out;
  wire wr_index_gray_reg014_out;
  wire wr_index_gray_reg016_out;
  wire wr_index_gray_reg018_out;
  wire wr_index_gray_reg020_out;
  wire \wr_index_gray_reg[1]_i_2__0_n_0 ;
  wire [0:6]wr_index_gray_synced_fs3;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[2] ;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[3] ;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[6] ;
  wire [0:5]wr_index_i_reg;
  wire \wr_index_i_reg[1]_0 ;
  wire [0:0]\wr_index_i_reg[6]_0 ;
  wire [0:0]\wr_index_i_reg[6]_1 ;
  wire \wr_index_id_loc[0]_i_1_n_0 ;
  wire \wr_index_id_loc[0]_i_3_n_0 ;
  wire \wr_index_id_loc[0]_i_4_n_0 ;
  wire [0:8]wr_index_id_loc_reg;
  wire [8:0]\wr_index_id_loc_reg[0]_0 ;
  wire [0:0]\wr_index_id_loc_reg[9]_0 ;
  wire [0:0]\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_FILL_LEVEL_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_FILL_LEVEL_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_RXWM_SET0_carry_O_UNCONNECTED;
  wire [3:1]\NLW_gen_fifo_rx0.u_rxxpm_1_i_46_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_fifo_rx0.u_rxxpm_1_i_46_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_rx0.u_rxxpm_1_i_48_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8BB8)) 
    \FILL_LEVEL[0]_i_1__0 
       (.I0(\FILL_LEVEL_reg[3]_i_2_n_7 ),
        .I1(\FILL_LEVEL[6]_i_2_n_0 ),
        .I2(\RD_INDEX_reg[1]_0 [0]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .O(\FILL_LEVEL[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[1]_i_1__0 
       (.I0(\FILL_LEVEL_reg[3]_i_2_n_6 ),
        .I1(\FILL_LEVEL[6]_i_2_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_6 ),
        .O(\FILL_LEVEL[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[2]_i_1__0 
       (.I0(\FILL_LEVEL_reg[3]_i_2_n_5 ),
        .I1(\FILL_LEVEL[6]_i_2_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_5 ),
        .O(\FILL_LEVEL[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[3]_i_1__0 
       (.I0(\FILL_LEVEL_reg[3]_i_2_n_4 ),
        .I1(\FILL_LEVEL[6]_i_2_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_4 ),
        .O(\FILL_LEVEL[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_3 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .O(\FILL_LEVEL[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_4 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .O(\FILL_LEVEL[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_5 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .O(\FILL_LEVEL[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_6 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .O(\FILL_LEVEL[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[4]_i_1__0 
       (.I0(\FILL_LEVEL_reg[6]_i_3_n_7 ),
        .I1(\FILL_LEVEL[6]_i_2_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7 ),
        .O(\FILL_LEVEL[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[5]_i_2 
       (.I0(\FILL_LEVEL_reg[6]_i_3_n_6 ),
        .I1(\FILL_LEVEL[6]_i_2_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6 ),
        .O(\FILL_LEVEL[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE2)) 
    \FILL_LEVEL[6]_i_1 
       (.I0(\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5 ),
        .I1(\FILL_LEVEL[6]_i_2_n_0 ),
        .I2(\FILL_LEVEL_reg[6]_i_3_n_1 ),
        .I3(RXF_FULL_AXI),
        .O(\FILL_LEVEL[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A088A8A)) 
    \FILL_LEVEL[6]_i_2 
       (.I0(\FILL_LEVEL[6]_i_4_n_0 ),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .I2(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .I3(\RD_INDEX_reg[1]_0 [4]),
        .I4(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .O(\FILL_LEVEL[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \FILL_LEVEL[6]_i_4 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I2(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I3(\RD_INDEX_reg[1]_0 [2]),
        .I4(\FILL_LEVEL[6]_i_7_n_0 ),
        .I5(\FILL_LEVEL[6]_i_8_n_0 ),
        .O(\FILL_LEVEL[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[6]_i_5 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .O(\FILL_LEVEL[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[6]_i_6 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .O(\FILL_LEVEL[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F400F0FFFF44F4)) 
    \FILL_LEVEL[6]_i_7 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I4(\RD_INDEX_reg[1]_0 [1]),
        .I5(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .O(\FILL_LEVEL[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \FILL_LEVEL[6]_i_8 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\RD_INDEX_reg[1]_0 [4]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I4(\RD_INDEX_reg[1]_0 [5]),
        .I5(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .O(\FILL_LEVEL[6]_i_8_n_0 ));
  CARRY4 \FILL_LEVEL_CMB0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\FILL_LEVEL_CMB0_inferred__0/i__carry_n_0 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_1 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_2 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[6] }),
        .O({\FILL_LEVEL_CMB0_inferred__0/i__carry_n_4 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_5 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_6 ,\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_1__9_n_0,i__carry_i_2__8_n_0,i__carry_i_3__9_n_0,i__carry_i_4__8_n_0}));
  CARRY4 \FILL_LEVEL_CMB0_inferred__0/i__carry__0 
       (.CI(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2 ,\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[2] }),
        .O({\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED [3],\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5 ,\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6 ,\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7 }),
        .S({1'b0,1'b1,i__carry__0_i_1__4_n_0,i__carry__0_i_2__3_n_0}));
  FDRE \FILL_LEVEL_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\FILL_LEVEL_reg[5]_1 ));
  FDRE \FILL_LEVEL_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\FILL_LEVEL_reg[5]_1 ));
  FDRE \FILL_LEVEL_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\FILL_LEVEL_reg[5]_1 ));
  FDRE \FILL_LEVEL_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\FILL_LEVEL_reg[5]_1 ));
  CARRY4 \FILL_LEVEL_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\FILL_LEVEL_reg[3]_i_2_n_0 ,\FILL_LEVEL_reg[3]_i_2_n_1 ,\FILL_LEVEL_reg[3]_i_2_n_2 ,\FILL_LEVEL_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[6] }),
        .O({\FILL_LEVEL_reg[3]_i_2_n_4 ,\FILL_LEVEL_reg[3]_i_2_n_5 ,\FILL_LEVEL_reg[3]_i_2_n_6 ,\FILL_LEVEL_reg[3]_i_2_n_7 }),
        .S({\FILL_LEVEL[3]_i_3_n_0 ,\FILL_LEVEL[3]_i_4_n_0 ,\FILL_LEVEL[3]_i_5_n_0 ,\FILL_LEVEL[3]_i_6_n_0 }));
  FDRE \FILL_LEVEL_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\FILL_LEVEL_reg[5]_1 ));
  FDRE \FILL_LEVEL_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[5]_i_2_n_0 ),
        .Q(Q[5]),
        .R(\FILL_LEVEL_reg[5]_1 ));
  FDRE \FILL_LEVEL_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  CARRY4 \FILL_LEVEL_reg[6]_i_3 
       (.CI(\FILL_LEVEL_reg[3]_i_2_n_0 ),
        .CO({\NLW_FILL_LEVEL_reg[6]_i_3_CO_UNCONNECTED [3],\FILL_LEVEL_reg[6]_i_3_n_1 ,\NLW_FILL_LEVEL_reg[6]_i_3_CO_UNCONNECTED [1],\FILL_LEVEL_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[2] }),
        .O({\NLW_FILL_LEVEL_reg[6]_i_3_O_UNCONNECTED [3:2],\FILL_LEVEL_reg[6]_i_3_n_6 ,\FILL_LEVEL_reg[6]_i_3_n_7 }),
        .S({1'b0,1'b1,\FILL_LEVEL[6]_i_5_n_0 ,\FILL_LEVEL[6]_i_6_n_0 }));
  FDRE \IC_REG_WMR_I2_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \IC_REG_WMR_I2_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [3]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [2]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [1]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [0]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_INDEX[0]_i_2__0 
       (.I0(p_0_in),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .I2(\RD_INDEX[0]_i_4_n_0 ),
        .O(p_0_in__0[6]));
  LUT4 #(
    .INIT(16'h0001)) 
    \RD_INDEX[0]_i_3__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(\RD_INDEX[0]_i_5__0_n_0 ),
        .O(\FILL_LEVEL_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \RD_INDEX[0]_i_4 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\RD_INDEX_reg[1]_0 [2]),
        .I4(\RD_INDEX_reg[1]_0 [3]),
        .O(\RD_INDEX[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RD_INDEX[0]_i_5__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .O(\RD_INDEX[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \RD_INDEX[1]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [5]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(\RD_INDEX_reg[1]_0 [0]),
        .I5(\RD_INDEX_reg[1]_0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \RD_INDEX[2]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\RD_INDEX_reg[1]_0 [2]),
        .I4(\RD_INDEX_reg[1]_0 [3]),
        .O(\RD_INDEX[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RD_INDEX[3]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\RD_INDEX_reg[1]_0 [0]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_INDEX[4]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [2]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .O(p_0_in__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \RD_INDEX[6]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [0]),
        .O(\RD_INDEX[6]_i_1_n_0 ));
  FDRE \RD_INDEX_reg[0] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[6]_0 ),
        .D(p_0_in__0[6]),
        .Q(p_0_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[1] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[6]_0 ),
        .D(p_0_in__0[5]),
        .Q(\RD_INDEX_reg[1]_0 [5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[2] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[6]_0 ),
        .D(\RD_INDEX[2]_i_1__0_n_0 ),
        .Q(\RD_INDEX_reg[1]_0 [4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[3] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[6]_0 ),
        .D(p_0_in__0[3]),
        .Q(\RD_INDEX_reg[1]_0 [3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[4] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[6]_0 ),
        .D(p_0_in__0[2]),
        .Q(\RD_INDEX_reg[1]_0 [2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[5] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[6]_0 ),
        .D(rd_index_gray_reg0),
        .Q(\RD_INDEX_reg[1]_0 [1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[6] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[6]_0 ),
        .D(\RD_INDEX[6]_i_1_n_0 ),
        .Q(\RD_INDEX_reg[1]_0 [0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2 RD_PTR_2C_CDC_TO
       (.D({rd_index_gray_synced_fs2[0],rd_index_gray_synced_fs2[1],rd_index_gray_synced_fs2[2],rd_index_gray_synced_fs2[3],rd_index_gray_synced_fs2[4],rd_index_gray_synced_fs2[5],rd_index_gray_synced_fs2[6]}),
        .Q({rd_index_gray_reg[0],rd_index_gray_reg[1],rd_index_gray_reg[2],rd_index_gray_reg[3],rd_index_gray_reg[4],rd_index_gray_reg[5],rd_index_gray_reg[6]}),
        .SR(SR),
        .can_clk(can_clk));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_1 
       (.I0(\addr_location_incr_count_reg_n_0_[2] ),
        .I1(\addr_location_incr_count_reg_n_0_[3] ),
        .I2(\addr_location_incr_count_reg[0]_0 ),
        .I3(\addr_location_incr_count_reg[1]_0 ),
        .I4(\addr_location_incr_count_reg_n_0_[4] ),
        .I5(RXE_RXFIFO_WEN),
        .O(RXE_DATA_STORED_AT_DLC0));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[0] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [10]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [10]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[10] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [0]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [0]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[1] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [9]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [9]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[2] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [8]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [8]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[3] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [7]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [7]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[4] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [6]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [6]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[5] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [5]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [5]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[6] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [4]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [4]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[7] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [3]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [3]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[8] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [2]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [2]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[9] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [1]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [1]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    RXE_MSGVAL_EARLY_F0_i_2
       (.I0(RXF_FULL_I_reg_0),
        .I1(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .O(RXF_FULL_I_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h0000AEAA)) 
    RXF_FULL_AT_MSG_BOUNDARY_i_1__0
       (.I0(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .I1(RXF_FULL_I_reg_0),
        .I2(RXE_RXFIFO_WEN_FD2),
        .I3(RXE_RXFIFO_WEN_FD1),
        .I4(RXF_FULL_AT_MSG_BOUNDARY_reg_1),
        .O(RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0));
  FDRE RXF_FULL_AT_MSG_BOUNDARY_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXF_FULL_AT_MSG_BOUNDARY_i_1__0_n_0),
        .Q(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000690000)) 
    RXF_FULL_AXI_i_1__0
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I3(RXF_FULL_AXI_i_2__0_n_0),
        .I4(RXF_FULL_AXI_i_3__0_n_0),
        .I5(RXF_FULL_AXI_i_4_n_0),
        .O(RXF_FULL_AXI0));
  LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
    RXF_FULL_AXI_i_2__0
       (.I0(\RD_INDEX_reg[1]_0 [5]),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .I2(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(\RD_INDEX_reg[1]_0 [0]),
        .I5(\wr_index_gray_synced_fs3_d1_reg_n_0_[6] ),
        .O(RXF_FULL_AXI_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h09606009)) 
    RXF_FULL_AXI_i_3__0
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(p_1_in25_in),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(p_2_in),
        .O(RXF_FULL_AXI_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hDBBD)) 
    RXF_FULL_AXI_i_4
       (.I0(p_0_in),
        .I1(p_1_in),
        .I2(p_0_in32_in),
        .I3(\RD_INDEX_reg[1]_0 [5]),
        .O(RXF_FULL_AXI_i_4_n_0));
  FDRE RXF_FULL_AXI_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RXF_FULL_AXI0),
        .Q(RXF_FULL_AXI),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'h4824214200000000)) 
    RXF_FULL_I_i_1__0
       (.I0(p_0_in0_in),
        .I1(wr_index_i_reg[0]),
        .I2(\wr_index_gray_reg[1]_i_2__0_n_0 ),
        .I3(wr_index_i_reg[1]),
        .I4(p_0_in38_in),
        .I5(RXF_FULL_I1__8),
        .O(RXF_FULL_I0));
  LUT6 #(
    .INIT(64'h0060900060000090)) 
    RXF_FULL_I_i_2__0
       (.I0(\rd_index_gray_synced_fs2_d1_reg_n_0_[3] ),
        .I1(p_1_in13_in),
        .I2(RXF_FULL_I_i_3__0_n_0),
        .I3(p_1_in17_in),
        .I4(p_1_in15_in),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[2] ),
        .O(RXF_FULL_I1__8));
  LUT6 #(
    .INIT(64'h2222882888882282)) 
    RXF_FULL_I_i_3__0
       (.I0(RXF_FULL_I_i_4__0_n_0),
        .I1(wr_index_i_reg[3]),
        .I2(wr_index_i_reg[5]),
        .I3(\wr_index_i_reg[1]_0 ),
        .I4(wr_index_i_reg[4]),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[4] ),
        .O(RXF_FULL_I_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0006699066600009)) 
    RXF_FULL_I_i_4__0
       (.I0(wr_index_i_reg[4]),
        .I1(\rd_index_gray_synced_fs2_d1_reg_n_0_[5] ),
        .I2(RXE_RXMSG_VAL_F0),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(wr_index_i_reg[5]),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[6] ),
        .O(RXF_FULL_I_i_4__0_n_0));
  FDRE RXF_FULL_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXF_FULL_I0),
        .Q(RXF_FULL_I_reg_0),
        .R(SR));
  CARRY4 RXWM_SET0_carry
       (.CI(1'b0),
        .CO({RXWM_SET0_carry_n_0,RXWM_SET0_carry_n_1,RXWM_SET0_carry_n_2,RXWM_SET0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[6],RXWM_SET0_carry_i_1_n_0,RXWM_SET0_carry_i_2_n_0,RXWM_SET0_carry_i_3_n_0}),
        .O(NLW_RXWM_SET0_carry_O_UNCONNECTED[3:0]),
        .S({RXWM_SET0_carry_i_4_n_0,RXWM_SET0_carry_i_5_n_0,RXWM_SET0_carry_i_6_n_0,RXWM_SET0_carry_i_7_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    RXWM_SET0_carry_i_1
       (.I0(Q[4]),
        .I1(\IC_REG_WMR_I2_reg[0]_0 [4]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [5]),
        .I3(Q[5]),
        .O(RXWM_SET0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    RXWM_SET0_carry_i_2
       (.I0(Q[2]),
        .I1(\IC_REG_WMR_I2_reg[0]_0 [2]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [3]),
        .I3(Q[3]),
        .O(RXWM_SET0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    RXWM_SET0_carry_i_3
       (.I0(Q[0]),
        .I1(\IC_REG_WMR_I2_reg[0]_0 [0]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [1]),
        .I3(Q[1]),
        .O(RXWM_SET0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    RXWM_SET0_carry_i_4
       (.I0(Q[6]),
        .O(RXWM_SET0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    RXWM_SET0_carry_i_5
       (.I0(\IC_REG_WMR_I2_reg[0]_0 [4]),
        .I1(Q[4]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [5]),
        .I3(Q[5]),
        .O(RXWM_SET0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    RXWM_SET0_carry_i_6
       (.I0(\IC_REG_WMR_I2_reg[0]_0 [2]),
        .I1(Q[2]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [3]),
        .I3(Q[3]),
        .O(RXWM_SET0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    RXWM_SET0_carry_i_7
       (.I0(\IC_REG_WMR_I2_reg[0]_0 [0]),
        .I1(Q[0]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [1]),
        .I3(Q[1]),
        .O(RXWM_SET0_carry_i_7_n_0));
  FDRE RXWM_SET_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RXWM_SET0_carry_n_0),
        .Q(RXWM_SET),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3 WR_PTR_2S_CDC_TO
       (.D({wr_index_gray_synced_fs3[0],wr_index_gray_synced_fs3[1],wr_index_gray_synced_fs3[2],wr_index_gray_synced_fs3[3],wr_index_gray_synced_fs3[4],wr_index_gray_synced_fs3[5],wr_index_gray_synced_fs3[6]}),
        .\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 (\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .Q({wr_index_gray_reg[1],wr_index_gray_reg[2],wr_index_gray_reg[3],wr_index_gray_reg[4],wr_index_gray_reg[5],wr_index_gray_reg[6]}),
        .s_axi_aclk(s_axi_aclk),
        .wr_index_i_reg(wr_index_i_reg[0]));
  LUT5 #(
    .INIT(32'h00005154)) 
    \addr_location_incr_count[0]_i_1 
       (.I0(TS_RX_WEN),
        .I1(addr_location_incr_count0),
        .I2(RXE_MSGVAL_EARLY_F0),
        .I3(\addr_location_incr_count_reg[0]_0 ),
        .I4(RXF_FULL_AT_MSG_BOUNDARY_reg_1),
        .O(\addr_location_incr_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_location_incr_count[1]_i_1__0 
       (.I0(\addr_location_incr_count_reg[0]_0 ),
        .I1(\addr_location_incr_count_reg[1]_0 ),
        .O(\addr_location_incr_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_location_incr_count[2]_i_1__0 
       (.I0(\addr_location_incr_count_reg[1]_0 ),
        .I1(\addr_location_incr_count_reg[0]_0 ),
        .I2(\addr_location_incr_count_reg_n_0_[2] ),
        .O(\addr_location_incr_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_location_incr_count[3]_i_1__0 
       (.I0(\addr_location_incr_count_reg_n_0_[2] ),
        .I1(\addr_location_incr_count_reg[0]_0 ),
        .I2(\addr_location_incr_count_reg[1]_0 ),
        .I3(\addr_location_incr_count_reg_n_0_[3] ),
        .O(\addr_location_incr_count[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222222222222A)) 
    \addr_location_incr_count[4]_i_2 
       (.I0(\addr_location_incr_count[4]_i_4_n_0 ),
        .I1(\addr_location_incr_count_reg_n_0_[4] ),
        .I2(\addr_location_incr_count_reg[1]_0 ),
        .I3(\addr_location_incr_count_reg[0]_0 ),
        .I4(\addr_location_incr_count_reg_n_0_[3] ),
        .I5(\addr_location_incr_count_reg_n_0_[2] ),
        .O(addr_location_incr_count0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_location_incr_count[4]_i_3 
       (.I0(\addr_location_incr_count_reg_n_0_[3] ),
        .I1(\addr_location_incr_count_reg[1]_0 ),
        .I2(\addr_location_incr_count_reg[0]_0 ),
        .I3(\addr_location_incr_count_reg_n_0_[2] ),
        .I4(\addr_location_incr_count_reg_n_0_[4] ),
        .O(\addr_location_incr_count[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \addr_location_incr_count[4]_i_4 
       (.I0(RXF_FULL_I_reg_0),
        .I1(RXE_RXFIFO_WEN_FD1),
        .I2(RXE_RXFIFO_WEN_FD2),
        .I3(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .O(\addr_location_incr_count[4]_i_4_n_0 ));
  FDRE \addr_location_incr_count_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\addr_location_incr_count[0]_i_1_n_0 ),
        .Q(\addr_location_incr_count_reg[0]_0 ),
        .R(1'b0));
  FDRE \addr_location_incr_count_reg[1] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[1]_i_1__0_n_0 ),
        .Q(\addr_location_incr_count_reg[1]_0 ),
        .R(addr_location_incr_count));
  FDRE \addr_location_incr_count_reg[2] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[2]_i_1__0_n_0 ),
        .Q(\addr_location_incr_count_reg_n_0_[2] ),
        .R(addr_location_incr_count));
  FDRE \addr_location_incr_count_reg[3] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[3]_i_1__0_n_0 ),
        .Q(\addr_location_incr_count_reg_n_0_[3] ),
        .R(addr_location_incr_count));
  FDRE \addr_location_incr_count_reg[4] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[4]_i_3_n_0 ),
        .Q(\addr_location_incr_count_reg_n_0_[4] ),
        .R(addr_location_incr_count));
  CARRY4 \gen_fifo_rx0.u_rxxpm_1_i_46 
       (.CI(\gen_fifo_rx0.u_rxxpm_1_i_47_n_0 ),
        .CO({\NLW_gen_fifo_rx0.u_rxxpm_1_i_46_CO_UNCONNECTED [3:1],\gen_fifo_rx0.u_rxxpm_1_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_fifo_rx0.u_rxxpm_1_i_46_O_UNCONNECTED [3:2],\wr_index_id_loc_reg[0]_0 [8:7]}),
        .S({1'b0,1'b0,wr_index_id_loc_reg[0],wr_index_id_loc_reg[1]}));
  CARRY4 \gen_fifo_rx0.u_rxxpm_1_i_47 
       (.CI(\gen_fifo_rx0.u_rxxpm_1_i_48_n_0 ),
        .CO({\gen_fifo_rx0.u_rxxpm_1_i_47_n_0 ,\gen_fifo_rx0.u_rxxpm_1_i_47_n_1 ,\gen_fifo_rx0.u_rxxpm_1_i_47_n_2 ,\gen_fifo_rx0.u_rxxpm_1_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\wr_index_id_loc_reg[0]_0 [6:3]),
        .S({wr_index_id_loc_reg[2],wr_index_id_loc_reg[3],wr_index_id_loc_reg[4],wr_index_id_loc_reg[5]}));
  CARRY4 \gen_fifo_rx0.u_rxxpm_1_i_48 
       (.CI(1'b0),
        .CO({\gen_fifo_rx0.u_rxxpm_1_i_48_n_0 ,\gen_fifo_rx0.u_rxxpm_1_i_48_n_1 ,\gen_fifo_rx0.u_rxxpm_1_i_48_n_2 ,\gen_fifo_rx0.u_rxxpm_1_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({wr_index_id_loc_reg[6],wr_index_id_loc_reg[7],wr_index_id_loc_reg[8],\wr_index_id_loc_reg[9]_0 }),
        .O({\wr_index_id_loc_reg[0]_0 [2:0],\NLW_gen_fifo_rx0.u_rxxpm_1_i_48_O_UNCONNECTED [0]}),
        .S({\gen_fifo_rx0.u_rxxpm_1_i_65_n_0 ,\gen_fifo_rx0.u_rxxpm_1_i_66_n_0 ,\gen_fifo_rx0.u_rxxpm_1_i_67_n_0 ,RX_ADDR_M_CC}));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_fifo_rx0.u_rxxpm_1_i_65 
       (.I0(wr_index_id_loc_reg[6]),
        .I1(\addr_location_incr_count_reg_n_0_[4] ),
        .O(\gen_fifo_rx0.u_rxxpm_1_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_fifo_rx0.u_rxxpm_1_i_66 
       (.I0(wr_index_id_loc_reg[7]),
        .I1(\addr_location_incr_count_reg_n_0_[3] ),
        .O(\gen_fifo_rx0.u_rxxpm_1_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_fifo_rx0.u_rxxpm_1_i_67 
       (.I0(wr_index_id_loc_reg[8]),
        .I1(\addr_location_incr_count_reg_n_0_[2] ),
        .O(\gen_fifo_rx0.u_rxxpm_1_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_fifo_rx0.u_rxxpm_1_i_68 
       (.I0(\wr_index_id_loc_reg[9]_0 ),
        .I1(\addr_location_incr_count_reg[1]_0 ),
        .O(RX_ADDR_M_CC));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__4
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .O(i__carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .O(i__carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__9
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .O(i__carry_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__8
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .O(i__carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__9
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .O(i__carry_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__8
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .O(i__carry_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[1]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [5]),
        .I1(p_0_in),
        .O(rd_index_gray_reg09_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[2]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [5]),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .O(rd_index_gray_reg07_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[3]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .O(rd_index_gray_reg05_out));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[4]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .O(rd_index_gray_reg03_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[5]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [2]),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .O(rd_index_gray_reg01_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[6]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [1]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .O(rd_index_gray_reg0));
  FDRE \rd_index_gray_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rd_index_gray_reg[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg09_out),
        .Q(rd_index_gray_reg[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg07_out),
        .Q(rd_index_gray_reg[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg05_out),
        .Q(rd_index_gray_reg[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg03_out),
        .Q(rd_index_gray_reg[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg01_out),
        .Q(rd_index_gray_reg[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg0),
        .Q(rd_index_gray_reg[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_synced_fs2_d1_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[0]),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[1]),
        .Q(p_0_in38_in),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[2]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[2] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[3]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[3] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[4]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[4] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[5]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[5] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[6]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[6] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_binary_synced_fs3_d1[1]_i_1__0 
       (.I0(p_1_in),
        .I1(p_0_in32_in),
        .O(wr_index_gray_2msb_xor_axi));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_index_binary_synced_fs3_d1[2]_i_1__0 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I1(p_0_in32_in),
        .I2(p_1_in),
        .O(wr_index_binary_synced_fs3[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_index_binary_synced_fs3_d1[3]_i_1__0 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I1(p_1_in),
        .I2(p_0_in32_in),
        .I3(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .O(wr_index_binary_synced_fs3[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_index_binary_synced_fs3_d1[4]_i_1__0 
       (.I0(p_1_in25_in),
        .I1(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I2(p_0_in32_in),
        .I3(p_1_in),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .O(wr_index_binary_synced_fs3[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_index_binary_synced_fs3_d1[5]_i_1__0 
       (.I0(p_2_in),
        .I1(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I2(p_1_in),
        .I3(p_0_in32_in),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I5(p_1_in25_in),
        .O(wr_index_binary_synced_fs3[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_index_binary_synced_fs3_d1[6]_i_1 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[6] ),
        .I1(p_1_in25_in),
        .I2(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I3(wr_index_gray_2msb_xor_axi),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I5(p_2_in),
        .O(wr_index_binary_synced_fs3[6]));
  FDRE \wr_index_binary_synced_fs3_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_2msb_xor_axi),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[2]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[3]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[4]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[5]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[6]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \wr_index_gray_reg[1]_i_1__0 
       (.I0(wr_index_i_reg[0]),
        .I1(\wr_index_gray_reg[1]_i_2__0_n_0 ),
        .I2(wr_index_i_reg[1]),
        .O(wr_index_gray_reg020_out));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_index_gray_reg[1]_i_2__0 
       (.I0(wr_index_i_reg[2]),
        .I1(wr_index_i_reg[5]),
        .I2(RXE_RXMSG_VAL_F0),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(wr_index_i_reg[4]),
        .I5(wr_index_i_reg[3]),
        .O(\wr_index_gray_reg[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_gray_reg[2]_i_1__0 
       (.I0(p_1_in15_in),
        .I1(p_1_in17_in),
        .O(wr_index_gray_reg018_out));
  LUT6 #(
    .INIT(64'h5666666666666666)) 
    \wr_index_gray_reg[3]_i_1__0 
       (.I0(wr_index_i_reg[2]),
        .I1(wr_index_i_reg[3]),
        .I2(wr_index_i_reg[4]),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(RXE_RXMSG_VAL_F0),
        .I5(wr_index_i_reg[5]),
        .O(wr_index_gray_reg016_out));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h55556AAA)) 
    \wr_index_gray_reg[4]_i_1__0 
       (.I0(wr_index_i_reg[3]),
        .I1(wr_index_i_reg[5]),
        .I2(RXE_RXMSG_VAL_F0),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(wr_index_i_reg[4]),
        .O(wr_index_gray_reg014_out));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h556A)) 
    \wr_index_gray_reg[5]_i_1__0 
       (.I0(wr_index_i_reg[4]),
        .I1(\wr_index_i_reg[6]_0 ),
        .I2(RXE_RXMSG_VAL_F0),
        .I3(wr_index_i_reg[5]),
        .O(wr_index_gray_reg012_out));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \wr_index_gray_reg[6]_i_1 
       (.I0(RXE_RXMSG_VAL_F0),
        .I1(\wr_index_i_reg[6]_0 ),
        .I2(wr_index_i_reg[5]),
        .O(wr_index_gray_reg0));
  FDRE \wr_index_gray_reg_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg020_out),
        .Q(wr_index_gray_reg[1]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg018_out),
        .Q(wr_index_gray_reg[2]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg016_out),
        .Q(wr_index_gray_reg[3]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg014_out),
        .Q(wr_index_gray_reg[4]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg012_out),
        .Q(wr_index_gray_reg[5]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg0),
        .Q(wr_index_gray_reg[6]),
        .R(SR));
  FDRE \wr_index_gray_synced_fs3_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[0]),
        .Q(p_1_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[1]),
        .Q(p_0_in32_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[2]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[3]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[4]),
        .Q(p_1_in25_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[5]),
        .Q(p_2_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[6]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[6] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wr_index_i[0]_i_1__0 
       (.I0(wr_index_i_reg[1]),
        .I1(\wr_index_gray_reg[1]_i_2__0_n_0 ),
        .I2(wr_index_i_reg[0]),
        .O(p_1_in1_in));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_index_i[1]_i_1__0 
       (.I0(wr_index_i_reg[3]),
        .I1(wr_index_i_reg[4]),
        .I2(\wr_index_i_reg[1]_0 ),
        .I3(wr_index_i_reg[5]),
        .I4(wr_index_i_reg[2]),
        .I5(wr_index_i_reg[1]),
        .O(p_1_in17_in));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_index_i[2]_i_1__0 
       (.I0(wr_index_i_reg[5]),
        .I1(RXE_RXMSG_VAL_F0),
        .I2(\wr_index_i_reg[6]_0 ),
        .I3(wr_index_i_reg[4]),
        .I4(wr_index_i_reg[3]),
        .I5(wr_index_i_reg[2]),
        .O(p_1_in15_in));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_index_i[3]_i_1__0 
       (.I0(wr_index_i_reg[4]),
        .I1(\wr_index_i_reg[6]_0 ),
        .I2(RXE_RXMSG_VAL_F0),
        .I3(wr_index_i_reg[5]),
        .I4(wr_index_i_reg[3]),
        .O(p_1_in13_in));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_index_i[4]_i_1__0 
       (.I0(wr_index_i_reg[5]),
        .I1(RXE_RXMSG_VAL_F0),
        .I2(\wr_index_i_reg[6]_0 ),
        .I3(wr_index_i_reg[4]),
        .O(p_1_in11_in));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_i[5]_i_1__0 
       (.I0(\wr_index_i_reg[6]_0 ),
        .I1(RXE_RXMSG_VAL_F0),
        .I2(wr_index_i_reg[5]),
        .O(p_1_in10_in));
  FDRE \wr_index_i_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in1_in),
        .Q(wr_index_i_reg[0]),
        .R(SR));
  FDRE \wr_index_i_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in17_in),
        .Q(wr_index_i_reg[1]),
        .R(SR));
  FDRE \wr_index_i_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in15_in),
        .Q(wr_index_i_reg[2]),
        .R(SR));
  FDRE \wr_index_i_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in13_in),
        .Q(wr_index_i_reg[3]),
        .R(SR));
  FDRE \wr_index_i_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in11_in),
        .Q(wr_index_i_reg[4]),
        .R(SR));
  FDRE \wr_index_i_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in10_in),
        .Q(wr_index_i_reg[5]),
        .R(SR));
  FDRE \wr_index_i_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\wr_index_i_reg[6]_1 ),
        .Q(\wr_index_i_reg[6]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \wr_index_id_loc[0]_i_1 
       (.I0(wr_index_i_reg[4]),
        .I1(wr_index_i_reg[5]),
        .I2(\wr_index_i_reg[6]_0 ),
        .I3(\wr_index_id_loc[0]_i_3_n_0 ),
        .I4(dest_arst),
        .O(\wr_index_id_loc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_index_id_loc[0]_i_2 
       (.I0(wr_index_id_loc_reg[1]),
        .I1(\wr_index_id_loc[0]_i_4_n_0 ),
        .I2(wr_index_id_loc_reg[3]),
        .I3(wr_index_id_loc_reg[2]),
        .I4(wr_index_id_loc_reg[0]),
        .O(p_0_in__4[10]));
  LUT4 #(
    .INIT(16'h0001)) 
    \wr_index_id_loc[0]_i_3 
       (.I0(RXE_RXMSG_VAL_F0),
        .I1(wr_index_i_reg[1]),
        .I2(wr_index_i_reg[2]),
        .I3(wr_index_i_reg[3]),
        .O(\wr_index_id_loc[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA888888800000000)) 
    \wr_index_id_loc[0]_i_4 
       (.I0(wr_index_id_loc_reg[4]),
        .I1(wr_index_id_loc_reg[6]),
        .I2(wr_index_id_loc_reg[7]),
        .I3(wr_index_id_loc_reg[8]),
        .I4(\wr_index_id_loc_reg[9]_0 ),
        .I5(wr_index_id_loc_reg[5]),
        .O(\wr_index_id_loc[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_index_id_loc[1]_i_1__0 
       (.I0(wr_index_id_loc_reg[2]),
        .I1(wr_index_id_loc_reg[3]),
        .I2(\wr_index_id_loc[0]_i_4_n_0 ),
        .I3(wr_index_id_loc_reg[1]),
        .O(p_0_in__4[9]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_id_loc[2]_i_1__0 
       (.I0(\wr_index_id_loc[0]_i_4_n_0 ),
        .I1(wr_index_id_loc_reg[3]),
        .I2(wr_index_id_loc_reg[2]),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_id_loc[3]_i_1__0 
       (.I0(\wr_index_id_loc[0]_i_4_n_0 ),
        .I1(wr_index_id_loc_reg[3]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h1555FFFFEAAA0000)) 
    \wr_index_id_loc[4]_i_1__0 
       (.I0(wr_index_id_loc_reg[6]),
        .I1(wr_index_id_loc_reg[7]),
        .I2(wr_index_id_loc_reg[8]),
        .I3(\wr_index_id_loc_reg[9]_0 ),
        .I4(wr_index_id_loc_reg[5]),
        .I5(wr_index_id_loc_reg[4]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h007FFF80)) 
    \wr_index_id_loc[5]_i_1__0 
       (.I0(\wr_index_id_loc_reg[9]_0 ),
        .I1(wr_index_id_loc_reg[8]),
        .I2(wr_index_id_loc_reg[7]),
        .I3(wr_index_id_loc_reg[6]),
        .I4(wr_index_id_loc_reg[5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h807F)) 
    \wr_index_id_loc[6]_i_1 
       (.I0(wr_index_id_loc_reg[7]),
        .I1(wr_index_id_loc_reg[8]),
        .I2(\wr_index_id_loc_reg[9]_0 ),
        .I3(wr_index_id_loc_reg[6]),
        .O(p_0_in__4[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_id_loc[7]_i_1 
       (.I0(\wr_index_id_loc_reg[9]_0 ),
        .I1(wr_index_id_loc_reg[8]),
        .I2(wr_index_id_loc_reg[7]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_id_loc[8]_i_1 
       (.I0(\wr_index_id_loc_reg[9]_0 ),
        .I1(wr_index_id_loc_reg[8]),
        .O(p_0_in__4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_index_id_loc[9]_i_1 
       (.I0(\wr_index_id_loc_reg[9]_0 ),
        .O(p_0_in__4[1]));
  FDRE \wr_index_id_loc_reg[0] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[10]),
        .Q(wr_index_id_loc_reg[0]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[1] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[9]),
        .Q(wr_index_id_loc_reg[1]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[2] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[8]),
        .Q(wr_index_id_loc_reg[2]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[3] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[7]),
        .Q(wr_index_id_loc_reg[3]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDSE \wr_index_id_loc_reg[4] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[6]),
        .Q(wr_index_id_loc_reg[4]),
        .S(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[5] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[5]),
        .Q(wr_index_id_loc_reg[5]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[6] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[4]),
        .Q(wr_index_id_loc_reg[6]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[7] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[3]),
        .Q(wr_index_id_loc_reg[7]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[8] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[2]),
        .Q(wr_index_id_loc_reg[8]),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[9] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F0),
        .D(p_0_in__4[1]),
        .Q(\wr_index_id_loc_reg[9]_0 ),
        .R(\wr_index_id_loc[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_can_rxmsg_fifo_cntl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_rxmsg_fifo_cntl__parameterized0
   (RXF_FULL_AXI_0,
    RXWM_SET_F1,
    RXF_FULL_I_reg_0,
    Q,
    RXF_FULL_AT_MSG_BOUNDARY_reg_0,
    \addr_location_incr_count_reg[0]_0 ,
    \RD_INDEX_reg[1]_0 ,
    \wr_index_i_reg[6]_0 ,
    RX_ADDR_M_CC_F1,
    MATCH_RESULT_TO_BSP0,
    RXF_FULL_I_reg_1,
    \IC_REG_N_BTR_TS2_I_reg[1] ,
    \IC_REG_WMR_I2_reg[1]_0 ,
    \IC_REG_RXFP_I2_reg[0]_0 ,
    \RXE_DATA_STORED_AT_DLC_reg[0]_0 ,
    \MULTI_BIT.s_level_out_bus_d5_reg[0] ,
    s_axi_aclk,
    SR,
    can_clk,
    addr_location_incr_count_2,
    TS_RX_WEN_F1,
    RXE_MSGVAL_EARLY_F1,
    RXF_FULL_AT_MSG_BOUNDARY_reg_1,
    RXE_RXFIFO_WEN_FD2,
    RXE_RXFIFO_WEN_FD1,
    \wr_index_i_reg[1]_0 ,
    RXE_RXMSG_VAL_F1,
    dest_arst,
    RXE_RXFIFO_WEN,
    MATCH_RESULT_1_D11__21,
    MATCH_RESULT_FS2_D1,
    MATCH_RESULT_TO_BSP_reg,
    MATCH_RESULT_TO_BSP_reg_0,
    \RD_DATA_RET[18]_i_2 ,
    \RD_DATA_RET[18]_i_2_0 ,
    \RD_DATA_RET[18]_i_2_1 ,
    \RD_DATA_RET[18]_i_2_2 ,
    \RD_DATA_RET[18]_i_2_3 ,
    \RD_INDEX_reg[6]_0 ,
    \RD_INDEX_reg[6]_1 ,
    \FILL_LEVEL_reg[5]_0 ,
    E,
    s_axi_wdata,
    \RXE_DATA_STORED_AT_DLC_reg[0]_1 ,
    \wr_index_i_reg[6]_1 );
  output RXF_FULL_AXI_0;
  output RXWM_SET_F1;
  output RXF_FULL_I_reg_0;
  output [6:0]Q;
  output RXF_FULL_AT_MSG_BOUNDARY_reg_0;
  output \addr_location_incr_count_reg[0]_0 ;
  output [5:0]\RD_INDEX_reg[1]_0 ;
  output [0:0]\wr_index_i_reg[6]_0 ;
  output [9:0]RX_ADDR_M_CC_F1;
  output MATCH_RESULT_TO_BSP0;
  output RXF_FULL_I_reg_1;
  output \IC_REG_N_BTR_TS2_I_reg[1] ;
  output [4:0]\IC_REG_WMR_I2_reg[1]_0 ;
  output [4:0]\IC_REG_RXFP_I2_reg[0]_0 ;
  output [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  input \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  input s_axi_aclk;
  input [0:0]SR;
  input can_clk;
  input [0:0]addr_location_incr_count_2;
  input TS_RX_WEN_F1;
  input RXE_MSGVAL_EARLY_F1;
  input RXF_FULL_AT_MSG_BOUNDARY_reg_1;
  input RXE_RXFIFO_WEN_FD2;
  input RXE_RXFIFO_WEN_FD1;
  input \wr_index_i_reg[1]_0 ;
  input RXE_RXMSG_VAL_F1;
  input dest_arst;
  input RXE_RXFIFO_WEN;
  input MATCH_RESULT_1_D11__21;
  input MATCH_RESULT_FS2_D1;
  input MATCH_RESULT_TO_BSP_reg;
  input MATCH_RESULT_TO_BSP_reg_0;
  input [0:0]\RD_DATA_RET[18]_i_2 ;
  input [0:0]\RD_DATA_RET[18]_i_2_0 ;
  input \RD_DATA_RET[18]_i_2_1 ;
  input \RD_DATA_RET[18]_i_2_2 ;
  input [0:0]\RD_DATA_RET[18]_i_2_3 ;
  input \RD_INDEX_reg[6]_0 ;
  input \RD_INDEX_reg[6]_1 ;
  input [0:0]\FILL_LEVEL_reg[5]_0 ;
  input [0:0]E;
  input [10:0]s_axi_wdata;
  input [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_1 ;
  input [0:0]\wr_index_i_reg[6]_1 ;

  wire [0:0]E;
  wire \FILL_LEVEL[0]_i_1__1_n_0 ;
  wire \FILL_LEVEL[1]_i_1__1_n_0 ;
  wire \FILL_LEVEL[2]_i_1__1_n_0 ;
  wire \FILL_LEVEL[3]_i_1__1_n_0 ;
  wire \FILL_LEVEL[3]_i_3__0_n_0 ;
  wire \FILL_LEVEL[3]_i_4__0_n_0 ;
  wire \FILL_LEVEL[3]_i_5__0_n_0 ;
  wire \FILL_LEVEL[3]_i_6__0_n_0 ;
  wire \FILL_LEVEL[4]_i_1__1_n_0 ;
  wire \FILL_LEVEL[5]_i_2__0_n_0 ;
  wire \FILL_LEVEL[6]_i_1_n_0 ;
  wire \FILL_LEVEL[6]_i_2__0_n_0 ;
  wire \FILL_LEVEL[6]_i_4__0_n_0 ;
  wire \FILL_LEVEL[6]_i_5__0_n_0 ;
  wire \FILL_LEVEL[6]_i_6__0_n_0 ;
  wire \FILL_LEVEL[6]_i_7__0_n_0 ;
  wire \FILL_LEVEL[6]_i_8__0_n_0 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_0 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_1 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_2 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_3 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_4 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_5 ;
  wire \FILL_LEVEL_CMB0_inferred__0/i__carry_n_6 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_0 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_1 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_2 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_3 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_4 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_5 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_6 ;
  wire \FILL_LEVEL_reg[3]_i_2__0_n_7 ;
  wire [0:0]\FILL_LEVEL_reg[5]_0 ;
  wire \FILL_LEVEL_reg[6]_i_3__0_n_1 ;
  wire \FILL_LEVEL_reg[6]_i_3__0_n_3 ;
  wire \FILL_LEVEL_reg[6]_i_3__0_n_6 ;
  wire \FILL_LEVEL_reg[6]_i_3__0_n_7 ;
  wire \IC_REG_N_BTR_TS2_I_reg[1] ;
  wire [4:0]\IC_REG_RXFP_I2_reg[0]_0 ;
  wire [4:0]\IC_REG_WMR_I2_reg[1]_0 ;
  wire [0:0]IC_REG_WMR_I_F1;
  wire MATCH_RESULT_1_D11__21;
  wire MATCH_RESULT_FS2_D1;
  wire MATCH_RESULT_TO_BSP0;
  wire MATCH_RESULT_TO_BSP_reg;
  wire MATCH_RESULT_TO_BSP_reg_0;
  wire \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  wire [6:0]Q;
  wire [0:0]\RD_DATA_RET[18]_i_2 ;
  wire [0:0]\RD_DATA_RET[18]_i_2_0 ;
  wire \RD_DATA_RET[18]_i_2_1 ;
  wire \RD_DATA_RET[18]_i_2_2 ;
  wire [0:0]\RD_DATA_RET[18]_i_2_3 ;
  wire RD_INDEX0;
  wire \RD_INDEX[0]_i_3__1_n_0 ;
  wire \RD_INDEX[0]_i_5_n_0 ;
  wire \RD_INDEX[2]_i_1__1_n_0 ;
  wire \RD_INDEX[6]_i_1__0_n_0 ;
  wire [5:0]\RD_INDEX_reg[1]_0 ;
  wire \RD_INDEX_reg[6]_0 ;
  wire \RD_INDEX_reg[6]_1 ;
  wire RXE_DATA_STORED_AT_DLC0;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_0 ;
  wire [10:0]\RXE_DATA_STORED_AT_DLC_reg[0]_1 ;
  wire RXE_MSGVAL_EARLY_F1;
  wire RXE_RXFIFO_WEN;
  wire RXE_RXFIFO_WEN_FD1;
  wire RXE_RXFIFO_WEN_FD2;
  wire RXE_RXMSG_VAL_F1;
  wire RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg_0;
  wire RXF_FULL_AT_MSG_BOUNDARY_reg_1;
  wire RXF_FULL_AXI0;
  wire RXF_FULL_AXI_0;
  wire RXF_FULL_AXI_i_2__1_n_0;
  wire RXF_FULL_AXI_i_3__1_n_0;
  wire RXF_FULL_AXI_i_4__0_n_0;
  wire RXF_FULL_I0;
  wire RXF_FULL_I1__8;
  wire RXF_FULL_I_i_3__1_n_0;
  wire RXF_FULL_I_i_4__1_n_0;
  wire RXF_FULL_I_reg_0;
  wire RXF_FULL_I_reg_1;
  wire RXWM_SET0_carry_i_1__0_n_0;
  wire RXWM_SET0_carry_i_2__0_n_0;
  wire RXWM_SET0_carry_i_3__0_n_0;
  wire RXWM_SET0_carry_i_4__0_n_0;
  wire RXWM_SET0_carry_i_5__0_n_0;
  wire RXWM_SET0_carry_i_6__0_n_0;
  wire RXWM_SET0_carry_i_7__0_n_0;
  wire RXWM_SET0_carry_n_0;
  wire RXWM_SET0_carry_n_1;
  wire RXWM_SET0_carry_n_2;
  wire RXWM_SET0_carry_n_3;
  wire RXWM_SET_F1;
  wire [9:0]RX_ADDR_M_CC_F1;
  wire [0:0]SR;
  wire TS_RX_WEN_F1;
  wire addr_location_incr_count0;
  wire \addr_location_incr_count[0]_i_1__0_n_0 ;
  wire \addr_location_incr_count[1]_i_1__1_n_0 ;
  wire \addr_location_incr_count[2]_i_1__1_n_0 ;
  wire \addr_location_incr_count[3]_i_1__1_n_0 ;
  wire \addr_location_incr_count[4]_i_3__0_n_0 ;
  wire \addr_location_incr_count[4]_i_4__0_n_0 ;
  wire [0:0]addr_location_incr_count_2;
  wire \addr_location_incr_count_reg[0]_0 ;
  wire \addr_location_incr_count_reg_n_0_[1] ;
  wire \addr_location_incr_count_reg_n_0_[2] ;
  wire \addr_location_incr_count_reg_n_0_[3] ;
  wire \addr_location_incr_count_reg_n_0_[4] ;
  wire can_clk;
  wire dest_arst;
  wire \gen_rx1.u_rxxpm_2_i_2_n_3 ;
  wire \gen_rx1.u_rxxpm_2_i_38_n_0 ;
  wire \gen_rx1.u_rxxpm_2_i_39_n_0 ;
  wire \gen_rx1.u_rxxpm_2_i_3_n_0 ;
  wire \gen_rx1.u_rxxpm_2_i_3_n_1 ;
  wire \gen_rx1.u_rxxpm_2_i_3_n_2 ;
  wire \gen_rx1.u_rxxpm_2_i_3_n_3 ;
  wire \gen_rx1.u_rxxpm_2_i_40_n_0 ;
  wire \gen_rx1.u_rxxpm_2_i_41_n_0 ;
  wire \gen_rx1.u_rxxpm_2_i_4_n_0 ;
  wire \gen_rx1.u_rxxpm_2_i_4_n_1 ;
  wire \gen_rx1.u_rxxpm_2_i_4_n_2 ;
  wire \gen_rx1.u_rxxpm_2_i_4_n_3 ;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_4__9_n_0;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in32_in;
  wire p_0_in38_in;
  wire [6:2]p_0_in__1;
  wire [10:1]p_0_in__5;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in11_in;
  wire p_1_in13_in;
  wire p_1_in15_in;
  wire p_1_in17_in;
  wire p_1_in1_in;
  wire p_1_in25_in;
  wire p_2_in;
  wire rd_index_gray_reg0;
  wire rd_index_gray_reg01_out;
  wire rd_index_gray_reg03_out;
  wire rd_index_gray_reg05_out;
  wire rd_index_gray_reg07_out;
  wire rd_index_gray_reg09_out;
  wire \rd_index_gray_reg_reg_n_0_[0] ;
  wire \rd_index_gray_reg_reg_n_0_[1] ;
  wire \rd_index_gray_reg_reg_n_0_[2] ;
  wire \rd_index_gray_reg_reg_n_0_[3] ;
  wire \rd_index_gray_reg_reg_n_0_[4] ;
  wire \rd_index_gray_reg_reg_n_0_[5] ;
  wire \rd_index_gray_reg_reg_n_0_[6] ;
  wire [0:6]rd_index_gray_synced_fs2;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[2] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[3] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[4] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[5] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[6] ;
  wire s_axi_aclk;
  wire [10:0]s_axi_wdata;
  wire [2:6]wr_index_binary_synced_fs3;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[1] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[2] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[3] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[4] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[5] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[6] ;
  wire wr_index_gray_2msb_xor_axi;
  wire wr_index_gray_reg0;
  wire wr_index_gray_reg012_out;
  wire wr_index_gray_reg014_out;
  wire wr_index_gray_reg016_out;
  wire wr_index_gray_reg018_out;
  wire wr_index_gray_reg020_out;
  wire \wr_index_gray_reg[1]_i_2__1_n_0 ;
  wire \wr_index_gray_reg_reg_n_0_[1] ;
  wire \wr_index_gray_reg_reg_n_0_[2] ;
  wire \wr_index_gray_reg_reg_n_0_[3] ;
  wire \wr_index_gray_reg_reg_n_0_[4] ;
  wire \wr_index_gray_reg_reg_n_0_[5] ;
  wire \wr_index_gray_reg_reg_n_0_[6] ;
  wire [0:6]wr_index_gray_synced_fs3;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[2] ;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[3] ;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[6] ;
  wire [0:5]wr_index_i_reg;
  wire \wr_index_i_reg[1]_0 ;
  wire [0:0]\wr_index_i_reg[6]_0 ;
  wire [0:0]\wr_index_i_reg[6]_1 ;
  wire \wr_index_id_loc[0]_i_1__0_n_0 ;
  wire \wr_index_id_loc[0]_i_3__0_n_0 ;
  wire \wr_index_id_loc[0]_i_4__0_n_0 ;
  wire [0:9]wr_index_id_loc_reg;
  wire [0:0]\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_FILL_LEVEL_reg[6]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_FILL_LEVEL_reg[6]_i_3__0_O_UNCONNECTED ;
  wire [3:0]NLW_RXWM_SET0_carry_O_UNCONNECTED;
  wire [3:1]\NLW_gen_rx1.u_rxxpm_2_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_rx1.u_rxxpm_2_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_rx1.u_rxxpm_2_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8BB8)) 
    \FILL_LEVEL[0]_i_1__1 
       (.I0(\FILL_LEVEL_reg[3]_i_2__0_n_7 ),
        .I1(\FILL_LEVEL[6]_i_2__0_n_0 ),
        .I2(\RD_INDEX_reg[1]_0 [0]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .O(\FILL_LEVEL[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[1]_i_1__1 
       (.I0(\FILL_LEVEL_reg[3]_i_2__0_n_6 ),
        .I1(\FILL_LEVEL[6]_i_2__0_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_6 ),
        .O(\FILL_LEVEL[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[2]_i_1__1 
       (.I0(\FILL_LEVEL_reg[3]_i_2__0_n_5 ),
        .I1(\FILL_LEVEL[6]_i_2__0_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_5 ),
        .O(\FILL_LEVEL[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[3]_i_1__1 
       (.I0(\FILL_LEVEL_reg[3]_i_2__0_n_4 ),
        .I1(\FILL_LEVEL[6]_i_2__0_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_4 ),
        .O(\FILL_LEVEL[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_3__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .O(\FILL_LEVEL[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_4__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .O(\FILL_LEVEL[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_5__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .O(\FILL_LEVEL[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[3]_i_6__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .O(\FILL_LEVEL[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[4]_i_1__1 
       (.I0(\FILL_LEVEL_reg[6]_i_3__0_n_7 ),
        .I1(\FILL_LEVEL[6]_i_2__0_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7 ),
        .O(\FILL_LEVEL[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FILL_LEVEL[5]_i_2__0 
       (.I0(\FILL_LEVEL_reg[6]_i_3__0_n_6 ),
        .I1(\FILL_LEVEL[6]_i_2__0_n_0 ),
        .I2(\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6 ),
        .O(\FILL_LEVEL[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE2)) 
    \FILL_LEVEL[6]_i_1 
       (.I0(\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5 ),
        .I1(\FILL_LEVEL[6]_i_2__0_n_0 ),
        .I2(\FILL_LEVEL_reg[6]_i_3__0_n_1 ),
        .I3(RXF_FULL_AXI_0),
        .O(\FILL_LEVEL[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A088A8A)) 
    \FILL_LEVEL[6]_i_2__0 
       (.I0(\FILL_LEVEL[6]_i_4__0_n_0 ),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .I2(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .I3(\RD_INDEX_reg[1]_0 [4]),
        .I4(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .O(\FILL_LEVEL[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \FILL_LEVEL[6]_i_4__0 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I2(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I3(\RD_INDEX_reg[1]_0 [2]),
        .I4(\FILL_LEVEL[6]_i_7__0_n_0 ),
        .I5(\FILL_LEVEL[6]_i_8__0_n_0 ),
        .O(\FILL_LEVEL[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[6]_i_5__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .O(\FILL_LEVEL[6]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FILL_LEVEL[6]_i_6__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .O(\FILL_LEVEL[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F400F0FFFF44F4)) 
    \FILL_LEVEL[6]_i_7__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I4(\RD_INDEX_reg[1]_0 [1]),
        .I5(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .O(\FILL_LEVEL[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \FILL_LEVEL[6]_i_8__0 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\RD_INDEX_reg[1]_0 [4]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I4(\RD_INDEX_reg[1]_0 [5]),
        .I5(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .O(\FILL_LEVEL[6]_i_8__0_n_0 ));
  CARRY4 \FILL_LEVEL_CMB0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\FILL_LEVEL_CMB0_inferred__0/i__carry_n_0 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_1 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_2 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[6] }),
        .O({\FILL_LEVEL_CMB0_inferred__0/i__carry_n_4 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_5 ,\FILL_LEVEL_CMB0_inferred__0/i__carry_n_6 ,\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry_O_UNCONNECTED [0]}),
        .S({i__carry_i_1__8_n_0,i__carry_i_2__9_n_0,i__carry_i_3__8_n_0,i__carry_i_4__9_n_0}));
  CARRY4 \FILL_LEVEL_CMB0_inferred__0/i__carry__0 
       (.CI(\FILL_LEVEL_CMB0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_2 ,\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[2] }),
        .O({\NLW_FILL_LEVEL_CMB0_inferred__0/i__carry__0_O_UNCONNECTED [3],\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_5 ,\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_6 ,\FILL_LEVEL_CMB0_inferred__0/i__carry__0_n_7 }),
        .S({1'b0,1'b1,i__carry__0_i_1__3_n_0,i__carry__0_i_2__4_n_0}));
  FDRE \FILL_LEVEL_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\FILL_LEVEL_reg[5]_0 ));
  FDRE \FILL_LEVEL_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\FILL_LEVEL_reg[5]_0 ));
  FDRE \FILL_LEVEL_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\FILL_LEVEL_reg[5]_0 ));
  FDRE \FILL_LEVEL_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\FILL_LEVEL_reg[5]_0 ));
  CARRY4 \FILL_LEVEL_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\FILL_LEVEL_reg[3]_i_2__0_n_0 ,\FILL_LEVEL_reg[3]_i_2__0_n_1 ,\FILL_LEVEL_reg[3]_i_2__0_n_2 ,\FILL_LEVEL_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[6] }),
        .O({\FILL_LEVEL_reg[3]_i_2__0_n_4 ,\FILL_LEVEL_reg[3]_i_2__0_n_5 ,\FILL_LEVEL_reg[3]_i_2__0_n_6 ,\FILL_LEVEL_reg[3]_i_2__0_n_7 }),
        .S({\FILL_LEVEL[3]_i_3__0_n_0 ,\FILL_LEVEL[3]_i_4__0_n_0 ,\FILL_LEVEL[3]_i_5__0_n_0 ,\FILL_LEVEL[3]_i_6__0_n_0 }));
  FDRE \FILL_LEVEL_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\FILL_LEVEL_reg[5]_0 ));
  FDRE \FILL_LEVEL_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[5]_i_2__0_n_0 ),
        .Q(Q[5]),
        .R(\FILL_LEVEL_reg[5]_0 ));
  FDRE \FILL_LEVEL_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  CARRY4 \FILL_LEVEL_reg[6]_i_3__0 
       (.CI(\FILL_LEVEL_reg[3]_i_2__0_n_0 ),
        .CO({\NLW_FILL_LEVEL_reg[6]_i_3__0_CO_UNCONNECTED [3],\FILL_LEVEL_reg[6]_i_3__0_n_1 ,\NLW_FILL_LEVEL_reg[6]_i_3__0_CO_UNCONNECTED [1],\FILL_LEVEL_reg[6]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ,\wr_index_binary_synced_fs3_d1_reg_n_0_[2] }),
        .O({\NLW_FILL_LEVEL_reg[6]_i_3__0_O_UNCONNECTED [3:2],\FILL_LEVEL_reg[6]_i_3__0_n_6 ,\FILL_LEVEL_reg[6]_i_3__0_n_7 }),
        .S({1'b0,1'b1,\FILL_LEVEL[6]_i_5__0_n_0 ,\FILL_LEVEL[6]_i_6__0_n_0 }));
  FDSE \IC_REG_RXFP_I2_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\IC_REG_RXFP_I2_reg[0]_0 [4]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_RXFP_I2_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\IC_REG_RXFP_I2_reg[0]_0 [3]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_RXFP_I2_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\IC_REG_RXFP_I2_reg[0]_0 [2]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_RXFP_I2_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\IC_REG_RXFP_I2_reg[0]_0 [1]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_RXFP_I2_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(\IC_REG_RXFP_I2_reg[0]_0 [0]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \IC_REG_WMR_I2_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(IC_REG_WMR_I_F1),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \IC_REG_WMR_I2_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_WMR_I2_reg[1]_0 [4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_WMR_I2_reg[1]_0 [3]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_WMR_I2_reg[1]_0 [2]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_WMR_I2_reg[1]_0 [1]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_WMR_I2_reg[1]_0 [0]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'h1000100010001F00)) 
    MATCH_RESULT_TO_BSP_i_1
       (.I0(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .I1(RXF_FULL_I_reg_0),
        .I2(MATCH_RESULT_1_D11__21),
        .I3(MATCH_RESULT_FS2_D1),
        .I4(MATCH_RESULT_TO_BSP_reg),
        .I5(MATCH_RESULT_TO_BSP_reg_0),
        .O(MATCH_RESULT_TO_BSP0));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \RD_DATA_RET[18]_i_4 
       (.I0(\RD_DATA_RET[18]_i_2 ),
        .I1(IC_REG_WMR_I_F1),
        .I2(\RD_DATA_RET[18]_i_2_0 ),
        .I3(\RD_DATA_RET[18]_i_2_1 ),
        .I4(\RD_DATA_RET[18]_i_2_2 ),
        .I5(\RD_DATA_RET[18]_i_2_3 ),
        .O(\IC_REG_N_BTR_TS2_I_reg[1] ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \RD_INDEX[0]_i_1__0 
       (.I0(\RD_INDEX[0]_i_3__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[6]),
        .I4(\RD_INDEX_reg[6]_0 ),
        .I5(\RD_INDEX_reg[6]_1 ),
        .O(RD_INDEX0));
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_INDEX[0]_i_2__1 
       (.I0(p_0_in),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .I2(\RD_INDEX[0]_i_5_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RD_INDEX[0]_i_3__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .O(\RD_INDEX[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \RD_INDEX[0]_i_5 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\RD_INDEX_reg[1]_0 [2]),
        .I4(\RD_INDEX_reg[1]_0 [3]),
        .O(\RD_INDEX[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \RD_INDEX[1]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [5]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(\RD_INDEX_reg[1]_0 [0]),
        .I5(\RD_INDEX_reg[1]_0 [4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \RD_INDEX[2]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\RD_INDEX_reg[1]_0 [2]),
        .I4(\RD_INDEX_reg[1]_0 [3]),
        .O(\RD_INDEX[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RD_INDEX[3]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\RD_INDEX_reg[1]_0 [0]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_INDEX[4]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [2]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .O(p_0_in__1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \RD_INDEX[6]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [0]),
        .O(\RD_INDEX[6]_i_1__0_n_0 ));
  FDRE \RD_INDEX_reg[0] 
       (.C(s_axi_aclk),
        .CE(RD_INDEX0),
        .D(p_0_in__1[6]),
        .Q(p_0_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[1] 
       (.C(s_axi_aclk),
        .CE(RD_INDEX0),
        .D(p_0_in__1[5]),
        .Q(\RD_INDEX_reg[1]_0 [5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[2] 
       (.C(s_axi_aclk),
        .CE(RD_INDEX0),
        .D(\RD_INDEX[2]_i_1__1_n_0 ),
        .Q(\RD_INDEX_reg[1]_0 [4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[3] 
       (.C(s_axi_aclk),
        .CE(RD_INDEX0),
        .D(p_0_in__1[3]),
        .Q(\RD_INDEX_reg[1]_0 [3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[4] 
       (.C(s_axi_aclk),
        .CE(RD_INDEX0),
        .D(p_0_in__1[2]),
        .Q(\RD_INDEX_reg[1]_0 [2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[5] 
       (.C(s_axi_aclk),
        .CE(RD_INDEX0),
        .D(rd_index_gray_reg0),
        .Q(\RD_INDEX_reg[1]_0 [1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[6] 
       (.C(s_axi_aclk),
        .CE(RD_INDEX0),
        .D(\RD_INDEX[6]_i_1__0_n_0 ),
        .Q(\RD_INDEX_reg[1]_0 [0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8 RD_PTR_2C_CDC_TO
       (.D({rd_index_gray_synced_fs2[0],rd_index_gray_synced_fs2[1],rd_index_gray_synced_fs2[2],rd_index_gray_synced_fs2[3],rd_index_gray_synced_fs2[4],rd_index_gray_synced_fs2[5],rd_index_gray_synced_fs2[6]}),
        .Q({\rd_index_gray_reg_reg_n_0_[0] ,\rd_index_gray_reg_reg_n_0_[1] ,\rd_index_gray_reg_reg_n_0_[2] ,\rd_index_gray_reg_reg_n_0_[3] ,\rd_index_gray_reg_reg_n_0_[4] ,\rd_index_gray_reg_reg_n_0_[5] ,\rd_index_gray_reg_reg_n_0_[6] }),
        .SR(SR),
        .can_clk(can_clk));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_1__0 
       (.I0(\addr_location_incr_count_reg_n_0_[2] ),
        .I1(\addr_location_incr_count_reg_n_0_[3] ),
        .I2(\addr_location_incr_count_reg[0]_0 ),
        .I3(\addr_location_incr_count_reg_n_0_[1] ),
        .I4(\addr_location_incr_count_reg_n_0_[4] ),
        .I5(RXE_RXFIFO_WEN),
        .O(RXE_DATA_STORED_AT_DLC0));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[0] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [10]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [10]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[10] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [0]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [0]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[1] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [9]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [9]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[2] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [8]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [8]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[3] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [7]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [7]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[4] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [6]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [6]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[5] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [5]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [5]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[6] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [4]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [4]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[7] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [3]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [3]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[8] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [2]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [2]),
        .R(SR));
  FDRE \RXE_DATA_STORED_AT_DLC_reg[9] 
       (.C(can_clk),
        .CE(RXE_DATA_STORED_AT_DLC0),
        .D(\RXE_DATA_STORED_AT_DLC_reg[0]_1 [1]),
        .Q(\RXE_DATA_STORED_AT_DLC_reg[0]_0 [1]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    RXE_MSGVAL_EARLY_F1_i_2
       (.I0(RXF_FULL_I_reg_0),
        .I1(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .O(RXF_FULL_I_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000AEAA)) 
    RXF_FULL_AT_MSG_BOUNDARY_i_1
       (.I0(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .I1(RXF_FULL_I_reg_0),
        .I2(RXE_RXFIFO_WEN_FD2),
        .I3(RXE_RXFIFO_WEN_FD1),
        .I4(RXF_FULL_AT_MSG_BOUNDARY_reg_1),
        .O(RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0));
  FDRE RXF_FULL_AT_MSG_BOUNDARY_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXF_FULL_AT_MSG_BOUNDARY_i_1_n_0),
        .Q(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000690000)) 
    RXF_FULL_AXI_i_1__1
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I3(RXF_FULL_AXI_i_2__1_n_0),
        .I4(RXF_FULL_AXI_i_3__1_n_0),
        .I5(RXF_FULL_AXI_i_4__0_n_0),
        .O(RXF_FULL_AXI0));
  LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
    RXF_FULL_AXI_i_2__1
       (.I0(\RD_INDEX_reg[1]_0 [1]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\wr_index_gray_synced_fs3_d1_reg_n_0_[6] ),
        .I3(\RD_INDEX_reg[1]_0 [5]),
        .I4(\RD_INDEX_reg[1]_0 [4]),
        .I5(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .O(RXF_FULL_AXI_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h09606009)) 
    RXF_FULL_AXI_i_3__1
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(p_1_in25_in),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(p_2_in),
        .O(RXF_FULL_AXI_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDBBD)) 
    RXF_FULL_AXI_i_4__0
       (.I0(p_0_in),
        .I1(p_1_in),
        .I2(p_0_in32_in),
        .I3(\RD_INDEX_reg[1]_0 [5]),
        .O(RXF_FULL_AXI_i_4__0_n_0));
  FDRE RXF_FULL_AXI_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RXF_FULL_AXI0),
        .Q(RXF_FULL_AXI_0),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'h4824214200000000)) 
    RXF_FULL_I_i_1__1
       (.I0(p_0_in0_in),
        .I1(wr_index_i_reg[0]),
        .I2(\wr_index_gray_reg[1]_i_2__1_n_0 ),
        .I3(wr_index_i_reg[1]),
        .I4(p_0_in38_in),
        .I5(RXF_FULL_I1__8),
        .O(RXF_FULL_I0));
  LUT6 #(
    .INIT(64'h0060900060000090)) 
    RXF_FULL_I_i_2__1
       (.I0(\rd_index_gray_synced_fs2_d1_reg_n_0_[3] ),
        .I1(p_1_in13_in),
        .I2(RXF_FULL_I_i_3__1_n_0),
        .I3(p_1_in17_in),
        .I4(p_1_in15_in),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[2] ),
        .O(RXF_FULL_I1__8));
  LUT6 #(
    .INIT(64'h2222882888882282)) 
    RXF_FULL_I_i_3__1
       (.I0(RXF_FULL_I_i_4__1_n_0),
        .I1(wr_index_i_reg[3]),
        .I2(wr_index_i_reg[5]),
        .I3(\wr_index_i_reg[1]_0 ),
        .I4(wr_index_i_reg[4]),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[4] ),
        .O(RXF_FULL_I_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0006699066600009)) 
    RXF_FULL_I_i_4__1
       (.I0(wr_index_i_reg[4]),
        .I1(\rd_index_gray_synced_fs2_d1_reg_n_0_[5] ),
        .I2(RXE_RXMSG_VAL_F1),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(wr_index_i_reg[5]),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[6] ),
        .O(RXF_FULL_I_i_4__1_n_0));
  FDRE RXF_FULL_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXF_FULL_I0),
        .Q(RXF_FULL_I_reg_0),
        .R(SR));
  CARRY4 RXWM_SET0_carry
       (.CI(1'b0),
        .CO({RXWM_SET0_carry_n_0,RXWM_SET0_carry_n_1,RXWM_SET0_carry_n_2,RXWM_SET0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[6],RXWM_SET0_carry_i_1__0_n_0,RXWM_SET0_carry_i_2__0_n_0,RXWM_SET0_carry_i_3__0_n_0}),
        .O(NLW_RXWM_SET0_carry_O_UNCONNECTED[3:0]),
        .S({RXWM_SET0_carry_i_4__0_n_0,RXWM_SET0_carry_i_5__0_n_0,RXWM_SET0_carry_i_6__0_n_0,RXWM_SET0_carry_i_7__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    RXWM_SET0_carry_i_1__0
       (.I0(Q[4]),
        .I1(\IC_REG_WMR_I2_reg[1]_0 [4]),
        .I2(IC_REG_WMR_I_F1),
        .I3(Q[5]),
        .O(RXWM_SET0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    RXWM_SET0_carry_i_2__0
       (.I0(Q[2]),
        .I1(\IC_REG_WMR_I2_reg[1]_0 [2]),
        .I2(\IC_REG_WMR_I2_reg[1]_0 [3]),
        .I3(Q[3]),
        .O(RXWM_SET0_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    RXWM_SET0_carry_i_3__0
       (.I0(Q[0]),
        .I1(\IC_REG_WMR_I2_reg[1]_0 [0]),
        .I2(\IC_REG_WMR_I2_reg[1]_0 [1]),
        .I3(Q[1]),
        .O(RXWM_SET0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    RXWM_SET0_carry_i_4__0
       (.I0(Q[6]),
        .O(RXWM_SET0_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    RXWM_SET0_carry_i_5__0
       (.I0(\IC_REG_WMR_I2_reg[1]_0 [4]),
        .I1(Q[4]),
        .I2(IC_REG_WMR_I_F1),
        .I3(Q[5]),
        .O(RXWM_SET0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    RXWM_SET0_carry_i_6__0
       (.I0(\IC_REG_WMR_I2_reg[1]_0 [2]),
        .I1(Q[2]),
        .I2(\IC_REG_WMR_I2_reg[1]_0 [3]),
        .I3(Q[3]),
        .O(RXWM_SET0_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    RXWM_SET0_carry_i_7__0
       (.I0(\IC_REG_WMR_I2_reg[1]_0 [0]),
        .I1(Q[0]),
        .I2(\IC_REG_WMR_I2_reg[1]_0 [1]),
        .I3(Q[1]),
        .O(RXWM_SET0_carry_i_7__0_n_0));
  FDRE RXWM_SET_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RXWM_SET0_carry_n_0),
        .Q(RXWM_SET_F1),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9 WR_PTR_2S_CDC_TO
       (.D({wr_index_gray_synced_fs3[0],wr_index_gray_synced_fs3[1],wr_index_gray_synced_fs3[2],wr_index_gray_synced_fs3[3],wr_index_gray_synced_fs3[4],wr_index_gray_synced_fs3[5],wr_index_gray_synced_fs3[6]}),
        .\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 (\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .Q({\wr_index_gray_reg_reg_n_0_[1] ,\wr_index_gray_reg_reg_n_0_[2] ,\wr_index_gray_reg_reg_n_0_[3] ,\wr_index_gray_reg_reg_n_0_[4] ,\wr_index_gray_reg_reg_n_0_[5] ,\wr_index_gray_reg_reg_n_0_[6] }),
        .s_axi_aclk(s_axi_aclk),
        .wr_index_i_reg(wr_index_i_reg[0]));
  LUT5 #(
    .INIT(32'h00005154)) 
    \addr_location_incr_count[0]_i_1__0 
       (.I0(TS_RX_WEN_F1),
        .I1(addr_location_incr_count0),
        .I2(RXE_MSGVAL_EARLY_F1),
        .I3(\addr_location_incr_count_reg[0]_0 ),
        .I4(RXF_FULL_AT_MSG_BOUNDARY_reg_1),
        .O(\addr_location_incr_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_location_incr_count[1]_i_1__1 
       (.I0(\addr_location_incr_count_reg[0]_0 ),
        .I1(\addr_location_incr_count_reg_n_0_[1] ),
        .O(\addr_location_incr_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_location_incr_count[2]_i_1__1 
       (.I0(\addr_location_incr_count_reg_n_0_[1] ),
        .I1(\addr_location_incr_count_reg[0]_0 ),
        .I2(\addr_location_incr_count_reg_n_0_[2] ),
        .O(\addr_location_incr_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_location_incr_count[3]_i_1__1 
       (.I0(\addr_location_incr_count_reg_n_0_[2] ),
        .I1(\addr_location_incr_count_reg[0]_0 ),
        .I2(\addr_location_incr_count_reg_n_0_[1] ),
        .I3(\addr_location_incr_count_reg_n_0_[3] ),
        .O(\addr_location_incr_count[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h222222222222222A)) 
    \addr_location_incr_count[4]_i_2__0 
       (.I0(\addr_location_incr_count[4]_i_4__0_n_0 ),
        .I1(\addr_location_incr_count_reg_n_0_[4] ),
        .I2(\addr_location_incr_count_reg_n_0_[1] ),
        .I3(\addr_location_incr_count_reg[0]_0 ),
        .I4(\addr_location_incr_count_reg_n_0_[3] ),
        .I5(\addr_location_incr_count_reg_n_0_[2] ),
        .O(addr_location_incr_count0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_location_incr_count[4]_i_3__0 
       (.I0(\addr_location_incr_count_reg_n_0_[3] ),
        .I1(\addr_location_incr_count_reg_n_0_[1] ),
        .I2(\addr_location_incr_count_reg[0]_0 ),
        .I3(\addr_location_incr_count_reg_n_0_[2] ),
        .I4(\addr_location_incr_count_reg_n_0_[4] ),
        .O(\addr_location_incr_count[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \addr_location_incr_count[4]_i_4__0 
       (.I0(RXF_FULL_I_reg_0),
        .I1(RXE_RXFIFO_WEN_FD1),
        .I2(RXE_RXFIFO_WEN_FD2),
        .I3(RXF_FULL_AT_MSG_BOUNDARY_reg_0),
        .O(\addr_location_incr_count[4]_i_4__0_n_0 ));
  FDRE \addr_location_incr_count_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\addr_location_incr_count[0]_i_1__0_n_0 ),
        .Q(\addr_location_incr_count_reg[0]_0 ),
        .R(1'b0));
  FDRE \addr_location_incr_count_reg[1] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[1]_i_1__1_n_0 ),
        .Q(\addr_location_incr_count_reg_n_0_[1] ),
        .R(addr_location_incr_count_2));
  FDRE \addr_location_incr_count_reg[2] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[2]_i_1__1_n_0 ),
        .Q(\addr_location_incr_count_reg_n_0_[2] ),
        .R(addr_location_incr_count_2));
  FDRE \addr_location_incr_count_reg[3] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[3]_i_1__1_n_0 ),
        .Q(\addr_location_incr_count_reg_n_0_[3] ),
        .R(addr_location_incr_count_2));
  FDRE \addr_location_incr_count_reg[4] 
       (.C(can_clk),
        .CE(addr_location_incr_count0),
        .D(\addr_location_incr_count[4]_i_3__0_n_0 ),
        .Q(\addr_location_incr_count_reg_n_0_[4] ),
        .R(addr_location_incr_count_2));
  CARRY4 \gen_rx1.u_rxxpm_2_i_2 
       (.CI(\gen_rx1.u_rxxpm_2_i_3_n_0 ),
        .CO({\NLW_gen_rx1.u_rxxpm_2_i_2_CO_UNCONNECTED [3:1],\gen_rx1.u_rxxpm_2_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_rx1.u_rxxpm_2_i_2_O_UNCONNECTED [3:2],RX_ADDR_M_CC_F1[9:8]}),
        .S({1'b0,1'b0,wr_index_id_loc_reg[0],wr_index_id_loc_reg[1]}));
  CARRY4 \gen_rx1.u_rxxpm_2_i_3 
       (.CI(\gen_rx1.u_rxxpm_2_i_4_n_0 ),
        .CO({\gen_rx1.u_rxxpm_2_i_3_n_0 ,\gen_rx1.u_rxxpm_2_i_3_n_1 ,\gen_rx1.u_rxxpm_2_i_3_n_2 ,\gen_rx1.u_rxxpm_2_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RX_ADDR_M_CC_F1[7:4]),
        .S({wr_index_id_loc_reg[2],wr_index_id_loc_reg[3],wr_index_id_loc_reg[4],wr_index_id_loc_reg[5]}));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_rx1.u_rxxpm_2_i_38 
       (.I0(wr_index_id_loc_reg[6]),
        .I1(\addr_location_incr_count_reg_n_0_[4] ),
        .O(\gen_rx1.u_rxxpm_2_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_rx1.u_rxxpm_2_i_39 
       (.I0(wr_index_id_loc_reg[7]),
        .I1(\addr_location_incr_count_reg_n_0_[3] ),
        .O(\gen_rx1.u_rxxpm_2_i_39_n_0 ));
  CARRY4 \gen_rx1.u_rxxpm_2_i_4 
       (.CI(1'b0),
        .CO({\gen_rx1.u_rxxpm_2_i_4_n_0 ,\gen_rx1.u_rxxpm_2_i_4_n_1 ,\gen_rx1.u_rxxpm_2_i_4_n_2 ,\gen_rx1.u_rxxpm_2_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({wr_index_id_loc_reg[6],wr_index_id_loc_reg[7],wr_index_id_loc_reg[8],wr_index_id_loc_reg[9]}),
        .O({RX_ADDR_M_CC_F1[3:1],\NLW_gen_rx1.u_rxxpm_2_i_4_O_UNCONNECTED [0]}),
        .S({\gen_rx1.u_rxxpm_2_i_38_n_0 ,\gen_rx1.u_rxxpm_2_i_39_n_0 ,\gen_rx1.u_rxxpm_2_i_40_n_0 ,\gen_rx1.u_rxxpm_2_i_41_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_rx1.u_rxxpm_2_i_40 
       (.I0(wr_index_id_loc_reg[8]),
        .I1(\addr_location_incr_count_reg_n_0_[2] ),
        .O(\gen_rx1.u_rxxpm_2_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_rx1.u_rxxpm_2_i_41 
       (.I0(wr_index_id_loc_reg[9]),
        .I1(\addr_location_incr_count_reg_n_0_[1] ),
        .O(\gen_rx1.u_rxxpm_2_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_rx1.u_rxxpm_2_i_5 
       (.I0(wr_index_id_loc_reg[9]),
        .I1(\addr_location_incr_count_reg_n_0_[1] ),
        .O(RX_ADDR_M_CC_F1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .I1(\RD_INDEX_reg[1]_0 [5]),
        .O(i__carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__4
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .O(i__carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__8
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .O(i__carry_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__9
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .O(i__carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__8
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .O(i__carry_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__9
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .O(i__carry_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[1]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [5]),
        .I1(p_0_in),
        .O(rd_index_gray_reg09_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[2]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [5]),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .O(rd_index_gray_reg07_out));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[3]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .O(rd_index_gray_reg05_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[4]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .O(rd_index_gray_reg03_out));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[5]_i_1__1 
       (.I0(\RD_INDEX_reg[1]_0 [2]),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .O(rd_index_gray_reg01_out));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[6]_i_1__0 
       (.I0(\RD_INDEX_reg[1]_0 [1]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .O(rd_index_gray_reg0));
  FDRE \rd_index_gray_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\rd_index_gray_reg_reg_n_0_[0] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg09_out),
        .Q(\rd_index_gray_reg_reg_n_0_[1] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg07_out),
        .Q(\rd_index_gray_reg_reg_n_0_[2] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg05_out),
        .Q(\rd_index_gray_reg_reg_n_0_[3] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg03_out),
        .Q(\rd_index_gray_reg_reg_n_0_[4] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg01_out),
        .Q(\rd_index_gray_reg_reg_n_0_[5] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg0),
        .Q(\rd_index_gray_reg_reg_n_0_[6] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_synced_fs2_d1_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[0]),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[1]),
        .Q(p_0_in38_in),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[2]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[2] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[3]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[3] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[4]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[4] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[5]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[5] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[6]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[6] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_binary_synced_fs3_d1[1]_i_1__1 
       (.I0(p_1_in),
        .I1(p_0_in32_in),
        .O(wr_index_gray_2msb_xor_axi));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_index_binary_synced_fs3_d1[2]_i_1__1 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I1(p_0_in32_in),
        .I2(p_1_in),
        .O(wr_index_binary_synced_fs3[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_index_binary_synced_fs3_d1[3]_i_1__1 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I1(p_1_in),
        .I2(p_0_in32_in),
        .I3(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .O(wr_index_binary_synced_fs3[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_index_binary_synced_fs3_d1[4]_i_1__1 
       (.I0(p_1_in25_in),
        .I1(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I2(p_0_in32_in),
        .I3(p_1_in),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .O(wr_index_binary_synced_fs3[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_index_binary_synced_fs3_d1[5]_i_1__1 
       (.I0(p_2_in),
        .I1(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I2(p_1_in),
        .I3(p_0_in32_in),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I5(p_1_in25_in),
        .O(wr_index_binary_synced_fs3[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_index_binary_synced_fs3_d1[6]_i_1__0 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[6] ),
        .I1(p_1_in25_in),
        .I2(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I3(wr_index_gray_2msb_xor_axi),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I5(p_2_in),
        .O(wr_index_binary_synced_fs3[6]));
  FDRE \wr_index_binary_synced_fs3_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_2msb_xor_axi),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[2]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[3]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[4]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[5]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[6]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[6] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \wr_index_gray_reg[1]_i_1__1 
       (.I0(wr_index_i_reg[0]),
        .I1(\wr_index_gray_reg[1]_i_2__1_n_0 ),
        .I2(wr_index_i_reg[1]),
        .O(wr_index_gray_reg020_out));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_index_gray_reg[1]_i_2__1 
       (.I0(wr_index_i_reg[2]),
        .I1(wr_index_i_reg[5]),
        .I2(RXE_RXMSG_VAL_F1),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(wr_index_i_reg[4]),
        .I5(wr_index_i_reg[3]),
        .O(\wr_index_gray_reg[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_gray_reg[2]_i_1__1 
       (.I0(p_1_in15_in),
        .I1(p_1_in17_in),
        .O(wr_index_gray_reg018_out));
  LUT6 #(
    .INIT(64'h5666666666666666)) 
    \wr_index_gray_reg[3]_i_1__1 
       (.I0(wr_index_i_reg[2]),
        .I1(wr_index_i_reg[3]),
        .I2(wr_index_i_reg[4]),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(RXE_RXMSG_VAL_F1),
        .I5(wr_index_i_reg[5]),
        .O(wr_index_gray_reg016_out));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h55556AAA)) 
    \wr_index_gray_reg[4]_i_1__1 
       (.I0(wr_index_i_reg[3]),
        .I1(wr_index_i_reg[5]),
        .I2(RXE_RXMSG_VAL_F1),
        .I3(\wr_index_i_reg[6]_0 ),
        .I4(wr_index_i_reg[4]),
        .O(wr_index_gray_reg014_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h556A)) 
    \wr_index_gray_reg[5]_i_1__1 
       (.I0(wr_index_i_reg[4]),
        .I1(\wr_index_i_reg[6]_0 ),
        .I2(RXE_RXMSG_VAL_F1),
        .I3(wr_index_i_reg[5]),
        .O(wr_index_gray_reg012_out));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \wr_index_gray_reg[6]_i_1__0 
       (.I0(RXE_RXMSG_VAL_F1),
        .I1(\wr_index_i_reg[6]_0 ),
        .I2(wr_index_i_reg[5]),
        .O(wr_index_gray_reg0));
  FDRE \wr_index_gray_reg_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg020_out),
        .Q(\wr_index_gray_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg018_out),
        .Q(\wr_index_gray_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg016_out),
        .Q(\wr_index_gray_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg014_out),
        .Q(\wr_index_gray_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg012_out),
        .Q(\wr_index_gray_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg0),
        .Q(\wr_index_gray_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE \wr_index_gray_synced_fs3_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[0]),
        .Q(p_1_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[1]),
        .Q(p_0_in32_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[2]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[3]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[4]),
        .Q(p_1_in25_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[5]),
        .Q(p_2_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[6]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[6] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \wr_index_i[0]_i_1__1 
       (.I0(wr_index_i_reg[1]),
        .I1(\wr_index_gray_reg[1]_i_2__1_n_0 ),
        .I2(wr_index_i_reg[0]),
        .O(p_1_in1_in));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_index_i[1]_i_1__1 
       (.I0(wr_index_i_reg[3]),
        .I1(wr_index_i_reg[4]),
        .I2(\wr_index_i_reg[1]_0 ),
        .I3(wr_index_i_reg[5]),
        .I4(wr_index_i_reg[2]),
        .I5(wr_index_i_reg[1]),
        .O(p_1_in17_in));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_index_i[2]_i_1__1 
       (.I0(wr_index_i_reg[5]),
        .I1(RXE_RXMSG_VAL_F1),
        .I2(\wr_index_i_reg[6]_0 ),
        .I3(wr_index_i_reg[4]),
        .I4(wr_index_i_reg[3]),
        .I5(wr_index_i_reg[2]),
        .O(p_1_in15_in));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_index_i[3]_i_1__1 
       (.I0(wr_index_i_reg[4]),
        .I1(\wr_index_i_reg[6]_0 ),
        .I2(RXE_RXMSG_VAL_F1),
        .I3(wr_index_i_reg[5]),
        .I4(wr_index_i_reg[3]),
        .O(p_1_in13_in));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_index_i[4]_i_1__1 
       (.I0(wr_index_i_reg[5]),
        .I1(RXE_RXMSG_VAL_F1),
        .I2(\wr_index_i_reg[6]_0 ),
        .I3(wr_index_i_reg[4]),
        .O(p_1_in11_in));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_i[5]_i_1__1 
       (.I0(\wr_index_i_reg[6]_0 ),
        .I1(RXE_RXMSG_VAL_F1),
        .I2(wr_index_i_reg[5]),
        .O(p_1_in10_in));
  FDRE \wr_index_i_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in1_in),
        .Q(wr_index_i_reg[0]),
        .R(SR));
  FDRE \wr_index_i_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in17_in),
        .Q(wr_index_i_reg[1]),
        .R(SR));
  FDRE \wr_index_i_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in15_in),
        .Q(wr_index_i_reg[2]),
        .R(SR));
  FDRE \wr_index_i_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in13_in),
        .Q(wr_index_i_reg[3]),
        .R(SR));
  FDRE \wr_index_i_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in11_in),
        .Q(wr_index_i_reg[4]),
        .R(SR));
  FDRE \wr_index_i_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in10_in),
        .Q(wr_index_i_reg[5]),
        .R(SR));
  FDRE \wr_index_i_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\wr_index_i_reg[6]_1 ),
        .Q(\wr_index_i_reg[6]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \wr_index_id_loc[0]_i_1__0 
       (.I0(wr_index_i_reg[4]),
        .I1(wr_index_i_reg[5]),
        .I2(\wr_index_i_reg[6]_0 ),
        .I3(\wr_index_id_loc[0]_i_3__0_n_0 ),
        .I4(dest_arst),
        .O(\wr_index_id_loc[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_index_id_loc[0]_i_2__0 
       (.I0(wr_index_id_loc_reg[1]),
        .I1(\wr_index_id_loc[0]_i_4__0_n_0 ),
        .I2(wr_index_id_loc_reg[3]),
        .I3(wr_index_id_loc_reg[2]),
        .I4(wr_index_id_loc_reg[0]),
        .O(p_0_in__5[10]));
  LUT4 #(
    .INIT(16'h0001)) 
    \wr_index_id_loc[0]_i_3__0 
       (.I0(RXE_RXMSG_VAL_F1),
        .I1(wr_index_i_reg[1]),
        .I2(wr_index_i_reg[2]),
        .I3(wr_index_i_reg[3]),
        .O(\wr_index_id_loc[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA888888800000000)) 
    \wr_index_id_loc[0]_i_4__0 
       (.I0(wr_index_id_loc_reg[4]),
        .I1(wr_index_id_loc_reg[6]),
        .I2(wr_index_id_loc_reg[7]),
        .I3(wr_index_id_loc_reg[8]),
        .I4(wr_index_id_loc_reg[9]),
        .I5(wr_index_id_loc_reg[5]),
        .O(\wr_index_id_loc[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_index_id_loc[1]_i_1__1 
       (.I0(wr_index_id_loc_reg[2]),
        .I1(wr_index_id_loc_reg[3]),
        .I2(\wr_index_id_loc[0]_i_4__0_n_0 ),
        .I3(wr_index_id_loc_reg[1]),
        .O(p_0_in__5[9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_id_loc[2]_i_1__1 
       (.I0(\wr_index_id_loc[0]_i_4__0_n_0 ),
        .I1(wr_index_id_loc_reg[3]),
        .I2(wr_index_id_loc_reg[2]),
        .O(p_0_in__5[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_id_loc[3]_i_1__1 
       (.I0(\wr_index_id_loc[0]_i_4__0_n_0 ),
        .I1(wr_index_id_loc_reg[3]),
        .O(p_0_in__5[7]));
  LUT6 #(
    .INIT(64'h1555FFFFEAAA0000)) 
    \wr_index_id_loc[4]_i_1__1 
       (.I0(wr_index_id_loc_reg[6]),
        .I1(wr_index_id_loc_reg[7]),
        .I2(wr_index_id_loc_reg[8]),
        .I3(wr_index_id_loc_reg[9]),
        .I4(wr_index_id_loc_reg[5]),
        .I5(wr_index_id_loc_reg[4]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h007FFF80)) 
    \wr_index_id_loc[5]_i_1__1 
       (.I0(wr_index_id_loc_reg[9]),
        .I1(wr_index_id_loc_reg[8]),
        .I2(wr_index_id_loc_reg[7]),
        .I3(wr_index_id_loc_reg[6]),
        .I4(wr_index_id_loc_reg[5]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h807F)) 
    \wr_index_id_loc[6]_i_1__0 
       (.I0(wr_index_id_loc_reg[7]),
        .I1(wr_index_id_loc_reg[8]),
        .I2(wr_index_id_loc_reg[9]),
        .I3(wr_index_id_loc_reg[6]),
        .O(p_0_in__5[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_id_loc[7]_i_1__0 
       (.I0(wr_index_id_loc_reg[9]),
        .I1(wr_index_id_loc_reg[8]),
        .I2(wr_index_id_loc_reg[7]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_id_loc[8]_i_1__0 
       (.I0(wr_index_id_loc_reg[9]),
        .I1(wr_index_id_loc_reg[8]),
        .O(p_0_in__5[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_index_id_loc[9]_i_1__0 
       (.I0(wr_index_id_loc_reg[9]),
        .O(p_0_in__5[1]));
  FDRE \wr_index_id_loc_reg[0] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[10]),
        .Q(wr_index_id_loc_reg[0]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[1] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[9]),
        .Q(wr_index_id_loc_reg[1]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[2] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[8]),
        .Q(wr_index_id_loc_reg[2]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[3] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[7]),
        .Q(wr_index_id_loc_reg[3]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDSE \wr_index_id_loc_reg[4] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[6]),
        .Q(wr_index_id_loc_reg[4]),
        .S(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[5] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[5]),
        .Q(wr_index_id_loc_reg[5]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[6] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[4]),
        .Q(wr_index_id_loc_reg[6]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[7] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[3]),
        .Q(wr_index_id_loc_reg[7]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[8] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[2]),
        .Q(wr_index_id_loc_reg[8]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
  FDRE \wr_index_id_loc_reg[9] 
       (.C(can_clk),
        .CE(RXE_RXMSG_VAL_F1),
        .D(p_0_in__5[1]),
        .Q(wr_index_id_loc_reg[9]),
        .R(\wr_index_id_loc[0]_i_1__0_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp
   (MATCH_RESULT_FS2_D1,
    MATCH_RESULT_1_D1,
    RXE_MSGVAL_EARLY_F1,
    TS_RX_WEN_F1_reg_0,
    TS_COUNTER_SW_RST_D1,
    RXE_RXMSG_VAL_F1,
    MATCH_RESULT_0_D1,
    RXE_RXMSG_INVAL_F1,
    RXE_RXMSG_VAL_F0,
    RXE_MSGVAL_EARLY_F0,
    RXE_RXMSG_INVAL_F0,
    MATCH_RESULT_TO_BSP,
    TS_COUNTER_SW_RST_D2,
    CLKM_EN_D1,
    TS_RX_WEN,
    D,
    IC_SYNC_ISR_MSGLST_F1,
    IC_SYNC_ISR_MSGLST,
    IC_SYNC_TSR_WEN,
    RXE_RXMSG_VAL_F0_reg_0,
    RXE_RXMSG_VAL_F0_reg_1,
    RXE_RXMSG_VAL_F1_reg_0,
    RXE_RXMSG_VAL_F1_reg_1,
    \RXE_DATA_STORED_AT_DLC_reg[0] ,
    TS_RX_WDATA_F1,
    MATCH_RESULT_1_D11__21,
    \syncstages_ff_reg[0][4] ,
    can_clk,
    \syncstages_ff_reg[0] ,
    SYNC_RST_TL,
    RXE_MSGVAL_EARLY_F10,
    IC_TIMESTAMP_RST_P,
    RXE_RXMSG_VAL_F10,
    RXE_RXMSG_INVAL_F10,
    RXE_RXMSG_VAL_F00,
    RXE_MSGVAL_EARLY_F00,
    RXE_RXMSG_INVAL_F00,
    MATCH_RESULT_TO_BSP0,
    \CLKD_COUNTER_I_reg[3]_0 ,
    IC_SYNC_ISR_MSGLST_F1_reg_0,
    IC_SYNC_ISR_MSGLST_reg_0,
    TIME_STAMP_CNT_REG_WEN_reg_0,
    \wr_index_i_reg[6] ,
    \wr_index_i_reg[6]_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    Q,
    MATCH_RESULT_1_D1_reg_0,
    \TIME_STAMP_CNT_CAPTURE_reg[15]_0 );
  output MATCH_RESULT_FS2_D1;
  output MATCH_RESULT_1_D1;
  output RXE_MSGVAL_EARLY_F1;
  output TS_RX_WEN_F1_reg_0;
  output TS_COUNTER_SW_RST_D1;
  output RXE_RXMSG_VAL_F1;
  output MATCH_RESULT_0_D1;
  output RXE_RXMSG_INVAL_F1;
  output RXE_RXMSG_VAL_F0;
  output RXE_MSGVAL_EARLY_F0;
  output RXE_RXMSG_INVAL_F0;
  output MATCH_RESULT_TO_BSP;
  output TS_COUNTER_SW_RST_D2;
  output CLKM_EN_D1;
  output TS_RX_WEN;
  output [15:0]D;
  output IC_SYNC_ISR_MSGLST_F1;
  output IC_SYNC_ISR_MSGLST;
  output IC_SYNC_TSR_WEN;
  output RXE_RXMSG_VAL_F0_reg_0;
  output [0:0]RXE_RXMSG_VAL_F0_reg_1;
  output RXE_RXMSG_VAL_F1_reg_0;
  output [0:0]RXE_RXMSG_VAL_F1_reg_1;
  output [23:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  output [20:0]TS_RX_WDATA_F1;
  output MATCH_RESULT_1_D11__21;
  input [4:0]\syncstages_ff_reg[0][4] ;
  input can_clk;
  input \syncstages_ff_reg[0] ;
  input SYNC_RST_TL;
  input RXE_MSGVAL_EARLY_F10;
  input IC_TIMESTAMP_RST_P;
  input RXE_RXMSG_VAL_F10;
  input RXE_RXMSG_INVAL_F10;
  input RXE_RXMSG_VAL_F00;
  input RXE_MSGVAL_EARLY_F00;
  input RXE_RXMSG_INVAL_F00;
  input MATCH_RESULT_TO_BSP0;
  input \CLKD_COUNTER_I_reg[3]_0 ;
  input IC_SYNC_ISR_MSGLST_F1_reg_0;
  input IC_SYNC_ISR_MSGLST_reg_0;
  input TIME_STAMP_CNT_REG_WEN_reg_0;
  input [0:0]\wr_index_i_reg[6] ;
  input [0:0]\wr_index_i_reg[6]_0 ;
  input [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input [15:0]\gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input [7:0]Q;
  input [4:0]MATCH_RESULT_1_D1_reg_0;
  input [0:0]\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ;

  wire CLKD_CMP_I;
  wire [0:3]CLKD_COUNTER_I_reg;
  wire \CLKD_COUNTER_I_reg[3]_0 ;
  wire CLKM_EN;
  wire CLKM_EN_D1;
  wire [15:0]D;
  wire IC_SYNC_ISR_MSGLST;
  wire IC_SYNC_ISR_MSGLST_F1;
  wire IC_SYNC_ISR_MSGLST_F1_reg_0;
  wire IC_SYNC_ISR_MSGLST_reg_0;
  wire IC_SYNC_TSR_WEN;
  wire IC_TIMESTAMP_RST_P;
  wire [0:4]MATCHED_FILTER_INDEX_FS2;
  wire MATCH_RESULT_0;
  wire MATCH_RESULT_0_D1;
  wire MATCH_RESULT_1;
  wire MATCH_RESULT_1_D1;
  wire MATCH_RESULT_1_D11__21;
  wire MATCH_RESULT_1_D1_i_3_n_0;
  wire [4:0]MATCH_RESULT_1_D1_reg_0;
  wire MATCH_RESULT_FS2;
  wire MATCH_RESULT_FS2_D1;
  wire MATCH_RESULT_TO_BSP;
  wire MATCH_RESULT_TO_BSP0;
  wire [7:0]Q;
  wire [23:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  wire RXE_MSGVAL_EARLY_F0;
  wire RXE_MSGVAL_EARLY_F00;
  wire RXE_MSGVAL_EARLY_F1;
  wire RXE_MSGVAL_EARLY_F10;
  wire RXE_RXMSG_INVAL_F0;
  wire RXE_RXMSG_INVAL_F00;
  wire RXE_RXMSG_INVAL_F1;
  wire RXE_RXMSG_INVAL_F10;
  wire RXE_RXMSG_VAL_F0;
  wire RXE_RXMSG_VAL_F00;
  wire RXE_RXMSG_VAL_F0_reg_0;
  wire [0:0]RXE_RXMSG_VAL_F0_reg_1;
  wire RXE_RXMSG_VAL_F1;
  wire RXE_RXMSG_VAL_F10;
  wire RXE_RXMSG_VAL_F1_reg_0;
  wire [0:0]RXE_RXMSG_VAL_F1_reg_1;
  wire SYNC_RST_TL;
  wire \TIME_STAMP_CNT[15]_i_3_n_0 ;
  wire [0:0]\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ;
  wire TIME_STAMP_CNT_REG_WEN_reg_0;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_0 ;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_1 ;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_2 ;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_3 ;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_4 ;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_5 ;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_6 ;
  wire \TIME_STAMP_CNT_reg[11]_i_1_n_7 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_0 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_1 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_2 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_3 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_4 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_5 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_6 ;
  wire \TIME_STAMP_CNT_reg[15]_i_2_n_7 ;
  wire \TIME_STAMP_CNT_reg[3]_i_1_n_1 ;
  wire \TIME_STAMP_CNT_reg[3]_i_1_n_2 ;
  wire \TIME_STAMP_CNT_reg[3]_i_1_n_3 ;
  wire \TIME_STAMP_CNT_reg[3]_i_1_n_4 ;
  wire \TIME_STAMP_CNT_reg[3]_i_1_n_5 ;
  wire \TIME_STAMP_CNT_reg[3]_i_1_n_6 ;
  wire \TIME_STAMP_CNT_reg[3]_i_1_n_7 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_0 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_1 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_2 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_3 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_4 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_5 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_6 ;
  wire \TIME_STAMP_CNT_reg[7]_i_1_n_7 ;
  wire TS_COUNTER_SW_RST_D1;
  wire TS_COUNTER_SW_RST_D2;
  wire TS_RX_REN_D1_I;
  wire TS_RX_REN_D1_I_F1;
  wire TS_RX_REN_I_F1_reg_n_0;
  wire TS_RX_REN_I_reg_n_0;
  wire [20:0]TS_RX_WDATA_F1;
  wire TS_RX_WEN;
  wire TS_RX_WEN_F1_reg_0;
  wire can_clk;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire [3:0]p_0_in__0;
  wire \syncstages_ff_reg[0] ;
  wire [4:0]\syncstages_ff_reg[0][4] ;
  wire [0:0]\wr_index_i_reg[6] ;
  wire [0:0]\wr_index_i_reg[6]_0 ;
  wire [3:3]\NLW_TIME_STAMP_CNT_reg[3]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \CLKD_COUNTER_I[0]_i_1__0 
       (.I0(CLKD_COUNTER_I_reg[1]),
        .I1(CLKD_COUNTER_I_reg[2]),
        .I2(CLKD_COUNTER_I_reg[3]),
        .I3(CLKD_COUNTER_I_reg[0]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \CLKD_COUNTER_I[1]_i_1__0 
       (.I0(CLKD_COUNTER_I_reg[3]),
        .I1(CLKD_COUNTER_I_reg[2]),
        .I2(CLKD_COUNTER_I_reg[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \CLKD_COUNTER_I[2]_i_1__0 
       (.I0(CLKD_COUNTER_I_reg[3]),
        .I1(CLKD_COUNTER_I_reg[2]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CLKD_COUNTER_I[3]_i_1__0 
       (.I0(CLKD_COUNTER_I_reg[3]),
        .O(p_0_in__0[0]));
  FDRE \CLKD_COUNTER_I_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(CLKD_COUNTER_I_reg[0]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \CLKD_COUNTER_I_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(CLKD_COUNTER_I_reg[1]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \CLKD_COUNTER_I_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(CLKD_COUNTER_I_reg[2]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \CLKD_COUNTER_I_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(CLKD_COUNTER_I_reg[3]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE CLKM_EN_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CLKM_EN),
        .Q(CLKM_EN_D1),
        .R(SYNC_RST_TL));
  LUT4 #(
    .INIT(16'h8000)) 
    CLKM_EN_i_1__0
       (.I0(CLKD_COUNTER_I_reg[0]),
        .I1(CLKD_COUNTER_I_reg[1]),
        .I2(CLKD_COUNTER_I_reg[2]),
        .I3(CLKD_COUNTER_I_reg[3]),
        .O(CLKD_CMP_I));
  FDRE CLKM_EN_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CLKD_CMP_I),
        .Q(CLKM_EN),
        .R(SYNC_RST_TL));
  FDRE IC_SYNC_ISR_MSGLST_F1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_MSGLST_F1_reg_0),
        .Q(IC_SYNC_ISR_MSGLST_F1),
        .R(SYNC_RST_TL));
  FDRE IC_SYNC_ISR_MSGLST_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_MSGLST_reg_0),
        .Q(IC_SYNC_ISR_MSGLST),
        .R(SYNC_RST_TL));
  FDRE \MATCHED_FILTER_INDEX_FS2_D1_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCHED_FILTER_INDEX_FS2[0]),
        .Q(TS_RX_WDATA_F1[20]),
        .R(SYNC_RST_TL));
  FDRE \MATCHED_FILTER_INDEX_FS2_D1_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCHED_FILTER_INDEX_FS2[1]),
        .Q(TS_RX_WDATA_F1[19]),
        .R(SYNC_RST_TL));
  FDRE \MATCHED_FILTER_INDEX_FS2_D1_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCHED_FILTER_INDEX_FS2[2]),
        .Q(TS_RX_WDATA_F1[18]),
        .R(SYNC_RST_TL));
  FDRE \MATCHED_FILTER_INDEX_FS2_D1_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCHED_FILTER_INDEX_FS2[3]),
        .Q(TS_RX_WDATA_F1[17]),
        .R(SYNC_RST_TL));
  FDRE \MATCHED_FILTER_INDEX_FS2_D1_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCHED_FILTER_INDEX_FS2[4]),
        .Q(TS_RX_WDATA_F1[16]),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    MATCH_RESULT_0_D1_i_1
       (.I0(MATCH_RESULT_FS2_D1),
        .I1(MATCH_RESULT_1_D11__21),
        .O(MATCH_RESULT_0));
  FDRE MATCH_RESULT_0_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCH_RESULT_0),
        .Q(MATCH_RESULT_0_D1),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    MATCH_RESULT_1_D1_i_1
       (.I0(MATCH_RESULT_FS2_D1),
        .I1(MATCH_RESULT_1_D11__21),
        .O(MATCH_RESULT_1));
  LUT5 #(
    .INIT(32'hB2F330B2)) 
    MATCH_RESULT_1_D1_i_2
       (.I0(MATCH_RESULT_1_D1_i_3_n_0),
        .I1(MATCH_RESULT_1_D1_reg_0[4]),
        .I2(TS_RX_WDATA_F1[20]),
        .I3(MATCH_RESULT_1_D1_reg_0[3]),
        .I4(TS_RX_WDATA_F1[19]),
        .O(MATCH_RESULT_1_D11__21));
  LUT6 #(
    .INIT(64'h22B2FFFF000022B2)) 
    MATCH_RESULT_1_D1_i_3
       (.I0(TS_RX_WDATA_F1[17]),
        .I1(MATCH_RESULT_1_D1_reg_0[1]),
        .I2(TS_RX_WDATA_F1[16]),
        .I3(MATCH_RESULT_1_D1_reg_0[0]),
        .I4(MATCH_RESULT_1_D1_reg_0[2]),
        .I5(TS_RX_WDATA_F1[18]),
        .O(MATCH_RESULT_1_D1_i_3_n_0));
  FDRE MATCH_RESULT_1_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCH_RESULT_1),
        .Q(MATCH_RESULT_1_D1),
        .R(SYNC_RST_TL));
  FDRE MATCH_RESULT_FS2_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCH_RESULT_FS2),
        .Q(MATCH_RESULT_FS2_D1),
        .R(SYNC_RST_TL));
  FDRE MATCH_RESULT_TO_BSP_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(MATCH_RESULT_TO_BSP0),
        .Q(MATCH_RESULT_TO_BSP),
        .R(SYNC_RST_TL));
  FDRE RXE_MSGVAL_EARLY_F0_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_MSGVAL_EARLY_F00),
        .Q(RXE_MSGVAL_EARLY_F0),
        .R(SYNC_RST_TL));
  FDRE RXE_MSGVAL_EARLY_F1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_MSGVAL_EARLY_F10),
        .Q(RXE_MSGVAL_EARLY_F1),
        .R(SYNC_RST_TL));
  FDRE RXE_RXMSG_INVAL_F0_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_RXMSG_INVAL_F00),
        .Q(RXE_RXMSG_INVAL_F0),
        .R(SYNC_RST_TL));
  FDRE RXE_RXMSG_INVAL_F1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_RXMSG_INVAL_F10),
        .Q(RXE_RXMSG_INVAL_F1),
        .R(SYNC_RST_TL));
  FDRE RXE_RXMSG_VAL_F0_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_RXMSG_VAL_F00),
        .Q(RXE_RXMSG_VAL_F0),
        .R(SYNC_RST_TL));
  FDRE RXE_RXMSG_VAL_F1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_RXMSG_VAL_F10),
        .Q(RXE_RXMSG_VAL_F1),
        .R(SYNC_RST_TL));
  LUT1 #(
    .INIT(2'h1)) 
    \TIME_STAMP_CNT[15]_i_3 
       (.I0(D[0]),
        .O(\TIME_STAMP_CNT[15]_i_3_n_0 ));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[0] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[15]),
        .Q(TS_RX_WDATA_F1[15]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[10] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[5]),
        .Q(TS_RX_WDATA_F1[5]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[11] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[4]),
        .Q(TS_RX_WDATA_F1[4]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[12] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[3]),
        .Q(TS_RX_WDATA_F1[3]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[13] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[2]),
        .Q(TS_RX_WDATA_F1[2]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[14] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[1]),
        .Q(TS_RX_WDATA_F1[1]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[15] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[0]),
        .Q(TS_RX_WDATA_F1[0]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[1] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[14]),
        .Q(TS_RX_WDATA_F1[14]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[2] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[13]),
        .Q(TS_RX_WDATA_F1[13]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[3] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[12]),
        .Q(TS_RX_WDATA_F1[12]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[4] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[11]),
        .Q(TS_RX_WDATA_F1[11]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[5] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[10]),
        .Q(TS_RX_WDATA_F1[10]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[6] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[9]),
        .Q(TS_RX_WDATA_F1[9]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[7] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[8]),
        .Q(TS_RX_WDATA_F1[8]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[8] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[7]),
        .Q(TS_RX_WDATA_F1[7]),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_CAPTURE_reg[9] 
       (.C(can_clk),
        .CE(\TIME_STAMP_CNT_CAPTURE_reg[15]_0 ),
        .D(D[6]),
        .Q(TS_RX_WDATA_F1[6]),
        .R(SYNC_RST_TL));
  FDRE TIME_STAMP_CNT_REG_WEN_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TIME_STAMP_CNT_REG_WEN_reg_0),
        .Q(IC_SYNC_TSR_WEN),
        .R(SYNC_RST_TL));
  FDRE \TIME_STAMP_CNT_reg[0] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[3]_i_1_n_4 ),
        .Q(D[15]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[10] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[11]_i_1_n_6 ),
        .Q(D[5]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[11] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[11]_i_1_n_7 ),
        .Q(D[4]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  CARRY4 \TIME_STAMP_CNT_reg[11]_i_1 
       (.CI(\TIME_STAMP_CNT_reg[15]_i_2_n_0 ),
        .CO({\TIME_STAMP_CNT_reg[11]_i_1_n_0 ,\TIME_STAMP_CNT_reg[11]_i_1_n_1 ,\TIME_STAMP_CNT_reg[11]_i_1_n_2 ,\TIME_STAMP_CNT_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_STAMP_CNT_reg[11]_i_1_n_4 ,\TIME_STAMP_CNT_reg[11]_i_1_n_5 ,\TIME_STAMP_CNT_reg[11]_i_1_n_6 ,\TIME_STAMP_CNT_reg[11]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE \TIME_STAMP_CNT_reg[12] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[15]_i_2_n_4 ),
        .Q(D[3]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[13] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[15]_i_2_n_5 ),
        .Q(D[2]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[14] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[15]_i_2_n_6 ),
        .Q(D[1]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[15] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[15]_i_2_n_7 ),
        .Q(D[0]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  CARRY4 \TIME_STAMP_CNT_reg[15]_i_2 
       (.CI(1'b0),
        .CO({\TIME_STAMP_CNT_reg[15]_i_2_n_0 ,\TIME_STAMP_CNT_reg[15]_i_2_n_1 ,\TIME_STAMP_CNT_reg[15]_i_2_n_2 ,\TIME_STAMP_CNT_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\TIME_STAMP_CNT_reg[15]_i_2_n_4 ,\TIME_STAMP_CNT_reg[15]_i_2_n_5 ,\TIME_STAMP_CNT_reg[15]_i_2_n_6 ,\TIME_STAMP_CNT_reg[15]_i_2_n_7 }),
        .S({D[3:1],\TIME_STAMP_CNT[15]_i_3_n_0 }));
  FDRE \TIME_STAMP_CNT_reg[1] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[3]_i_1_n_5 ),
        .Q(D[14]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[2] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[3]_i_1_n_6 ),
        .Q(D[13]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[3] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[3]_i_1_n_7 ),
        .Q(D[12]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  CARRY4 \TIME_STAMP_CNT_reg[3]_i_1 
       (.CI(\TIME_STAMP_CNT_reg[7]_i_1_n_0 ),
        .CO({\NLW_TIME_STAMP_CNT_reg[3]_i_1_CO_UNCONNECTED [3],\TIME_STAMP_CNT_reg[3]_i_1_n_1 ,\TIME_STAMP_CNT_reg[3]_i_1_n_2 ,\TIME_STAMP_CNT_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_STAMP_CNT_reg[3]_i_1_n_4 ,\TIME_STAMP_CNT_reg[3]_i_1_n_5 ,\TIME_STAMP_CNT_reg[3]_i_1_n_6 ,\TIME_STAMP_CNT_reg[3]_i_1_n_7 }),
        .S(D[15:12]));
  FDRE \TIME_STAMP_CNT_reg[4] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[7]_i_1_n_4 ),
        .Q(D[11]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[5] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[7]_i_1_n_5 ),
        .Q(D[10]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[6] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[7]_i_1_n_6 ),
        .Q(D[9]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[7] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[7]_i_1_n_7 ),
        .Q(D[8]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  CARRY4 \TIME_STAMP_CNT_reg[7]_i_1 
       (.CI(\TIME_STAMP_CNT_reg[11]_i_1_n_0 ),
        .CO({\TIME_STAMP_CNT_reg[7]_i_1_n_0 ,\TIME_STAMP_CNT_reg[7]_i_1_n_1 ,\TIME_STAMP_CNT_reg[7]_i_1_n_2 ,\TIME_STAMP_CNT_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_STAMP_CNT_reg[7]_i_1_n_4 ,\TIME_STAMP_CNT_reg[7]_i_1_n_5 ,\TIME_STAMP_CNT_reg[7]_i_1_n_6 ,\TIME_STAMP_CNT_reg[7]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE \TIME_STAMP_CNT_reg[8] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[11]_i_1_n_4 ),
        .Q(D[7]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE \TIME_STAMP_CNT_reg[9] 
       (.C(can_clk),
        .CE(CLKM_EN),
        .D(\TIME_STAMP_CNT_reg[11]_i_1_n_5 ),
        .Q(D[6]),
        .R(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE TS_COUNTER_SW_RST_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_TIMESTAMP_RST_P),
        .Q(TS_COUNTER_SW_RST_D1),
        .R(SYNC_RST_TL));
  FDRE TS_COUNTER_SW_RST_D2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TS_COUNTER_SW_RST_D1),
        .Q(TS_COUNTER_SW_RST_D2),
        .R(SYNC_RST_TL));
  FDRE TS_RX_REN_D1_I_F1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TS_RX_REN_I_F1_reg_n_0),
        .Q(TS_RX_REN_D1_I_F1),
        .R(SYNC_RST_TL));
  FDRE TS_RX_REN_D1_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TS_RX_REN_I_reg_n_0),
        .Q(TS_RX_REN_D1_I),
        .R(SYNC_RST_TL));
  FDRE TS_RX_REN_I_F1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_MSGVAL_EARLY_F1),
        .Q(TS_RX_REN_I_F1_reg_n_0),
        .R(SYNC_RST_TL));
  FDRE TS_RX_REN_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_MSGVAL_EARLY_F0),
        .Q(TS_RX_REN_I_reg_n_0),
        .R(SYNC_RST_TL));
  FDRE TS_RX_WEN_F1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TS_RX_REN_D1_I_F1),
        .Q(TS_RX_WEN_F1_reg_0),
        .R(SYNC_RST_TL));
  FDRE TS_RX_WEN_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TS_RX_REN_D1_I),
        .Q(TS_RX_WEN),
        .R(SYNC_RST_TL));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0 \XPM_CDC_MODULES.MATCHED_FILTER_INDEX_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out({MATCHED_FILTER_INDEX_FS2[0],MATCHED_FILTER_INDEX_FS2[1],MATCHED_FILTER_INDEX_FS2[2],MATCHED_FILTER_INDEX_FS2[3],MATCHED_FILTER_INDEX_FS2[4]}),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0][4] ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29 \XPM_CDC_MODULES.MATCH_RESULT_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(MATCH_RESULT_FS2),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_10 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [6]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [11]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_11 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [5]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [10]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_12 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [4]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [9]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_13 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [3]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [8]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_14 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [2]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [7]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_15 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [1]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [6]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_16 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [0]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [5]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_17 
       (.I0(TS_RX_WDATA_F1[20]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [4]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_18 
       (.I0(TS_RX_WDATA_F1[19]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [3]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_19 
       (.I0(TS_RX_WDATA_F1[18]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [2]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_20 
       (.I0(TS_RX_WDATA_F1[17]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [1]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_21 
       (.I0(TS_RX_WDATA_F1[16]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [0]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [8]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_30 
       (.I0(TS_RX_WDATA_F1[7]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[7]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_31 
       (.I0(TS_RX_WDATA_F1[6]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[6]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_32 
       (.I0(TS_RX_WDATA_F1[5]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[5]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_33 
       (.I0(TS_RX_WDATA_F1[4]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[4]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [4]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_34 
       (.I0(TS_RX_WDATA_F1[3]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[3]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_35 
       (.I0(TS_RX_WDATA_F1[2]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[2]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_36 
       (.I0(TS_RX_WDATA_F1[1]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[1]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \gen_rx1.u_rxxpm_2_i_37 
       (.I0(TS_RX_WDATA_F1[0]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I3(Q[0]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_6 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [10]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [15]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_7 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [9]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [14]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_8 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [8]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [13]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rx1.u_rxxpm_2_i_9 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [7]),
        .I1(TS_RX_WEN_F1_reg_0),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1_0 [12]),
        .O(\RXE_DATA_STORED_AT_DLC_reg[0] [20]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wr_index_i[1]_i_2 
       (.I0(RXE_RXMSG_VAL_F0),
        .I1(\wr_index_i_reg[6] ),
        .O(RXE_RXMSG_VAL_F0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wr_index_i[1]_i_2__0 
       (.I0(RXE_RXMSG_VAL_F1),
        .I1(\wr_index_i_reg[6]_0 ),
        .O(RXE_RXMSG_VAL_F1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_i[6]_i_1 
       (.I0(RXE_RXMSG_VAL_F0),
        .I1(\wr_index_i_reg[6] ),
        .O(RXE_RXMSG_VAL_F0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_i[6]_i_1__0 
       (.I0(RXE_RXMSG_VAL_F1),
        .I1(\wr_index_i_reg[6]_0 ),
        .O(RXE_RXMSG_VAL_F1_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp
   (dest_out,
    BIS_D1,
    IC_REG_SBR_FS2_reg,
    BIS_HSYNC_FLG_I_D1,
    TXE_TX_REN_D1_reg_0,
    CANCEL_CONFIRMED_TL2OL_I_reg_0,
    \state_reg[1]_0 ,
    RXE_OL_SLEEP,
    RXE_OL_LBACK,
    RXE_MSGVAL_FD1_reg_0,
    RXE_MSGVAL_FD2_reg_0,
    TXE_MSGVAL_FD1,
    TXE_TEC_DEC1,
    TXE_MSGVAL_FD2,
    IC_SYNC_ISR_ARBLST,
    TXE_IC_ARBLSS_I,
    BSP_IN_IFSPACE,
    \state_reg[2]_0 ,
    BSP_IN_ID_STATE_I,
    BSP_IN_ID_STATE_D1,
    BSP_IDVALID_FD1,
    BSP_IDVALID_FD2,
    ID_MATCH_EN,
    BSP_IN_EOF,
    RXE_RXFIFO_WEN_FD1_reg_0,
    RXE_RXFIFO_WEN_FD2,
    CO,
    RXE_RTR_I,
    RXE_IDE_I_reg_0,
    TXE_PASSTX_I_reg_0,
    TXE_PREFETCH_FD,
    TXE_TX_REN_D1,
    TXE_TRNSMT_FLG_reg_0,
    BSP_TXBIT_D1_reg_0,
    BSP_CRCERR_I_CAN_FLG_reg_0,
    BSP_CRCERR_I_CANFD_FLG_reg_0,
    TXE_TXING_reg_0,
    RXE_PASSFLG_I_reg_0,
    ERR_ACKERRPASS_I,
    IC_SYNC_ISR_RXOK,
    IC_SYNC_ISR_TXOK,
    BRS_EN_BTR,
    BRS_EN_I_FLAG_reg_0,
    IC_SYNC_ESR_BERR,
    IC_SYNC_ESR_CRCER,
    IC_SYNC_ESR_FMER,
    IC_SYNC_ESR_STER,
    IC_SYNC_ESR_ACKER,
    IC_SYNC_ESR_F_STER,
    IC_SYNC_ESR_F_FMER,
    IC_SYNC_ESR_F_CRCER,
    IC_SYNC_ESR_F_BERR,
    MSG_ON_CAN_BUS,
    RXE_FDF_I,
    RXE_ESI_I_reg_0,
    RXE_BRS_I,
    TDCV_CNT_REG_WEN,
    SR,
    TXE_TXING_reg_1,
    \state_reg[2]_1 ,
    Q,
    \state_reg[0]_0 ,
    \state_reg[0]_1 ,
    IC_REG_SBR_FS2_reg_0,
    TXING_BRS_EN_BTR_D1_reg,
    S,
    \arststages_ff_reg[1] ,
    \ic_reg_n_btr_sjw_cdc_tig_reg[1] ,
    \ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ,
    \arststages_ff_reg[1]_0 ,
    \arststages_ff_reg[1]_1 ,
    \ic_reg_n_btr_sjw_cdc_tig_reg[4] ,
    \arststages_ff_reg[1]_2 ,
    \ic_reg_f_btr_sjw_cdc_tig_reg[2] ,
    \ic_reg_n_btr_sjw_cdc_tig_reg[6] ,
    \ic_reg_n_btr_sjw_cdc_tig_reg[5] ,
    \ic_reg_f_btr_ts2_cdc_tig_reg[0] ,
    \ic_reg_n_btr_ts1_cdc_tig_reg[7] ,
    \RXE_COUNTER_I_reg[2]_0 ,
    \EMU_REC_I_reg[7] ,
    BTL_RXBIT_I_reg,
    EMU_REC_I1117_out__0,
    BTL_RXBIT_I_reg_0,
    \RXE_COUNTER_I_reg[2]_1 ,
    ERR_EXTERR_I__1,
    DI,
    \ic_reg_n_btr_ts1_cdc_tig_reg[2] ,
    BTL_SAMP_I__0,
    \ic_reg_n_btr_ts1_cdc_tig_reg[2]_0 ,
    \RXE_COUNTER_I_reg[8]_0 ,
    BSP_ERROR_I__9,
    TXE_TX_REN_I,
    IC_REG_MSR_DPEE_FS2_reg,
    \RXE_SREG_I_reg[30]_0 ,
    ena,
    TXE_MSGVAL_D1_I_reg_0,
    RXF_FULL_AT_MSG_BOUNDARY_reg,
    \TIME_STAMP_CNT_CAPTURE_reg[0] ,
    \RXE_MSGPAD_SEL_FS1_reg[0]_0 ,
    \state_reg[2]_2 ,
    CLKM_EN_reg,
    BRS_EN_I,
    \state_reg[4]_0 ,
    \state_reg[4]_1 ,
    IC_REG_BRPR_EQ__6,
    BRS_L_SP_FE_reg_0,
    \ic_reg_f_brpr_cdc_tig_reg[7] ,
    IC_REG_BRPR,
    BSP_TXBIT_FD_reg,
    \state_reg[4]_2 ,
    CLKD_CMP_I,
    \ic_reg_f_brpr_cdc_tig_reg[1] ,
    BRSD_P_ERR_1TQ,
    \CLKD_COUNTER_I_reg[7] ,
    \ic_reg_f_brpr_cdc_tig_reg[7]_0 ,
    \ic_reg_f_brpr_cdc_tig_reg[4] ,
    \RXE_COUNTER_I_reg[0]_0 ,
    \RXE_COUNTER_I_reg[5]_0 ,
    p_1_in146_in,
    \RXE_COUNTER_I_reg[3]_0 ,
    SM_FLAG_I_reg,
    \state_reg[4]_3 ,
    RXE_OL_PEE,
    \state_reg[2]_3 ,
    BIS_COUNTER_I3__0,
    RXE_REC_DEC1,
    TXE_TXING_reg_2,
    \RXE_COUNTER_I_reg[1]_0 ,
    \RXE_COUNTER_I_reg[2]_2 ,
    BSP_TXBIT_D1_reg_1,
    BTL_RXBIT_I_reg_1,
    BSP_CRCERR_I_CANFD_FLG0,
    BSP_CRCERR_I_CAN_FLG0,
    \state_reg[4]_4 ,
    RXE_OL_BIDLE,
    \RXE_COUNTER_I_reg[0]_1 ,
    RXE_RTR_I0,
    \state_reg[4]_5 ,
    \state_reg[2]_4 ,
    BTL_RXBIT_I_reg_2,
    \state_reg[0]_2 ,
    RXE_CRC_EN,
    ERR_TXBERR_I_FD_F__3,
    \state_reg[4]_6 ,
    BRS_L_SP_FE_reg_1,
    BSP_CRCERR_I_CANFD__1,
    \RXE_COUNTER_I_reg[2]_3 ,
    BTL_RXBIT_I_reg_3,
    IC_REG_SBR_FS2_reg_1,
    TXE_TXING15_out,
    \syncstages_ff_reg[1] ,
    CRC_CRCWORD_I1,
    \arststages_ff_reg[1]_3 ,
    \arststages_ff_reg[1]_4 ,
    \state_reg[0]_3 ,
    RXE_MSGVAL_EARLY_F00,
    \RXE_COUNTER_I_reg[0]_2 ,
    RXE_MSGVAL_EARLY_F10,
    \RXE_COUNTER_I_reg[1]_1 ,
    TDC_TRIG_COND,
    RXE_BTL_HSYNC_EN,
    HSYNC_FLG_I0,
    BTL_RXBIT_I_reg_4,
    RXE_IC_BSOFF,
    \RXE_COUNTER_I_reg[1]_2 ,
    \RXE_COUNTER_I_reg[1]_3 ,
    RXE_OL_RSTST,
    FAST_TRANSMT_PT,
    BTL_TRNSMT_EN_I1,
    SSP_EN,
    TXING_BRS_EN_BTR_D1_reg_0,
    IC_REG_F_BRPR_TDC_EN_FS2_reg,
    \ic_reg_n_btr_ts2_cdc_tig_reg[1] ,
    \ic_reg_n_btr_sjw_cdc_tig_reg[1]_1 ,
    BRS_L_SP_FE_reg_2,
    \arststages_ff_reg[1]_5 ,
    \BTL_COUNTER_I_REG_reg[2] ,
    BRSD_P_ERR_1TQ_FD_reg,
    \ic_reg_f_btr_ts2_cdc_tig_reg[2] ,
    BRS_L_SP_FE_reg_3,
    \ic_reg_n_btr_ts2_cdc_tig_reg[4] ,
    \RXE_COUNTER_I_reg[2]_4 ,
    \ic_reg_n_btr_ts1_cdc_tig_reg[1] ,
    BTL_COUNTER_I0,
    \ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 ,
    \ic_reg_n_btr_ts1_cdc_tig_reg[2]_1 ,
    \ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 ,
    \BTL_COUNTER_I_REG_reg[7] ,
    \BTL_COUNTER_I_REG_reg[6] ,
    BRSD_P_ERR_1TQ_FD_reg_0,
    BRSD_P_ERR_1TQ_FD_reg_1,
    \ic_reg_n_btr_ts1_cdc_tig_reg[7]_1 ,
    BRSD_P_ERR_1TQ_FD_reg_2,
    BRSD_P_ERR_1TQ_FD_reg_3,
    RXE_RXMSG_INVAL_F10,
    RXE_RXMSG_VAL_F10,
    RXE_RXMSG_VAL_F00,
    RXE_RXMSG_INVAL_F00,
    \RXE_SREG_I_reg[24]_0 ,
    BTL_NTQ_I0_carry__0,
    \ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 ,
    BRS_L_SP_FE_reg_4,
    \ID_FOR_MATCH_reg[0]_0 ,
    \syncstages_ff_reg[0] ,
    can_clk,
    src_in,
    SYNC_RST_TL,
    BIS_HSYNC_FLG_I_D1_reg_0,
    SM_STUFFBIT_PD,
    \TXE_DLC_I_reg[0]_0 ,
    E,
    p_192_in,
    \ID_FOR_MATCH_reg[31]_0 ,
    ID_MATCH_EN_reg_0,
    RXE_RTR_I_reg_0,
    RXE_IDE_I_reg_1,
    TXE_PASSTX_I_reg_1,
    TXE_TX_REN_D1_reg_1,
    BSP_TXBIT_D1_reg_2,
    BSP_CRCERR_I_CAN_FLG_reg_1,
    BSP_CRCERR_I_CANFD_FLG_reg_1,
    CANCEL_CONFIRMED_TL2OL_I_reg_1,
    TXE_TXING_reg_3,
    RXE_IC_RXOK_I_reg_0,
    TXE_IC_TXOK_I_reg_0,
    TXE_IC_ARBLSS_I_reg_0,
    BSP_IC_BIT_ERROR_I_reg_0,
    BSP_IC_CRC_ERROR_I_reg_0,
    BSP_IC_FRM_ERROR_I_reg_0,
    BSP_IC_STUFF_ERROR_I_reg_0,
    BSP_IC_ACK_ERROR_I_reg_0,
    BSP_IC_F_STUFF_ERROR_I_reg_0,
    BSP_IC_F_FRM_ERROR_I_reg_0,
    BSP_IC_F_CRC_ERROR_I_reg_0,
    BSP_IC_F_BIT_ERROR_I_reg_0,
    MSG_ON_CAN_BUS_reg_0,
    RXE_FDF_I_reg_0,
    RXE_ESI_I_reg_1,
    RXE_BRS_I_reg_0,
    TDCV_CNT_REG_WEN_reg_0,
    \EMU_OL_ECR_I_reg[15] ,
    dest_arst,
    \RXE_MSGPAD_SEL_FS1_reg[0]_1 ,
    MSR_SBR_FS2,
    TXING_BRS_EN_BTR_D1,
    O,
    BTL_COUNTER_I17_carry_i_6,
    \BTL_COUNTER_I_REG[7]_i_6 ,
    i__carry_i_14_0,
    BTL_NTQ_I0_carry__0_0,
    CAN_PHY_TX_LP_i_14_0,
    BTL_COUNTER_I16_carry_i_1,
    BTL_NTQ_I0_carry__0_i_8_0,
    EMU_REC_I20_carry_i_1,
    EMU_REC_I20_carry__0,
    RXE_MSGVAL_EARLY_F1_reg,
    BTL_COUNTER_I,
    BRS_L_SP_FE_reg_5,
    RXE_PASSFLG_I_reg_1,
    BSP_CRCERR_I_CAN_FLG_reg_2,
    TS_RX_WEN,
    OL_RX_FIFO_FULL,
    RXF_FULL_AT_MSG_BOUNDARY,
    TXE_BRAM_WEN,
    \addr_location_incr_count_reg[0] ,
    RXF_FULL_AT_MSG_BOUNDARY_F1,
    OL_RX_FIFO_FULL_F1,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    TS_RX_WDATA_F1,
    ERR_ACKERRPASS_I_reg_0,
    FAST_TRANSMT_PT_D1_reg,
    RSYNC_OCCR_I,
    FAST_TRANSMT_PT_D1_reg_0,
    FAST_TRANSMT_PT_D1_reg_1,
    CAN_PHY_TX_LP_reg,
    CAN_PHY_TX_LP_reg_0,
    RSYNC_FLG_I_reg,
    CLKM_EN_reg_0,
    CLKM_EN_reg_1,
    CLKM_EN_reg_2,
    CLKM_EN_reg_3,
    CLKD_COUNTER_I_reg,
    BRSD_P_ERR_1TQ_FD_reg_4,
    BRSD_P_ERR_1TQ_FD_reg_5,
    FBR_ERR_1TQ,
    BSP_TXBIT_I1262_out__0,
    TXE_TX_REN_I_CFD_D1_i_19_0,
    BSP_TXBIT_I02_in,
    SM_FLAG_I,
    SM_FLAG_I_FSB_reg,
    EMU_REC_ERRACT,
    BRSD_P_ERR_1TQ_FD_reg_6,
    \state[1]_i_4_0 ,
    \state[1]_i_4_1 ,
    MSR_DPEE_FS2,
    \state[1]_i_14_0 ,
    \state[2]_i_4_0 ,
    MSR_LBACK_FS2,
    TXE_TRNSMT_FLG_reg_1,
    RXE_PASSFLG_I_reg_2,
    \state[0]_i_18_0 ,
    BRSD_P_ERR_1TQ_FD_reg_7,
    CAN_PHY_TX_LP_i_13_0,
    \state[1]_i_18_0 ,
    SM_FLAG_I_FSB,
    SM_STUFFBIT_I__11,
    TXE_PREFETCH_FD_reg_0,
    BTL_SAMP_EN_FD2,
    EMU_TEC_I2_carry_i_9_0,
    BRSD_P_ERR_1TQ_FD_reg_8,
    MATCH_RESULT_TO_BSP,
    D,
    RXE_MSGVAL_EARLY_F0_reg,
    RXE_RXMSG_VAL_F0_reg,
    RXE_MSGVAL_EARLY_F1_reg_0,
    RXE_RXMSG_INVAL_F0_reg,
    MSR_DAR_FS2,
    TXE_TX_REN_I_CFD_D1_i_24_0,
    TXE_TX_REN_I_CFD_D1_i_49_0,
    TXE_TX_REN_I_CFD_D1_i_8_0,
    TXE_TX_REN_I_CFD_D1_i_14_0,
    TXE_TX_REN_I_CFD_D1_i_43_0,
    TXE_TX_REN_I_CFD_D1_i_43_1,
    TXE_TX_REN_I_CFD_D1_i_43_2,
    TXE_TX_REN_I_CFD_D1_i_43_3,
    TXE_TX_REN_I_CFD_D1_i_66_0,
    RXE_BTL_HSYNC_FD1,
    HSYNC_FLG_I_reg,
    MSR_SLEEP_FS2,
    MSR_BRSD_FS2,
    BTL_TRNSMT_EN_FD1_reg,
    BTL_TRNSMT_EN_FD1_reg_0,
    BTL_TRNSMT_EN_FD1_reg_1,
    BTL_TRNSMT_EN_FD1_reg_2,
    TDC_EN_FS2,
    SSP_EN_D1_reg,
    SSP_EN_D1_reg_0,
    TDC_SSP_SAMP_PT_D1,
    \BTL_COUNTER_I_REG[7]_i_5 ,
    BRSD_P_ERR_1TQ_FD,
    BRS_EN_BTR_D1,
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry ,
    BTL_COUNTER_I1__0,
    BTL_COUNTER_I17_carry_i_15,
    \RXE_DLC_I_reg[3]_0 ,
    \BIS_COUNTER_I_reg[3]_0 ,
    \BIS_COUNTER_I_reg[3]_1 );
  output dest_out;
  output BIS_D1;
  output IC_REG_SBR_FS2_reg;
  output BIS_HSYNC_FLG_I_D1;
  output TXE_TX_REN_D1_reg_0;
  output CANCEL_CONFIRMED_TL2OL_I_reg_0;
  output \state_reg[1]_0 ;
  output RXE_OL_SLEEP;
  output RXE_OL_LBACK;
  output RXE_MSGVAL_FD1_reg_0;
  output RXE_MSGVAL_FD2_reg_0;
  output TXE_MSGVAL_FD1;
  output TXE_TEC_DEC1;
  output TXE_MSGVAL_FD2;
  output IC_SYNC_ISR_ARBLST;
  output TXE_IC_ARBLSS_I;
  output BSP_IN_IFSPACE;
  output \state_reg[2]_0 ;
  output BSP_IN_ID_STATE_I;
  output BSP_IN_ID_STATE_D1;
  output BSP_IDVALID_FD1;
  output BSP_IDVALID_FD2;
  output ID_MATCH_EN;
  output BSP_IN_EOF;
  output RXE_RXFIFO_WEN_FD1_reg_0;
  output RXE_RXFIFO_WEN_FD2;
  output [0:0]CO;
  output RXE_RTR_I;
  output RXE_IDE_I_reg_0;
  output TXE_PASSTX_I_reg_0;
  output TXE_PREFETCH_FD;
  output TXE_TX_REN_D1;
  output TXE_TRNSMT_FLG_reg_0;
  output BSP_TXBIT_D1_reg_0;
  output BSP_CRCERR_I_CAN_FLG_reg_0;
  output BSP_CRCERR_I_CANFD_FLG_reg_0;
  output TXE_TXING_reg_0;
  output RXE_PASSFLG_I_reg_0;
  output ERR_ACKERRPASS_I;
  output IC_SYNC_ISR_RXOK;
  output IC_SYNC_ISR_TXOK;
  output BRS_EN_BTR;
  output BRS_EN_I_FLAG_reg_0;
  output IC_SYNC_ESR_BERR;
  output IC_SYNC_ESR_CRCER;
  output IC_SYNC_ESR_FMER;
  output IC_SYNC_ESR_STER;
  output IC_SYNC_ESR_ACKER;
  output IC_SYNC_ESR_F_STER;
  output IC_SYNC_ESR_F_FMER;
  output IC_SYNC_ESR_F_CRCER;
  output IC_SYNC_ESR_F_BERR;
  output MSG_ON_CAN_BUS;
  output RXE_FDF_I;
  output RXE_ESI_I_reg_0;
  output RXE_BRS_I;
  output TDCV_CNT_REG_WEN;
  output [0:0]SR;
  output TXE_TXING_reg_1;
  output \state_reg[2]_1 ;
  output [7:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output \state_reg[0]_1 ;
  output IC_REG_SBR_FS2_reg_0;
  output TXING_BRS_EN_BTR_D1_reg;
  output [3:0]S;
  output \arststages_ff_reg[1] ;
  output \ic_reg_n_btr_sjw_cdc_tig_reg[1] ;
  output \ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ;
  output \arststages_ff_reg[1]_0 ;
  output [2:0]\arststages_ff_reg[1]_1 ;
  output \ic_reg_n_btr_sjw_cdc_tig_reg[4] ;
  output \arststages_ff_reg[1]_2 ;
  output \ic_reg_f_btr_sjw_cdc_tig_reg[2] ;
  output \ic_reg_n_btr_sjw_cdc_tig_reg[6] ;
  output \ic_reg_n_btr_sjw_cdc_tig_reg[5] ;
  output [3:0]\ic_reg_f_btr_ts2_cdc_tig_reg[0] ;
  output \ic_reg_n_btr_ts1_cdc_tig_reg[7] ;
  output \RXE_COUNTER_I_reg[2]_0 ;
  output [0:0]\EMU_REC_I_reg[7] ;
  output BTL_RXBIT_I_reg;
  output EMU_REC_I1117_out__0;
  output BTL_RXBIT_I_reg_0;
  output \RXE_COUNTER_I_reg[2]_1 ;
  output ERR_EXTERR_I__1;
  output [0:0]DI;
  output [5:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2] ;
  output [0:0]BTL_SAMP_I__0;
  output [0:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2]_0 ;
  output \RXE_COUNTER_I_reg[8]_0 ;
  output BSP_ERROR_I__9;
  output TXE_TX_REN_I;
  output IC_REG_MSR_DPEE_FS2_reg;
  output \RXE_SREG_I_reg[30]_0 ;
  output ena;
  output [0:0]TXE_MSGVAL_D1_I_reg_0;
  output [0:0]RXF_FULL_AT_MSG_BOUNDARY_reg;
  output [7:0]\TIME_STAMP_CNT_CAPTURE_reg[0] ;
  output \RXE_MSGPAD_SEL_FS1_reg[0]_0 ;
  output \state_reg[2]_2 ;
  output CLKM_EN_reg;
  output BRS_EN_I;
  output \state_reg[4]_0 ;
  output \state_reg[4]_1 ;
  output IC_REG_BRPR_EQ__6;
  output BRS_L_SP_FE_reg_0;
  output \ic_reg_f_brpr_cdc_tig_reg[7] ;
  output [0:0]IC_REG_BRPR;
  output BSP_TXBIT_FD_reg;
  output \state_reg[4]_2 ;
  output CLKD_CMP_I;
  output \ic_reg_f_brpr_cdc_tig_reg[1] ;
  output BRSD_P_ERR_1TQ;
  output \CLKD_COUNTER_I_reg[7] ;
  output \ic_reg_f_brpr_cdc_tig_reg[7]_0 ;
  output \ic_reg_f_brpr_cdc_tig_reg[4] ;
  output \RXE_COUNTER_I_reg[0]_0 ;
  output \RXE_COUNTER_I_reg[5]_0 ;
  output p_1_in146_in;
  output [2:0]\RXE_COUNTER_I_reg[3]_0 ;
  output SM_FLAG_I_reg;
  output \state_reg[4]_3 ;
  output RXE_OL_PEE;
  output \state_reg[2]_3 ;
  output BIS_COUNTER_I3__0;
  output RXE_REC_DEC1;
  output TXE_TXING_reg_2;
  output \RXE_COUNTER_I_reg[1]_0 ;
  output \RXE_COUNTER_I_reg[2]_2 ;
  output BSP_TXBIT_D1_reg_1;
  output BTL_RXBIT_I_reg_1;
  output BSP_CRCERR_I_CANFD_FLG0;
  output BSP_CRCERR_I_CAN_FLG0;
  output \state_reg[4]_4 ;
  output RXE_OL_BIDLE;
  output \RXE_COUNTER_I_reg[0]_1 ;
  output RXE_RTR_I0;
  output \state_reg[4]_5 ;
  output \state_reg[2]_4 ;
  output BTL_RXBIT_I_reg_2;
  output \state_reg[0]_2 ;
  output RXE_CRC_EN;
  output ERR_TXBERR_I_FD_F__3;
  output \state_reg[4]_6 ;
  output BRS_L_SP_FE_reg_1;
  output BSP_CRCERR_I_CANFD__1;
  output \RXE_COUNTER_I_reg[2]_3 ;
  output BTL_RXBIT_I_reg_3;
  output IC_REG_SBR_FS2_reg_1;
  output TXE_TXING15_out;
  output \syncstages_ff_reg[1] ;
  output CRC_CRCWORD_I1;
  output \arststages_ff_reg[1]_3 ;
  output \arststages_ff_reg[1]_4 ;
  output \state_reg[0]_3 ;
  output RXE_MSGVAL_EARLY_F00;
  output \RXE_COUNTER_I_reg[0]_2 ;
  output RXE_MSGVAL_EARLY_F10;
  output \RXE_COUNTER_I_reg[1]_1 ;
  output TDC_TRIG_COND;
  output RXE_BTL_HSYNC_EN;
  output HSYNC_FLG_I0;
  output BTL_RXBIT_I_reg_4;
  output RXE_IC_BSOFF;
  output \RXE_COUNTER_I_reg[1]_2 ;
  output \RXE_COUNTER_I_reg[1]_3 ;
  output RXE_OL_RSTST;
  output FAST_TRANSMT_PT;
  output BTL_TRNSMT_EN_I1;
  output SSP_EN;
  output TXING_BRS_EN_BTR_D1_reg_0;
  output IC_REG_F_BRPR_TDC_EN_FS2_reg;
  output [2:0]\ic_reg_n_btr_ts2_cdc_tig_reg[1] ;
  output [2:0]\ic_reg_n_btr_sjw_cdc_tig_reg[1]_1 ;
  output BRS_L_SP_FE_reg_2;
  output [1:0]\arststages_ff_reg[1]_5 ;
  output [0:0]\BTL_COUNTER_I_REG_reg[2] ;
  output [0:0]BRSD_P_ERR_1TQ_FD_reg;
  output [0:0]\ic_reg_f_btr_ts2_cdc_tig_reg[2] ;
  output [3:0]BRS_L_SP_FE_reg_3;
  output [2:0]\ic_reg_n_btr_ts2_cdc_tig_reg[4] ;
  output \RXE_COUNTER_I_reg[2]_4 ;
  output [4:0]\ic_reg_n_btr_ts1_cdc_tig_reg[1] ;
  output [4:0]BTL_COUNTER_I0;
  output \ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 ;
  output [2:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2]_1 ;
  output [3:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 ;
  output [3:0]\BTL_COUNTER_I_REG_reg[7] ;
  output \BTL_COUNTER_I_REG_reg[6] ;
  output [0:0]BRSD_P_ERR_1TQ_FD_reg_0;
  output [1:0]BRSD_P_ERR_1TQ_FD_reg_1;
  output [0:0]\ic_reg_n_btr_ts1_cdc_tig_reg[7]_1 ;
  output [1:0]BRSD_P_ERR_1TQ_FD_reg_2;
  output [0:0]BRSD_P_ERR_1TQ_FD_reg_3;
  output RXE_RXMSG_INVAL_F10;
  output RXE_RXMSG_VAL_F10;
  output RXE_RXMSG_VAL_F00;
  output RXE_RXMSG_INVAL_F00;
  output [31:0]\RXE_SREG_I_reg[24]_0 ;
  output [0:0]BTL_NTQ_I0_carry__0;
  output [3:0]\ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 ;
  output [0:0]BRS_L_SP_FE_reg_4;
  output [31:0]\ID_FOR_MATCH_reg[0]_0 ;
  input \syncstages_ff_reg[0] ;
  input can_clk;
  input src_in;
  input SYNC_RST_TL;
  input BIS_HSYNC_FLG_I_D1_reg_0;
  input SM_STUFFBIT_PD;
  input [31:0]\TXE_DLC_I_reg[0]_0 ;
  input [0:0]E;
  input p_192_in;
  input [0:0]\ID_FOR_MATCH_reg[31]_0 ;
  input ID_MATCH_EN_reg_0;
  input RXE_RTR_I_reg_0;
  input RXE_IDE_I_reg_1;
  input TXE_PASSTX_I_reg_1;
  input TXE_TX_REN_D1_reg_1;
  input BSP_TXBIT_D1_reg_2;
  input BSP_CRCERR_I_CAN_FLG_reg_1;
  input BSP_CRCERR_I_CANFD_FLG_reg_1;
  input CANCEL_CONFIRMED_TL2OL_I_reg_1;
  input TXE_TXING_reg_3;
  input RXE_IC_RXOK_I_reg_0;
  input TXE_IC_TXOK_I_reg_0;
  input TXE_IC_ARBLSS_I_reg_0;
  input BSP_IC_BIT_ERROR_I_reg_0;
  input BSP_IC_CRC_ERROR_I_reg_0;
  input BSP_IC_FRM_ERROR_I_reg_0;
  input BSP_IC_STUFF_ERROR_I_reg_0;
  input BSP_IC_ACK_ERROR_I_reg_0;
  input BSP_IC_F_STUFF_ERROR_I_reg_0;
  input BSP_IC_F_FRM_ERROR_I_reg_0;
  input BSP_IC_F_CRC_ERROR_I_reg_0;
  input BSP_IC_F_BIT_ERROR_I_reg_0;
  input MSG_ON_CAN_BUS_reg_0;
  input RXE_FDF_I_reg_0;
  input RXE_ESI_I_reg_1;
  input RXE_BRS_I_reg_0;
  input TDCV_CNT_REG_WEN_reg_0;
  input \EMU_OL_ECR_I_reg[15] ;
  input dest_arst;
  input \RXE_MSGPAD_SEL_FS1_reg[0]_1 ;
  input MSR_SBR_FS2;
  input TXING_BRS_EN_BTR_D1;
  input [3:0]O;
  input [2:0]BTL_COUNTER_I17_carry_i_6;
  input [6:0]\BTL_COUNTER_I_REG[7]_i_6 ;
  input [3:0]i__carry_i_14_0;
  input [6:0]BTL_NTQ_I0_carry__0_0;
  input [3:0]CAN_PHY_TX_LP_i_14_0;
  input [7:0]BTL_COUNTER_I16_carry_i_1;
  input [4:0]BTL_NTQ_I0_carry__0_i_8_0;
  input [0:0]EMU_REC_I20_carry_i_1;
  input EMU_REC_I20_carry__0;
  input RXE_MSGVAL_EARLY_F1_reg;
  input [7:0]BTL_COUNTER_I;
  input BRS_L_SP_FE_reg_5;
  input RXE_PASSFLG_I_reg_1;
  input BSP_CRCERR_I_CAN_FLG_reg_2;
  input TS_RX_WEN;
  input OL_RX_FIFO_FULL;
  input RXF_FULL_AT_MSG_BOUNDARY;
  input TXE_BRAM_WEN;
  input \addr_location_incr_count_reg[0] ;
  input RXF_FULL_AT_MSG_BOUNDARY_F1;
  input OL_RX_FIFO_FULL_F1;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input [7:0]TS_RX_WDATA_F1;
  input ERR_ACKERRPASS_I_reg_0;
  input FAST_TRANSMT_PT_D1_reg;
  input RSYNC_OCCR_I;
  input FAST_TRANSMT_PT_D1_reg_0;
  input FAST_TRANSMT_PT_D1_reg_1;
  input CAN_PHY_TX_LP_reg;
  input CAN_PHY_TX_LP_reg_0;
  input RSYNC_FLG_I_reg;
  input [6:0]CLKM_EN_reg_0;
  input [6:0]CLKM_EN_reg_1;
  input CLKM_EN_reg_2;
  input CLKM_EN_reg_3;
  input [5:0]CLKD_COUNTER_I_reg;
  input BRSD_P_ERR_1TQ_FD_reg_4;
  input BRSD_P_ERR_1TQ_FD_reg_5;
  input FBR_ERR_1TQ;
  input BSP_TXBIT_I1262_out__0;
  input TXE_TX_REN_I_CFD_D1_i_19_0;
  input BSP_TXBIT_I02_in;
  input SM_FLAG_I;
  input [0:0]SM_FLAG_I_FSB_reg;
  input EMU_REC_ERRACT;
  input BRSD_P_ERR_1TQ_FD_reg_6;
  input [0:0]\state[1]_i_4_0 ;
  input \state[1]_i_4_1 ;
  input MSR_DPEE_FS2;
  input \state[1]_i_14_0 ;
  input \state[2]_i_4_0 ;
  input MSR_LBACK_FS2;
  input TXE_TRNSMT_FLG_reg_1;
  input RXE_PASSFLG_I_reg_2;
  input \state[0]_i_18_0 ;
  input BRSD_P_ERR_1TQ_FD_reg_7;
  input CAN_PHY_TX_LP_i_13_0;
  input \state[1]_i_18_0 ;
  input SM_FLAG_I_FSB;
  input SM_STUFFBIT_I__11;
  input TXE_PREFETCH_FD_reg_0;
  input BTL_SAMP_EN_FD2;
  input EMU_TEC_I2_carry_i_9_0;
  input BRSD_P_ERR_1TQ_FD_reg_8;
  input MATCH_RESULT_TO_BSP;
  input [0:0]D;
  input RXE_MSGVAL_EARLY_F0_reg;
  input RXE_RXMSG_VAL_F0_reg;
  input RXE_MSGVAL_EARLY_F1_reg_0;
  input RXE_RXMSG_INVAL_F0_reg;
  input MSR_DAR_FS2;
  input TXE_TX_REN_I_CFD_D1_i_24_0;
  input [10:0]TXE_TX_REN_I_CFD_D1_i_49_0;
  input [5:0]TXE_TX_REN_I_CFD_D1_i_8_0;
  input TXE_TX_REN_I_CFD_D1_i_14_0;
  input TXE_TX_REN_I_CFD_D1_i_43_0;
  input TXE_TX_REN_I_CFD_D1_i_43_1;
  input TXE_TX_REN_I_CFD_D1_i_43_2;
  input TXE_TX_REN_I_CFD_D1_i_43_3;
  input [5:0]TXE_TX_REN_I_CFD_D1_i_66_0;
  input RXE_BTL_HSYNC_FD1;
  input HSYNC_FLG_I_reg;
  input MSR_SLEEP_FS2;
  input MSR_BRSD_FS2;
  input [0:0]BTL_TRNSMT_EN_FD1_reg;
  input [0:0]BTL_TRNSMT_EN_FD1_reg_0;
  input [0:0]BTL_TRNSMT_EN_FD1_reg_1;
  input BTL_TRNSMT_EN_FD1_reg_2;
  input TDC_EN_FS2;
  input SSP_EN_D1_reg;
  input SSP_EN_D1_reg_0;
  input TDC_SSP_SAMP_PT_D1;
  input [1:0]\BTL_COUNTER_I_REG[7]_i_5 ;
  input BRSD_P_ERR_1TQ_FD;
  input BRS_EN_BTR_D1;
  input [1:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry ;
  input BTL_COUNTER_I1__0;
  input [0:0]BTL_COUNTER_I17_carry_i_15;
  input [0:0]\RXE_DLC_I_reg[3]_0 ;
  input [0:0]\BIS_COUNTER_I_reg[3]_0 ;
  input [0:0]\BIS_COUNTER_I_reg[3]_1 ;

  wire BIS_COUNTER_I3__0;
  wire \BIS_COUNTER_I[0]_i_1_n_0 ;
  wire [3:0]BIS_COUNTER_I_reg;
  wire [0:0]\BIS_COUNTER_I_reg[3]_0 ;
  wire [0:0]\BIS_COUNTER_I_reg[3]_1 ;
  wire BIS_D1;
  wire BIS_HSYNC_FLG_I_D1;
  wire BIS_HSYNC_FLG_I_D1_reg_0;
  wire BRSD_P_ERR_1TQ;
  wire BRSD_P_ERR_1TQ_FD;
  wire BRSD_P_ERR_1TQ_FD_i_13_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_14_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_15_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_18_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_19_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_20_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_21_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_25_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_2_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_3_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_4_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_7_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_8_n_0;
  wire BRSD_P_ERR_1TQ_FD_i_9_n_0;
  wire [0:0]BRSD_P_ERR_1TQ_FD_reg;
  wire [0:0]BRSD_P_ERR_1TQ_FD_reg_0;
  wire [1:0]BRSD_P_ERR_1TQ_FD_reg_1;
  wire [1:0]BRSD_P_ERR_1TQ_FD_reg_2;
  wire [0:0]BRSD_P_ERR_1TQ_FD_reg_3;
  wire BRSD_P_ERR_1TQ_FD_reg_4;
  wire BRSD_P_ERR_1TQ_FD_reg_5;
  wire BRSD_P_ERR_1TQ_FD_reg_6;
  wire BRSD_P_ERR_1TQ_FD_reg_7;
  wire BRSD_P_ERR_1TQ_FD_reg_8;
  wire BRS_EN_BTR;
  wire BRS_EN_BTR_D1;
  wire BRS_EN_I;
  wire BRS_EN_I_FLAG_i_1_n_0;
  wire BRS_EN_I_FLAG_i_2_n_0;
  wire BRS_EN_I_FLAG_i_3_n_0;
  wire BRS_EN_I_FLAG_reg_0;
  wire BRS_L_SP_FE_i_1_n_0;
  wire BRS_L_SP_FE_i_2_n_0;
  wire BRS_L_SP_FE_reg_0;
  wire BRS_L_SP_FE_reg_1;
  wire BRS_L_SP_FE_reg_2;
  wire [3:0]BRS_L_SP_FE_reg_3;
  wire [0:0]BRS_L_SP_FE_reg_4;
  wire BRS_L_SP_FE_reg_5;
  wire BSP_CRCERR_I_CANFD_FLG0;
  wire BSP_CRCERR_I_CANFD_FLG_i_3_n_0;
  wire BSP_CRCERR_I_CANFD_FLG_i_4_n_0;
  wire BSP_CRCERR_I_CANFD_FLG_i_5_n_0;
  wire BSP_CRCERR_I_CANFD_FLG_i_6_n_0;
  wire BSP_CRCERR_I_CANFD_FLG_reg_0;
  wire BSP_CRCERR_I_CANFD_FLG_reg_1;
  wire BSP_CRCERR_I_CANFD__1;
  wire BSP_CRCERR_I_CAN_FLG0;
  wire BSP_CRCERR_I_CAN_FLG_i_10_n_0;
  wire BSP_CRCERR_I_CAN_FLG_i_3_n_0;
  wire BSP_CRCERR_I_CAN_FLG_i_4_n_0;
  wire BSP_CRCERR_I_CAN_FLG_i_8_n_0;
  wire BSP_CRCERR_I_CAN_FLG_i_9_n_0;
  wire BSP_CRCERR_I_CAN_FLG_reg_0;
  wire BSP_CRCERR_I_CAN_FLG_reg_1;
  wire BSP_CRCERR_I_CAN_FLG_reg_2;
  wire BSP_ERROR_I__9;
  wire BSP_FRMERR_I8__3;
  wire BSP_IC_ACK_ERROR_I_i_3_n_0;
  wire BSP_IC_ACK_ERROR_I_i_4_n_0;
  wire BSP_IC_ACK_ERROR_I_reg_0;
  wire BSP_IC_BIT_ERROR_I_i_10_n_0;
  wire BSP_IC_BIT_ERROR_I_i_11_n_0;
  wire BSP_IC_BIT_ERROR_I_i_12_n_0;
  wire BSP_IC_BIT_ERROR_I_i_13_n_0;
  wire BSP_IC_BIT_ERROR_I_i_14_n_0;
  wire BSP_IC_BIT_ERROR_I_i_15_n_0;
  wire BSP_IC_BIT_ERROR_I_i_5_n_0;
  wire BSP_IC_BIT_ERROR_I_i_6_n_0;
  wire BSP_IC_BIT_ERROR_I_i_7_n_0;
  wire BSP_IC_BIT_ERROR_I_i_8_n_0;
  wire BSP_IC_BIT_ERROR_I_i_9_n_0;
  wire BSP_IC_BIT_ERROR_I_reg_0;
  wire BSP_IC_CRC_ERROR_I_i_4_n_0;
  wire BSP_IC_CRC_ERROR_I_i_5_n_0;
  wire BSP_IC_CRC_ERROR_I_reg_0;
  wire BSP_IC_FRM_ERROR_I_i_5_n_0;
  wire BSP_IC_FRM_ERROR_I_i_6_n_0;
  wire BSP_IC_FRM_ERROR_I_reg_0;
  wire BSP_IC_F_BIT_ERROR_I_reg_0;
  wire BSP_IC_F_CRC_ERROR_I_reg_0;
  wire BSP_IC_F_FRM_ERROR_I_reg_0;
  wire BSP_IC_F_STUFF_ERROR_I_reg_0;
  wire BSP_IC_STUFF_ERROR_I_reg_0;
  wire BSP_IDVALID_FD1;
  wire BSP_IDVALID_FD1_i_3_n_0;
  wire BSP_IDVALID_FD1_i_4_n_0;
  wire BSP_IDVALID_FD1_i_5_n_0;
  wire BSP_IDVALID_FD1_i_6_n_0;
  wire BSP_IDVALID_FD2;
  wire BSP_IN_EOF;
  wire BSP_IN_EOF_i_3_n_0;
  wire BSP_IN_EOF_i_4_n_0;
  wire BSP_IN_ID_STATE_D1;
  wire BSP_IN_ID_STATE_I;
  wire BSP_IN_ID_STATE_I0;
  wire BSP_IN_IFSPACE;
  wire BSP_TXBIT_D1_reg_0;
  wire BSP_TXBIT_D1_reg_1;
  wire BSP_TXBIT_D1_reg_2;
  wire BSP_TXBIT_FD_reg;
  wire BSP_TXBIT_I00_in;
  wire BSP_TXBIT_I02_in;
  wire BSP_TXBIT_I04_in;
  wire BSP_TXBIT_I0__30;
  wire BSP_TXBIT_I1262_out__0;
  wire [7:0]BTL_COUNTER_I;
  wire [4:0]BTL_COUNTER_I0;
  wire BTL_COUNTER_I15_carry_i_10_n_0;
  wire BTL_COUNTER_I15_carry_i_13_n_0;
  wire BTL_COUNTER_I15_carry_i_14_n_0;
  wire BTL_COUNTER_I15_carry_i_9_n_0;
  wire [7:0]BTL_COUNTER_I16_carry_i_1;
  wire [0:0]BTL_COUNTER_I17_carry_i_15;
  wire [2:0]BTL_COUNTER_I17_carry_i_6;
  wire BTL_COUNTER_I1__0;
  wire [1:0]\BTL_COUNTER_I_REG[7]_i_5 ;
  wire [6:0]\BTL_COUNTER_I_REG[7]_i_6 ;
  wire [0:0]\BTL_COUNTER_I_REG_reg[2] ;
  wire \BTL_COUNTER_I_REG_reg[6] ;
  wire [3:0]\BTL_COUNTER_I_REG_reg[7] ;
  wire [0:0]BTL_NTQ_I0_carry__0;
  wire [6:0]BTL_NTQ_I0_carry__0_0;
  wire [4:0]BTL_NTQ_I0_carry__0_i_8_0;
  wire BTL_RXBIT_I_reg;
  wire BTL_RXBIT_I_reg_0;
  wire BTL_RXBIT_I_reg_1;
  wire BTL_RXBIT_I_reg_2;
  wire BTL_RXBIT_I_reg_3;
  wire BTL_RXBIT_I_reg_4;
  wire BTL_SAMP_EN_FD2;
  wire [0:0]BTL_SAMP_I__0;
  wire BTL_TRNSMT_EN_FD13_carry_i_7_n_0;
  wire BTL_TRNSMT_EN_FD13_carry_i_8_n_0;
  wire BTL_TRNSMT_EN_FD1_i_2_n_0;
  wire BTL_TRNSMT_EN_FD1_i_3_n_0;
  wire BTL_TRNSMT_EN_FD1_i_4_n_0;
  wire BTL_TRNSMT_EN_FD1_i_5_n_0;
  wire [0:0]BTL_TRNSMT_EN_FD1_reg;
  wire [0:0]BTL_TRNSMT_EN_FD1_reg_0;
  wire [0:0]BTL_TRNSMT_EN_FD1_reg_1;
  wire BTL_TRNSMT_EN_FD1_reg_2;
  wire BTL_TRNSMT_EN_I1;
  wire BUFFER_EMPTY_INTERNAL;
  wire BUFFER_EMPTY_INTERNAL_i_1_n_0;
  wire BUFFER_EMPTY_INTERNAL_i_4_n_0;
  wire BUFFER_EMPTY_INTERNAL_i_5_n_0;
  wire BUFFER_EMPTY_INTERNAL_i_6_n_0;
  wire BUFFER_EMPTY_INTERNAL_i_7_n_0;
  wire BUFFER_IS_READY_SYNCED;
  wire BUFFER_IS_READY_SYNCED_D1;
  wire CANCEL_CONFIRMED_TL2OL_I_D1;
  wire CANCEL_CONFIRMED_TL2OL_I_reg_0;
  wire CANCEL_CONFIRMED_TL2OL_I_reg_1;
  wire CAN_PHY_TX_LP_i_12_n_0;
  wire CAN_PHY_TX_LP_i_13_0;
  wire CAN_PHY_TX_LP_i_13_n_0;
  wire [3:0]CAN_PHY_TX_LP_i_14_0;
  wire CAN_PHY_TX_LP_i_14_n_0;
  wire CAN_PHY_TX_LP_i_17_n_0;
  wire CAN_PHY_TX_LP_reg;
  wire CAN_PHY_TX_LP_reg_0;
  wire CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0;
  wire CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0;
  wire [1:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry ;
  wire CLKD_CMP_I;
  wire \CLKD_COUNTER_I[0]_i_6_n_0 ;
  wire \CLKD_COUNTER_I[0]_i_7_n_0 ;
  wire \CLKD_COUNTER_I[0]_i_8_n_0 ;
  wire [5:0]CLKD_COUNTER_I_reg;
  wire \CLKD_COUNTER_I_reg[7] ;
  wire CLKM_EN_i_11_n_0;
  wire CLKM_EN_i_12_n_0;
  wire CLKM_EN_i_2_n_0;
  wire CLKM_EN_i_3_n_0;
  wire CLKM_EN_i_5_n_0;
  wire CLKM_EN_i_6_n_0;
  wire CLKM_EN_reg;
  wire [6:0]CLKM_EN_reg_0;
  wire [6:0]CLKM_EN_reg_1;
  wire CLKM_EN_reg_2;
  wire CLKM_EN_reg_3;
  wire [0:0]CO;
  wire \COUNTER_I[1]_i_4_n_0 ;
  wire CRC_CRCWORD_I1;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \EMU_OL_ECR_I[0]_i_4_n_0 ;
  wire \EMU_OL_ECR_I_reg[15] ;
  wire EMU_REC_ERRACT;
  wire EMU_REC_I1117_out__0;
  wire EMU_REC_I20_carry__0;
  wire [0:0]EMU_REC_I20_carry_i_1;
  wire EMU_REC_I20_carry_i_9_n_0;
  wire \EMU_REC_I[7]_i_5_n_0 ;
  wire [0:0]\EMU_REC_I_reg[7] ;
  wire EMU_TEC_I2_carry_i_10_n_0;
  wire EMU_TEC_I2_carry_i_11_n_0;
  wire EMU_TEC_I2_carry_i_12_n_0;
  wire EMU_TEC_I2_carry_i_7_n_0;
  wire EMU_TEC_I2_carry_i_9_0;
  wire EMU_TEC_I2_carry_i_9_n_0;
  wire ERR_ACKERRPASS_I;
  wire ERR_ACKERRPASS_I_i_1_n_0;
  wire ERR_ACKERRPASS_I_i_3_n_0;
  wire ERR_ACKERRPASS_I_reg_0;
  wire ERR_EXTERR_I__1;
  wire ERR_TXBERR_I_FD_F__3;
  wire FAST_TRANSMT_PT;
  wire FAST_TRANSMT_PT_D1_i_10_n_0;
  wire FAST_TRANSMT_PT_D1_i_7_n_0;
  wire FAST_TRANSMT_PT_D1_i_8_n_0;
  wire FAST_TRANSMT_PT_D1_i_9_n_0;
  wire FAST_TRANSMT_PT_D1_reg;
  wire FAST_TRANSMT_PT_D1_reg_0;
  wire FAST_TRANSMT_PT_D1_reg_1;
  wire FBR_ERR_1TQ;
  wire FBR_ERR_1TQ_i_3_n_0;
  wire FBR_ERR_1TQ_i_4_n_0;
  wire FBR_ERR_1TQ_i_5_n_0;
  wire HSYNC_FLG_I0;
  wire HSYNC_FLG_I_i_4_n_0;
  wire HSYNC_FLG_I_reg;
  wire [0:0]IC_REG_BRPR;
  wire IC_REG_BRPR_EQ__6;
  wire [3:4]IC_REG_BTR_SJW;
  wire [3:5]IC_REG_BTR_TS1;
  wire [6:6]IC_REG_BTR_TS1__0;
  wire [6:6]IC_REG_BTR_TS2;
  wire [3:4]IC_REG_BTR_TS2__0;
  wire IC_REG_F_BRPR_TDC_EN_FS2_reg;
  wire IC_REG_MSR_DPEE_FS2_reg;
  wire IC_REG_SBR_FS2_reg;
  wire IC_REG_SBR_FS2_reg_0;
  wire IC_REG_SBR_FS2_reg_1;
  wire IC_SYNC_ESR_ACKER;
  wire IC_SYNC_ESR_BERR;
  wire IC_SYNC_ESR_CRCER;
  wire IC_SYNC_ESR_FMER;
  wire IC_SYNC_ESR_F_BERR;
  wire IC_SYNC_ESR_F_CRCER;
  wire IC_SYNC_ESR_F_FMER;
  wire IC_SYNC_ESR_F_STER;
  wire IC_SYNC_ESR_STER;
  wire IC_SYNC_ISR_ARBLST;
  wire IC_SYNC_ISR_RXOK;
  wire IC_SYNC_ISR_TXOK;
  wire \ID_FOR_MATCH[11]_i_2_n_0 ;
  wire \ID_FOR_MATCH[12]_i_2_n_0 ;
  wire [31:0]\ID_FOR_MATCH_reg[0]_0 ;
  wire [0:0]\ID_FOR_MATCH_reg[31]_0 ;
  wire ID_MATCH_EN;
  wire ID_MATCH_EN_reg_0;
  wire MATCH_RESULT_TO_BSP;
  wire MSG_ON_CAN_BUS;
  wire MSG_ON_CAN_BUS_reg_0;
  wire MSR_BRSD_FS2;
  wire MSR_DAR_FS2;
  wire MSR_DPEE_FS2;
  wire MSR_LBACK_FS2;
  wire MSR_SBR_FS2;
  wire MSR_SLEEP_FS2;
  wire [3:0]O;
  wire OL_RX_FIFO_FULL;
  wire OL_RX_FIFO_FULL_F1;
  wire [7:0]Q;
  wire RSYNC_FLG_I_reg;
  wire RSYNC_OCCR_I;
  wire RXE_BRS_I;
  wire RXE_BRS_I_reg_0;
  wire RXE_BTL_HSYNC_EN;
  wire RXE_BTL_HSYNC_FD1;
  wire RXE_BTL_HSYNC_FD1_i_2_n_0;
  wire RXE_COUNTER_I0177_out;
  wire \RXE_COUNTER_I[0]_i_1_n_0 ;
  wire \RXE_COUNTER_I[6]_i_2_n_0 ;
  wire \RXE_COUNTER_I[8]_i_10_n_0 ;
  wire \RXE_COUNTER_I[8]_i_11_n_0 ;
  wire \RXE_COUNTER_I[8]_i_12_n_0 ;
  wire \RXE_COUNTER_I[8]_i_13_n_0 ;
  wire \RXE_COUNTER_I[8]_i_14_n_0 ;
  wire \RXE_COUNTER_I[8]_i_15_n_0 ;
  wire \RXE_COUNTER_I[8]_i_16_n_0 ;
  wire \RXE_COUNTER_I[8]_i_17_n_0 ;
  wire \RXE_COUNTER_I[8]_i_18_n_0 ;
  wire \RXE_COUNTER_I[8]_i_19_n_0 ;
  wire \RXE_COUNTER_I[8]_i_1_n_0 ;
  wire \RXE_COUNTER_I[8]_i_20_n_0 ;
  wire \RXE_COUNTER_I[8]_i_21_n_0 ;
  wire \RXE_COUNTER_I[8]_i_22_n_0 ;
  wire \RXE_COUNTER_I[8]_i_23_n_0 ;
  wire \RXE_COUNTER_I[8]_i_25_n_0 ;
  wire \RXE_COUNTER_I[8]_i_26_n_0 ;
  wire \RXE_COUNTER_I[8]_i_27_n_0 ;
  wire \RXE_COUNTER_I[8]_i_28_n_0 ;
  wire \RXE_COUNTER_I[8]_i_29_n_0 ;
  wire \RXE_COUNTER_I[8]_i_30_n_0 ;
  wire \RXE_COUNTER_I[8]_i_4_n_0 ;
  wire \RXE_COUNTER_I[8]_i_5_n_0 ;
  wire \RXE_COUNTER_I[8]_i_6_n_0 ;
  wire \RXE_COUNTER_I[8]_i_7_n_0 ;
  wire \RXE_COUNTER_I[8]_i_8_n_0 ;
  wire \RXE_COUNTER_I[8]_i_9_n_0 ;
  wire \RXE_COUNTER_I_reg[0]_0 ;
  wire \RXE_COUNTER_I_reg[0]_1 ;
  wire \RXE_COUNTER_I_reg[0]_2 ;
  wire \RXE_COUNTER_I_reg[1]_0 ;
  wire \RXE_COUNTER_I_reg[1]_1 ;
  wire \RXE_COUNTER_I_reg[1]_2 ;
  wire \RXE_COUNTER_I_reg[1]_3 ;
  wire \RXE_COUNTER_I_reg[2]_0 ;
  wire \RXE_COUNTER_I_reg[2]_1 ;
  wire \RXE_COUNTER_I_reg[2]_2 ;
  wire \RXE_COUNTER_I_reg[2]_3 ;
  wire \RXE_COUNTER_I_reg[2]_4 ;
  wire [2:0]\RXE_COUNTER_I_reg[3]_0 ;
  wire \RXE_COUNTER_I_reg[5]_0 ;
  wire \RXE_COUNTER_I_reg[8]_0 ;
  wire \RXE_COUNTER_I_reg_n_0_[2] ;
  wire \RXE_COUNTER_I_reg_n_0_[4] ;
  wire \RXE_COUNTER_I_reg_n_0_[5] ;
  wire \RXE_COUNTER_I_reg_n_0_[6] ;
  wire \RXE_COUNTER_I_reg_n_0_[7] ;
  wire \RXE_COUNTER_I_reg_n_0_[8] ;
  wire RXE_COUNTER_RST029_out__10;
  wire RXE_COUNTER_RST1135_out__14;
  wire RXE_COUNTER_RST1138_out__1;
  wire RXE_COUNTER_RST1140_out__0;
  wire RXE_COUNTER_RST1152_out__2;
  wire RXE_COUNTER_RST1162_out__0;
  wire RXE_COUNTER_RST1171_out__1;
  wire RXE_COUNTER_RST1172_out__1;
  wire RXE_COUNTER_RST1196_out__0;
  wire RXE_COUNTER_RST124_out__2;
  wire RXE_COUNTER_RST2;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_1 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_2 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry__0_n_3 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_2 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry__1_n_3 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry_n_0 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry_n_1 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry_n_2 ;
  wire \RXE_COUNTER_RST3_inferred__0/i__carry_n_3 ;
  wire RXE_CRC_EN;
  wire \RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[0]_i_6_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[0]_i_7_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[10]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[1]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[1]_i_3_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[2]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[2]_i_3_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[3]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[3]_i_3_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[4]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[4]_i_3_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[5]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[5]_i_3_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[6]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[6]_i_3_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[7]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[7]_i_4_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[8]_i_2_n_0 ;
  wire \RXE_DATA_STORED_AT_DLC[9]_i_2_n_0 ;
  wire [3:0]RXE_DLC_I;
  wire \RXE_DLC_I[3]_i_4_n_0 ;
  wire [0:0]\RXE_DLC_I_reg[3]_0 ;
  wire RXE_ERRFLG_I;
  wire RXE_ERRFLG_I_i_1_n_0;
  wire RXE_ERRFLG_I_i_3_n_0;
  wire RXE_ESI_I_reg_0;
  wire RXE_ESI_I_reg_1;
  wire RXE_FDF_I;
  wire RXE_FDF_I_reg_0;
  wire RXE_IC_BSOFF;
  wire RXE_IC_RXOK_I_reg_0;
  wire RXE_IDE_I_reg_0;
  wire RXE_IDE_I_reg_1;
  wire RXE_MSGINVAL_FD1;
  wire RXE_MSGINVAL_FD1_i_3_n_0;
  wire RXE_MSGINVAL_FD2;
  wire RXE_MSGINVAL_I;
  wire [2:2]RXE_MSGPAD_SEL;
  wire [2:0]RXE_MSGPAD_SEL_FS1;
  wire RXE_MSGPAD_SEL_FS10;
  wire RXE_MSGPAD_SEL_FS1014_out;
  wire RXE_MSGPAD_SEL_FS13__5;
  wire \RXE_MSGPAD_SEL_FS1[2]_i_4_n_0 ;
  wire \RXE_MSGPAD_SEL_FS1[2]_i_6_n_0 ;
  wire \RXE_MSGPAD_SEL_FS1_reg[0]_0 ;
  wire \RXE_MSGPAD_SEL_FS1_reg[0]_1 ;
  wire RXE_MSGVAL_D1_I;
  wire RXE_MSGVAL_EARLY_F00;
  wire RXE_MSGVAL_EARLY_F0_reg;
  wire RXE_MSGVAL_EARLY_F10;
  wire RXE_MSGVAL_EARLY_F1_i_4_n_0;
  wire RXE_MSGVAL_EARLY_F1_reg;
  wire RXE_MSGVAL_EARLY_F1_reg_0;
  wire RXE_MSGVAL_FD1_reg_0;
  wire RXE_MSGVAL_FD2_reg_0;
  wire RXE_OL_BIDLE;
  wire RXE_OL_LBACK;
  wire RXE_OL_LBACK_I;
  wire RXE_OL_PEE;
  wire RXE_OL_RSTST;
  wire RXE_OL_SLEEP;
  wire RXE_OL_SLEEP_I;
  wire RXE_OL_SLEEP_i_2_n_0;
  wire RXE_PASSFLG_I_i_1_n_0;
  wire RXE_PASSFLG_I_reg_0;
  wire RXE_PASSFLG_I_reg_1;
  wire RXE_PASSFLG_I_reg_2;
  wire RXE_REC_DEC1;
  wire RXE_REC_INC12;
  wire RXE_RTR_I;
  wire RXE_RTR_I0;
  wire RXE_RTR_I_reg_0;
  wire RXE_RXFIFO_WEN_FD10;
  wire RXE_RXFIFO_WEN_FD1211_out;
  wire RXE_RXFIFO_WEN_FD18;
  wire RXE_RXFIFO_WEN_FD1_i_10_n_0;
  wire RXE_RXFIFO_WEN_FD1_i_11_n_0;
  wire RXE_RXFIFO_WEN_FD1_i_3_n_0;
  wire RXE_RXFIFO_WEN_FD1_i_4_n_0;
  wire RXE_RXFIFO_WEN_FD1_i_6_n_0;
  wire RXE_RXFIFO_WEN_FD1_i_7_n_0;
  wire RXE_RXFIFO_WEN_FD1_i_8_n_0;
  wire RXE_RXFIFO_WEN_FD1_i_9_n_0;
  wire RXE_RXFIFO_WEN_FD1_reg_0;
  wire RXE_RXFIFO_WEN_FD1_reg_i_5_n_2;
  wire RXE_RXFIFO_WEN_FD1_reg_i_5_n_3;
  wire RXE_RXFIFO_WEN_FD2;
  wire RXE_RXMSG_INVAL_F00;
  wire RXE_RXMSG_INVAL_F0_reg;
  wire RXE_RXMSG_INVAL_F10;
  wire RXE_RXMSG_INVAL_F1_i_2_n_0;
  wire RXE_RXMSG_VAL_F00;
  wire RXE_RXMSG_VAL_F0_reg;
  wire RXE_RXMSG_VAL_F10;
  wire RXE_SREG_I0;
  wire \RXE_SREG_I[0]_i_2_n_0 ;
  wire [31:0]\RXE_SREG_I_reg[24]_0 ;
  wire \RXE_SREG_I_reg[30]_0 ;
  wire \RXE_SREG_I_reg_n_0_[0] ;
  wire \RXE_SREG_I_reg_n_0_[10] ;
  wire \RXE_SREG_I_reg_n_0_[11] ;
  wire \RXE_SREG_I_reg_n_0_[12] ;
  wire \RXE_SREG_I_reg_n_0_[13] ;
  wire \RXE_SREG_I_reg_n_0_[14] ;
  wire \RXE_SREG_I_reg_n_0_[15] ;
  wire \RXE_SREG_I_reg_n_0_[16] ;
  wire \RXE_SREG_I_reg_n_0_[17] ;
  wire \RXE_SREG_I_reg_n_0_[18] ;
  wire \RXE_SREG_I_reg_n_0_[1] ;
  wire \RXE_SREG_I_reg_n_0_[2] ;
  wire \RXE_SREG_I_reg_n_0_[3] ;
  wire \RXE_SREG_I_reg_n_0_[4] ;
  wire \RXE_SREG_I_reg_n_0_[5] ;
  wire \RXE_SREG_I_reg_n_0_[6] ;
  wire \RXE_SREG_I_reg_n_0_[7] ;
  wire \RXE_SREG_I_reg_n_0_[8] ;
  wire \RXE_SREG_I_reg_n_0_[9] ;
  wire RXF_FULL_AT_MSG_BOUNDARY;
  wire RXF_FULL_AT_MSG_BOUNDARY_F1;
  wire [0:0]RXF_FULL_AT_MSG_BOUNDARY_reg;
  wire [3:0]S;
  wire SM_FLAG_I;
  wire SM_FLAG_I_FSB;
  wire SM_FLAG_I_FSB_i_4_n_0;
  wire SM_FLAG_I_FSB_i_5_n_0;
  wire SM_FLAG_I_FSB_i_6_n_0;
  wire SM_FLAG_I_FSB_i_7_n_0;
  wire SM_FLAG_I_FSB_i_8_n_0;
  wire [0:0]SM_FLAG_I_FSB_reg;
  wire SM_FLAG_I_i_2_n_0;
  wire SM_FLAG_I_i_3_n_0;
  wire SM_FLAG_I_i_4_n_0;
  wire SM_FLAG_I_reg;
  wire SM_STUFFBIT_I__11;
  wire SM_STUFFBIT_PD;
  wire SM_STUFFBIT_PD1_reg_n_0;
  wire [0:0]SR;
  wire SSP_EN;
  wire SSP_EN_D1_reg;
  wire SSP_EN_D1_reg_0;
  wire SYNC_RST_TL;
  wire TDCV_CNT_REG_WEN;
  wire TDCV_CNT_REG_WEN_reg_0;
  wire TDC_EN_FS2;
  wire TDC_SSP_SAMP_PT_D1;
  wire TDC_TRIG_COND;
  wire TDC_TRIG_COND_D1_i_2_n_0;
  wire TDC_TRIG_COND_D1_i_4_n_0;
  wire [7:0]\TIME_STAMP_CNT_CAPTURE_reg[0] ;
  wire [7:0]TS_RX_WDATA_F1;
  wire TS_RX_WEN;
  wire TXE_BRAM_WEN;
  wire TXE_CFD_5;
  wire TXE_DLC_I_EN;
  wire TXE_DLC_I_EN_i_3_n_0;
  wire TXE_DLC_I_EN_i_5_n_0;
  wire [0:4]TXE_DLC_I_EXT;
  wire [31:0]\TXE_DLC_I_reg[0]_0 ;
  wire TXE_IC_ARBLSS_I;
  wire TXE_IC_ARBLSS_I_reg_0;
  wire TXE_IC_TXOK_I_reg_0;
  wire TXE_MSGINVAL_D1;
  wire TXE_MSGINVAL_D1_i_4_n_0;
  wire TXE_MSGINVAL_D2;
  wire TXE_MSGINVAL_FD1;
  wire TXE_MSGINVAL_FD2;
  wire TXE_MSGVAL_D1_I;
  wire [0:0]TXE_MSGVAL_D1_I_reg_0;
  wire TXE_MSGVAL_FD1;
  wire TXE_MSGVAL_FD1_i_2_n_0;
  wire TXE_MSGVAL_FD2;
  wire TXE_PASSTX_I_reg_0;
  wire TXE_PASSTX_I_reg_1;
  wire TXE_PREFETCH_FD;
  wire TXE_PREFETCH_FD_i_1_n_0;
  wire TXE_PREFETCH_FD_reg_0;
  wire TXE_TEC_DEC1;
  wire TXE_TRNSMT_FLG_i_1_n_0;
  wire TXE_TRNSMT_FLG_i_3_n_0;
  wire TXE_TRNSMT_FLG_i_4_n_0;
  wire TXE_TRNSMT_FLG_reg_0;
  wire TXE_TRNSMT_FLG_reg_1;
  wire TXE_TXING11;
  wire TXE_TXING15_out;
  wire TXE_TXING_i_5_n_0;
  wire TXE_TXING_i_6_n_0;
  wire TXE_TXING_i_9_n_0;
  wire TXE_TXING_reg_0;
  wire TXE_TXING_reg_1;
  wire TXE_TXING_reg_2;
  wire TXE_TXING_reg_3;
  wire TXE_TX_REN_D1;
  wire TXE_TX_REN_D1_reg_0;
  wire TXE_TX_REN_D1_reg_1;
  wire TXE_TX_REN_I;
  wire TXE_TX_REN_I_CFD;
  wire TXE_TX_REN_I_CFD_D1;
  wire TXE_TX_REN_I_CFD_D1_i_10_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_11_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_12_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_13_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_14_0;
  wire TXE_TX_REN_I_CFD_D1_i_16_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_17_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_18_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_19_0;
  wire TXE_TX_REN_I_CFD_D1_i_19_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_20_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_21_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_22_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_23_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_24_0;
  wire TXE_TX_REN_I_CFD_D1_i_24_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_25_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_26_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_27_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_28_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_2_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_31_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_33_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_35_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_36_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_37_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_38_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_39_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_40_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_41_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_42_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_43_0;
  wire TXE_TX_REN_I_CFD_D1_i_43_1;
  wire TXE_TX_REN_I_CFD_D1_i_43_2;
  wire TXE_TX_REN_I_CFD_D1_i_43_3;
  wire TXE_TX_REN_I_CFD_D1_i_44_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_45_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_46_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_47_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_48_n_0;
  wire [10:0]TXE_TX_REN_I_CFD_D1_i_49_0;
  wire TXE_TX_REN_I_CFD_D1_i_49_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_50_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_51_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_52_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_53_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_54_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_56_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_57_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_58_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_59_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_60_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_61_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_62_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_63_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_64_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_65_n_0;
  wire [5:0]TXE_TX_REN_I_CFD_D1_i_66_0;
  wire TXE_TX_REN_I_CFD_D1_i_66_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_67_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_68_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_69_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_6_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_70_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_76_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_77_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_78_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_79_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_7_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_80_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_81_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_82_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_87_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_88_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_89_n_0;
  wire [5:0]TXE_TX_REN_I_CFD_D1_i_8_0;
  wire TXE_TX_REN_I_CFD_D1_i_8_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_90_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_9_n_0;
  wire TXING_BRS_EN_BTR_D1;
  wire TXING_BRS_EN_BTR_D1_reg;
  wire TXING_BRS_EN_BTR_D1_reg_0;
  wire \addr_location_incr_count_reg[0] ;
  wire \arststages_ff_reg[1] ;
  wire \arststages_ff_reg[1]_0 ;
  wire [2:0]\arststages_ff_reg[1]_1 ;
  wire \arststages_ff_reg[1]_2 ;
  wire \arststages_ff_reg[1]_3 ;
  wire \arststages_ff_reg[1]_4 ;
  wire [1:0]\arststages_ff_reg[1]_5 ;
  wire [3:3]\btl/BTL_COUNTER_I00_in ;
  wire [3:3]\btl/BTL_SAMP_I ;
  wire [7:1]\btl/CAN_PHY_TX_POS_FLOP_X28__12 ;
  wire can_clk;
  wire [31:27]data0;
  wire dest_arst;
  wire dest_out;
  wire ena;
  wire \gen_rx1.u_rxxpm_2_i_43_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_13__0_n_0;
  wire i__carry_i_13_n_0;
  wire [3:0]i__carry_i_14_0;
  wire i__carry_i_14__0_n_0;
  wire i__carry_i_15__0_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_28_n_0;
  wire i__carry_i_29_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__7_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_8__1_n_0;
  wire \ic_reg_f_brpr_cdc_tig_reg[1] ;
  wire \ic_reg_f_brpr_cdc_tig_reg[4] ;
  wire \ic_reg_f_brpr_cdc_tig_reg[7] ;
  wire \ic_reg_f_brpr_cdc_tig_reg[7]_0 ;
  wire \ic_reg_f_btr_sjw_cdc_tig_reg[2] ;
  wire [3:0]\ic_reg_f_btr_ts2_cdc_tig_reg[0] ;
  wire [0:0]\ic_reg_f_btr_ts2_cdc_tig_reg[2] ;
  wire \ic_reg_n_btr_sjw_cdc_tig_reg[1] ;
  wire \ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ;
  wire [2:0]\ic_reg_n_btr_sjw_cdc_tig_reg[1]_1 ;
  wire \ic_reg_n_btr_sjw_cdc_tig_reg[4] ;
  wire \ic_reg_n_btr_sjw_cdc_tig_reg[5] ;
  wire \ic_reg_n_btr_sjw_cdc_tig_reg[6] ;
  wire [4:0]\ic_reg_n_btr_ts1_cdc_tig_reg[1] ;
  wire [3:0]\ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 ;
  wire [5:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2] ;
  wire [0:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2]_0 ;
  wire [2:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2]_1 ;
  wire [3:0]\ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 ;
  wire \ic_reg_n_btr_ts1_cdc_tig_reg[7] ;
  wire \ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 ;
  wire [0:0]\ic_reg_n_btr_ts1_cdc_tig_reg[7]_1 ;
  wire [2:0]\ic_reg_n_btr_ts2_cdc_tig_reg[1] ;
  wire [2:0]\ic_reg_n_btr_ts2_cdc_tig_reg[4] ;
  wire p_0_in22_in;
  wire [3:1]p_0_in__1;
  wire [8:1]p_0_in__2;
  wire p_192_in;
  wire p_198_in;
  wire p_1_in105_in;
  wire p_1_in146_in;
  wire p_1_in52_in;
  wire p_1_in81_in;
  wire p_246_in;
  wire p_2_in;
  wire p_3_in60_in;
  wire p_5_in57_in;
  wire p_62_in;
  wire p_69_in;
  wire p_77_in;
  wire p_8_in;
  wire src_in;
  wire \state[0]_i_10_n_0 ;
  wire \state[0]_i_11_n_0 ;
  wire \state[0]_i_12_n_0 ;
  wire \state[0]_i_13_n_0 ;
  wire \state[0]_i_14_n_0 ;
  wire \state[0]_i_15_n_0 ;
  wire \state[0]_i_16_n_0 ;
  wire \state[0]_i_17_n_0 ;
  wire \state[0]_i_18_0 ;
  wire \state[0]_i_18_n_0 ;
  wire \state[0]_i_19_n_0 ;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_20_n_0 ;
  wire \state[0]_i_22_n_0 ;
  wire \state[0]_i_23_n_0 ;
  wire \state[0]_i_24_n_0 ;
  wire \state[0]_i_25_n_0 ;
  wire \state[0]_i_26_n_0 ;
  wire \state[0]_i_27_n_0 ;
  wire \state[0]_i_28_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_31_n_0 ;
  wire \state[0]_i_32_n_0 ;
  wire \state[0]_i_33_n_0 ;
  wire \state[0]_i_34_n_0 ;
  wire \state[0]_i_37_n_0 ;
  wire \state[0]_i_38_n_0 ;
  wire \state[0]_i_39_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_41_n_0 ;
  wire \state[0]_i_42_n_0 ;
  wire \state[0]_i_45_n_0 ;
  wire \state[0]_i_46_n_0 ;
  wire \state[0]_i_47_n_0 ;
  wire \state[0]_i_48_n_0 ;
  wire \state[0]_i_49_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_50_n_0 ;
  wire \state[0]_i_51_n_0 ;
  wire \state[0]_i_52_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[0]_i_7_n_0 ;
  wire \state[0]_i_8_n_0 ;
  wire \state[0]_i_9_n_0 ;
  wire \state[1]_i_10_n_0 ;
  wire \state[1]_i_11_n_0 ;
  wire \state[1]_i_12_n_0 ;
  wire \state[1]_i_13_n_0 ;
  wire \state[1]_i_14_0 ;
  wire \state[1]_i_14_n_0 ;
  wire \state[1]_i_15_n_0 ;
  wire \state[1]_i_16_n_0 ;
  wire \state[1]_i_17_n_0 ;
  wire \state[1]_i_18_0 ;
  wire \state[1]_i_18_n_0 ;
  wire \state[1]_i_19_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_20_n_0 ;
  wire \state[1]_i_21_n_0 ;
  wire \state[1]_i_22_n_0 ;
  wire \state[1]_i_23_n_0 ;
  wire \state[1]_i_24_n_0 ;
  wire \state[1]_i_25_n_0 ;
  wire \state[1]_i_26_n_0 ;
  wire \state[1]_i_27_n_0 ;
  wire \state[1]_i_28_n_0 ;
  wire \state[1]_i_29_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_30_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire [0:0]\state[1]_i_4_0 ;
  wire \state[1]_i_4_1 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_8_n_0 ;
  wire \state[1]_i_9_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_13_n_0 ;
  wire \state[2]_i_14_n_0 ;
  wire \state[2]_i_15_n_0 ;
  wire \state[2]_i_16_n_0 ;
  wire \state[2]_i_17_n_0 ;
  wire \state[2]_i_19_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_20_n_0 ;
  wire \state[2]_i_21_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  wire \state[3]_i_11_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire \state[4]_i_10_n_0 ;
  wire \state[4]_i_11_n_0 ;
  wire \state[4]_i_1_n_0 ;
  wire \state[4]_i_2_n_0 ;
  wire \state[4]_i_3_n_0 ;
  wire \state[4]_i_4_n_0 ;
  wire \state[4]_i_6_n_0 ;
  wire \state[4]_i_7_n_0 ;
  wire \state[4]_i_9_n_0 ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[0]_3 ;
  wire \state_reg[0]_i_21_n_2 ;
  wire \state_reg[0]_i_21_n_3 ;
  wire \state_reg[0]_i_36_n_0 ;
  wire \state_reg[0]_i_36_n_1 ;
  wire \state_reg[0]_i_36_n_2 ;
  wire \state_reg[0]_i_36_n_3 ;
  wire \state_reg[0]_i_44_n_0 ;
  wire \state_reg[0]_i_44_n_1 ;
  wire \state_reg[0]_i_44_n_2 ;
  wire \state_reg[0]_i_44_n_3 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire \state_reg[2]_2 ;
  wire \state_reg[2]_3 ;
  wire \state_reg[2]_4 ;
  wire \state_reg[4]_0 ;
  wire \state_reg[4]_1 ;
  wire \state_reg[4]_2 ;
  wire \state_reg[4]_3 ;
  wire \state_reg[4]_4 ;
  wire \state_reg[4]_5 ;
  wire \state_reg[4]_6 ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[3] ;
  wire \state_reg_n_0_[4] ;
  wire \syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[1] ;
  wire \tlom/SM_FLAG_I1 ;
  wire [3:0]\NLW_RXE_COUNTER_RST3_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_RXE_COUNTER_RST3_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:3]NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_5__7_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_5__7_O_UNCONNECTED;
  wire [3:3]\NLW_state_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_44_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \BIS_COUNTER_I[0]_i_1 
       (.I0(BIS_COUNTER_I_reg[0]),
        .O(\BIS_COUNTER_I[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \BIS_COUNTER_I[1]_i_1 
       (.I0(BIS_COUNTER_I_reg[0]),
        .I1(BIS_COUNTER_I_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \BIS_COUNTER_I[2]_i_1 
       (.I0(BIS_COUNTER_I_reg[0]),
        .I1(BIS_COUNTER_I_reg[1]),
        .I2(BIS_COUNTER_I_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \BIS_COUNTER_I[3]_i_3 
       (.I0(BIS_COUNTER_I_reg[2]),
        .I1(BIS_COUNTER_I_reg[1]),
        .I2(BIS_COUNTER_I_reg[0]),
        .I3(BIS_COUNTER_I_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \BIS_COUNTER_I[3]_i_5 
       (.I0(BIS_COUNTER_I_reg[0]),
        .I1(BIS_COUNTER_I_reg[1]),
        .I2(BIS_COUNTER_I_reg[2]),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(BIS_COUNTER_I_reg[3]),
        .O(BIS_COUNTER_I3__0));
  FDRE \BIS_COUNTER_I_reg[0] 
       (.C(can_clk),
        .CE(\BIS_COUNTER_I_reg[3]_1 ),
        .D(\BIS_COUNTER_I[0]_i_1_n_0 ),
        .Q(BIS_COUNTER_I_reg[0]),
        .R(\BIS_COUNTER_I_reg[3]_0 ));
  FDRE \BIS_COUNTER_I_reg[1] 
       (.C(can_clk),
        .CE(\BIS_COUNTER_I_reg[3]_1 ),
        .D(p_0_in__1[1]),
        .Q(BIS_COUNTER_I_reg[1]),
        .R(\BIS_COUNTER_I_reg[3]_0 ));
  FDRE \BIS_COUNTER_I_reg[2] 
       (.C(can_clk),
        .CE(\BIS_COUNTER_I_reg[3]_1 ),
        .D(p_0_in__1[2]),
        .Q(BIS_COUNTER_I_reg[2]),
        .R(\BIS_COUNTER_I_reg[3]_0 ));
  FDRE \BIS_COUNTER_I_reg[3] 
       (.C(can_clk),
        .CE(\BIS_COUNTER_I_reg[3]_1 ),
        .D(p_0_in__1[3]),
        .Q(BIS_COUNTER_I_reg[3]),
        .R(\BIS_COUNTER_I_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00C0000080000003)) 
    BIS_D1_i_1
       (.I0(MSR_SBR_FS2),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[4] ),
        .O(IC_REG_SBR_FS2_reg));
  FDRE BIS_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_SBR_FS2_reg),
        .Q(BIS_D1),
        .R(SYNC_RST_TL));
  FDRE BIS_HSYNC_FLG_I_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BIS_HSYNC_FLG_I_D1_reg_0),
        .Q(BIS_HSYNC_FLG_I_D1),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h20C0000000000003)) 
    BIS_HSYNC_FLG_I_i_2
       (.I0(MSR_SBR_FS2),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg[0]_0 ),
        .O(IC_REG_SBR_FS2_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000000)) 
    BRSD_P_ERR_1TQ_FD_i_1
       (.I0(BRSD_P_ERR_1TQ_FD_i_2_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_i_3_n_0),
        .I2(BRSD_P_ERR_1TQ_FD_i_4_n_0),
        .I3(E),
        .I4(BRSD_P_ERR_1TQ_FD_reg_4),
        .I5(BRSD_P_ERR_1TQ_FD_reg_5),
        .O(BRSD_P_ERR_1TQ));
  LUT6 #(
    .INIT(64'hCCCCCCCC000008CC)) 
    BRSD_P_ERR_1TQ_FD_i_10
       (.I0(BSP_CRCERR_I_CANFD_FLG_reg_0),
        .I1(\state_reg[4]_6 ),
        .I2(TXE_TXING_reg_0),
        .I3(BRSD_P_ERR_1TQ_FD_i_18_n_0),
        .I4(BRSD_P_ERR_1TQ_FD_i_19_n_0),
        .I5(BRSD_P_ERR_1TQ_FD_i_20_n_0),
        .O(p_77_in));
  LUT6 #(
    .INIT(64'h0800000008000808)) 
    BRSD_P_ERR_1TQ_FD_i_11
       (.I0(\RXE_COUNTER_I_reg[2]_1 ),
        .I1(BRSD_P_ERR_1TQ_FD_i_21_n_0),
        .I2(TXE_TXING_reg_0),
        .I3(\state[1]_i_18_0 ),
        .I4(SM_FLAG_I_FSB),
        .I5(SM_STUFFBIT_I__11),
        .O(p_246_in));
  LUT6 #(
    .INIT(64'hAA00AA00FFC0AA00)) 
    BRSD_P_ERR_1TQ_FD_i_13
       (.I0(BRSD_P_ERR_1TQ_FD_i_25_n_0),
        .I1(TXE_TXING_reg_0),
        .I2(p_1_in105_in),
        .I3(BSP_FRMERR_I8__3),
        .I4(p_2_in),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(BRSD_P_ERR_1TQ_FD_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    BRSD_P_ERR_1TQ_FD_i_14
       (.I0(p_1_in52_in),
        .I1(TXE_TXING_reg_0),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(BSP_IDVALID_FD1_i_5_n_0),
        .I4(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(BRSD_P_ERR_1TQ_FD_i_14_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    BRSD_P_ERR_1TQ_FD_i_15
       (.I0(Q[1]),
        .I1(TXE_TXING_reg_0),
        .I2(RXE_ERRFLG_I_i_3_n_0),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[4] ),
        .O(BRSD_P_ERR_1TQ_FD_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h00000013)) 
    BRSD_P_ERR_1TQ_FD_i_17
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(TDC_TRIG_COND_D1_i_4_n_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(BSP_FRMERR_I8__3));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hE)) 
    BRSD_P_ERR_1TQ_FD_i_18
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(BRSD_P_ERR_1TQ_FD_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    BRSD_P_ERR_1TQ_FD_i_19
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(BSP_IC_BIT_ERROR_I_i_13_n_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(BRSD_P_ERR_1TQ_FD_i_19_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    BRSD_P_ERR_1TQ_FD_i_2
       (.I0(BRSD_P_ERR_1TQ_FD_i_7_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_i_8_n_0),
        .I2(BRSD_P_ERR_1TQ_FD_reg_6),
        .I3(BTL_RXBIT_I_reg_0),
        .O(BRSD_P_ERR_1TQ_FD_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    BRSD_P_ERR_1TQ_FD_i_20
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\RXE_COUNTER_I[6]_i_2_n_0 ),
        .I2(TDC_TRIG_COND_D1_i_4_n_0),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(BRSD_P_ERR_1TQ_FD_i_20_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    BRSD_P_ERR_1TQ_FD_i_21
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(BRSD_P_ERR_1TQ_FD_i_21_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    BRSD_P_ERR_1TQ_FD_i_22
       (.I0(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I1(TDC_TRIG_COND_D1_i_4_n_0),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(p_1_in146_in));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    BRSD_P_ERR_1TQ_FD_i_23
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(BTL_RXBIT_I_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    BRSD_P_ERR_1TQ_FD_i_24
       (.I0(BSP_CRCERR_I_CAN_FLG_i_4_n_0),
        .I1(RXE_ERRFLG_I_i_3_n_0),
        .I2(TDC_TRIG_COND_D1_i_4_n_0),
        .I3(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I4(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(BTL_RXBIT_I_reg_3));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    BRSD_P_ERR_1TQ_FD_i_25
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[3] ),
        .O(BRSD_P_ERR_1TQ_FD_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    BRSD_P_ERR_1TQ_FD_i_3
       (.I0(BRSD_P_ERR_1TQ_FD_i_9_n_0),
        .I1(p_77_in),
        .I2(p_246_in),
        .I3(MSR_DPEE_FS2),
        .I4(BRSD_P_ERR_1TQ_FD_reg_7),
        .I5(BRSD_P_ERR_1TQ_FD_i_13_n_0),
        .O(BRSD_P_ERR_1TQ_FD_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFAA)) 
    BRSD_P_ERR_1TQ_FD_i_4
       (.I0(BRSD_P_ERR_1TQ_FD_i_14_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_i_15_n_0),
        .I2(\RXE_COUNTER_I_reg[2]_0 ),
        .I3(\RXE_COUNTER_I_reg[2]_2 ),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .I5(BRSD_P_ERR_1TQ_FD_reg_8),
        .O(BRSD_P_ERR_1TQ_FD_i_4_n_0));
  LUT6 #(
    .INIT(64'hF4F0F0F0F0F0F0F0)) 
    BRSD_P_ERR_1TQ_FD_i_7
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(ERR_EXTERR_I__1),
        .I3(BSP_FRMERR_I8__3),
        .I4(RXE_OL_SLEEP_i_2_n_0),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(BRSD_P_ERR_1TQ_FD_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    BRSD_P_ERR_1TQ_FD_i_8
       (.I0(BSP_IC_BIT_ERROR_I_i_10_n_0),
        .I1(BSP_IC_BIT_ERROR_I_i_5_n_0),
        .I2(\state_reg[0]_2 ),
        .I3(BSP_IC_BIT_ERROR_I_i_8_n_0),
        .I4(BSP_IC_BIT_ERROR_I_i_7_n_0),
        .I5(BSP_IC_BIT_ERROR_I_i_6_n_0),
        .O(BRSD_P_ERR_1TQ_FD_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    BRSD_P_ERR_1TQ_FD_i_9
       (.I0(ERR_TXBERR_I_FD_F__3),
        .I1(EMU_TEC_I2_carry_i_9_0),
        .I2(BRS_L_SP_FE_reg_1),
        .I3(BSP_CRCERR_I_CANFD__1),
        .I4(\state_reg[0]_2 ),
        .I5(BSP_CRCERR_I_CAN_FLG_reg_0),
        .O(BRSD_P_ERR_1TQ_FD_i_9_n_0));
  LUT6 #(
    .INIT(64'h0A2A2A2A2A2A2A2A)) 
    BRS_EN_I_FLAG_i_1
       (.I0(BRS_EN_I_FLAG_i_2_n_0),
        .I1(FBR_ERR_1TQ),
        .I2(FAST_TRANSMT_PT_D1_reg),
        .I3(BRS_EN_BTR),
        .I4(E),
        .I5(BSP_ERROR_I__9),
        .O(BRS_EN_I_FLAG_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000888000000000)) 
    BRS_EN_I_FLAG_i_2
       (.I0(\state_reg[2]_3 ),
        .I1(dest_arst),
        .I2(BRS_EN_BTR),
        .I3(BRS_EN_I_FLAG_reg_0),
        .I4(p_2_in),
        .I5(BRS_EN_I_FLAG_i_3_n_0),
        .O(BRS_EN_I_FLAG_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    BRS_EN_I_FLAG_i_3
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg[0]_0 ),
        .I4(\RXE_COUNTER_I_reg[2]_0 ),
        .O(BRS_EN_I_FLAG_i_3_n_0));
  FDRE BRS_EN_I_FLAG_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BRS_EN_I_FLAG_i_1_n_0),
        .Q(BRS_EN_I_FLAG_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A2A2A2A2A2A2A2A)) 
    BRS_L_SP_FE_i_1
       (.I0(BRS_L_SP_FE_i_2_n_0),
        .I1(FBR_ERR_1TQ),
        .I2(FAST_TRANSMT_PT_D1_reg),
        .I3(BRS_EN_BTR),
        .I4(E),
        .I5(BSP_ERROR_I__9),
        .O(BRS_L_SP_FE_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAA800000000000)) 
    BRS_L_SP_FE_i_2
       (.I0(dest_arst),
        .I1(SM_FLAG_I_FSB_reg),
        .I2(\state_reg[0]_3 ),
        .I3(D),
        .I4(BRS_EN_BTR),
        .I5(\COUNTER_I[1]_i_4_n_0 ),
        .O(BRS_L_SP_FE_i_2_n_0));
  FDRE BRS_L_SP_FE_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BRS_L_SP_FE_i_1_n_0),
        .Q(BRS_EN_BTR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0208000000000000)) 
    BSP_CRCERR_I_CANFD_FLG_i_2
       (.I0(E),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(BSP_CRCERR_I_CANFD_FLG_i_3_n_0),
        .O(BSP_CRCERR_I_CANFD_FLG0));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAAAEA)) 
    BSP_CRCERR_I_CANFD_FLG_i_3
       (.I0(BSP_CRCERR_I_CANFD_FLG_i_4_n_0),
        .I1(BSP_CRCERR_I_CANFD_FLG_i_5_n_0),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(BSP_ERROR_I__9),
        .I5(BSP_CRCERR_I_CANFD_FLG_i_6_n_0),
        .O(BSP_CRCERR_I_CANFD_FLG_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000014)) 
    BSP_CRCERR_I_CANFD_FLG_i_4
       (.I0(\state_reg[0]_0 ),
        .I1(Q[0]),
        .I2(BSP_TXBIT_I02_in),
        .I3(TXE_TXING_reg_0),
        .I4(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(BSP_CRCERR_I_CANFD_FLG_i_4_n_0));
  LUT5 #(
    .INIT(32'h00101000)) 
    BSP_CRCERR_I_CANFD_FLG_i_5
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I1(TXE_TXING_reg_0),
        .I2(\state[0]_i_31_n_0 ),
        .I3(BSP_TXBIT_I0__30),
        .I4(Q[0]),
        .O(BSP_CRCERR_I_CANFD_FLG_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000200020000)) 
    BSP_CRCERR_I_CANFD_FLG_i_6
       (.I0(TXE_TX_REN_I_CFD_D1_i_13_n_0),
        .I1(TXE_TXING_reg_0),
        .I2(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I3(\RXE_SREG_I[0]_i_2_n_0 ),
        .I4(BSP_TXBIT_I00_in),
        .I5(Q[0]),
        .O(BSP_CRCERR_I_CANFD_FLG_i_6_n_0));
  FDRE BSP_CRCERR_I_CANFD_FLG_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_CRCERR_I_CANFD_FLG_reg_1),
        .Q(BSP_CRCERR_I_CANFD_FLG_reg_0),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    BSP_CRCERR_I_CAN_FLG_i_10
       (.I0(TXE_TX_REN_I_CFD_D1_i_69_n_0),
        .I1(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_49_0[1]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(TXE_TX_REN_I_CFD_D1_i_68_n_0),
        .O(BSP_CRCERR_I_CAN_FLG_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    BSP_CRCERR_I_CAN_FLG_i_2
       (.I0(BSP_CRCERR_I_CAN_FLG_i_3_n_0),
        .I1(E),
        .I2(BSP_CRCERR_I_CAN_FLG_i_4_n_0),
        .I3(BSP_CRCERR_I_CAN_FLG_reg_2),
        .I4(BSP_ERROR_I__9),
        .I5(RXE_OL_SLEEP_i_2_n_0),
        .O(BSP_CRCERR_I_CAN_FLG0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFF9)) 
    BSP_CRCERR_I_CAN_FLG_i_3
       (.I0(BSP_TXBIT_I04_in),
        .I1(Q[0]),
        .I2(TXE_TXING_reg_0),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(BSP_CRCERR_I_CAN_FLG_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h04)) 
    BSP_CRCERR_I_CAN_FLG_i_4
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .O(BSP_CRCERR_I_CAN_FLG_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    BSP_CRCERR_I_CAN_FLG_i_6
       (.I0(TXE_TX_REN_I_CFD_D1_i_24_0),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(BSP_CRCERR_I_CAN_FLG_i_8_n_0),
        .I4(BSP_CRCERR_I_CAN_FLG_i_9_n_0),
        .I5(BSP_CRCERR_I_CAN_FLG_i_10_n_0),
        .O(BSP_TXBIT_I04_in));
  LUT6 #(
    .INIT(64'h0800C00008000000)) 
    BSP_CRCERR_I_CAN_FLG_i_8
       (.I0(TXE_TX_REN_I_CFD_D1_i_49_0[0]),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(TXE_TX_REN_I_CFD_D1_i_49_0[3]),
        .O(BSP_CRCERR_I_CAN_FLG_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000030008080)) 
    BSP_CRCERR_I_CAN_FLG_i_9
       (.I0(TXE_TX_REN_I_CFD_D1_i_49_0[2]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(TXE_TX_REN_I_CFD_D1_i_49_0[5]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(BSP_CRCERR_I_CAN_FLG_i_9_n_0));
  FDRE BSP_CRCERR_I_CAN_FLG_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_CRCERR_I_CAN_FLG_reg_1),
        .Q(BSP_CRCERR_I_CAN_FLG_reg_0),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    BSP_IC_ACK_ERROR_I_i_2
       (.I0(BSP_IC_ACK_ERROR_I_i_3_n_0),
        .I1(Q[1]),
        .I2(TXE_TXING_reg_0),
        .I3(\state_reg[4]_6 ),
        .I4(\RXE_COUNTER_I_reg[2]_1 ),
        .I5(BSP_IC_ACK_ERROR_I_i_4_n_0),
        .O(\RXE_SREG_I_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    BSP_IC_ACK_ERROR_I_i_3
       (.I0(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I1(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(TDC_TRIG_COND_D1_i_4_n_0),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(BSP_IC_ACK_ERROR_I_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    BSP_IC_ACK_ERROR_I_i_4
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(TXE_TXING_reg_0),
        .I2(RXE_ERRFLG_I_i_3_n_0),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[4] ),
        .O(BSP_IC_ACK_ERROR_I_i_4_n_0));
  FDRE BSP_IC_ACK_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_ACK_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_ACKER),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    BSP_IC_BIT_ERROR_I_i_10
       (.I0(\state_reg[4]_3 ),
        .I1(BSP_IC_BIT_ERROR_I_i_5_n_0),
        .I2(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I3(BSP_IDVALID_FD1_i_5_n_0),
        .I4(BSP_IN_EOF_i_4_n_0),
        .I5(\state[0]_i_23_n_0 ),
        .O(BSP_IC_BIT_ERROR_I_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000200000202)) 
    BSP_IC_BIT_ERROR_I_i_11
       (.I0(BSP_IC_BIT_ERROR_I_i_15_n_0),
        .I1(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(TDC_TRIG_COND_D1_i_4_n_0),
        .I5(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(BSP_IC_BIT_ERROR_I_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h02)) 
    BSP_IC_BIT_ERROR_I_i_12
       (.I0(TXE_TXING_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(BSP_IC_BIT_ERROR_I_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    BSP_IC_BIT_ERROR_I_i_13
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(BSP_IC_BIT_ERROR_I_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h40)) 
    BSP_IC_BIT_ERROR_I_i_14
       (.I0(BSP_TXBIT_D1_reg_0),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(TXE_TXING_reg_0),
        .O(BSP_IC_BIT_ERROR_I_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    BSP_IC_BIT_ERROR_I_i_15
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .O(BSP_IC_BIT_ERROR_I_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h020A0000)) 
    BSP_IC_BIT_ERROR_I_i_2
       (.I0(BSP_IC_BIT_ERROR_I_i_5_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[4] ),
        .O(ERR_TXBERR_I_FD_F__3));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    BSP_IC_BIT_ERROR_I_i_3
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(BSP_TXBIT_D1_reg_0),
        .I2(\RXE_COUNTER_I_reg[2]_1 ),
        .I3(TXE_TXING_reg_0),
        .I4(\state[1]_i_10_n_0 ),
        .I5(RXE_ERRFLG_I_i_3_n_0),
        .O(BTL_RXBIT_I_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    BSP_IC_BIT_ERROR_I_i_4
       (.I0(BSP_IC_BIT_ERROR_I_i_6_n_0),
        .I1(BSP_IC_BIT_ERROR_I_i_7_n_0),
        .I2(BSP_IC_BIT_ERROR_I_i_8_n_0),
        .I3(BSP_IC_BIT_ERROR_I_i_9_n_0),
        .I4(BSP_IC_BIT_ERROR_I_i_10_n_0),
        .I5(BSP_IC_BIT_ERROR_I_i_11_n_0),
        .O(\RXE_COUNTER_I_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h60)) 
    BSP_IC_BIT_ERROR_I_i_5
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(BSP_TXBIT_D1_reg_0),
        .I2(TXE_TXING_reg_0),
        .O(BSP_IC_BIT_ERROR_I_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    BSP_IC_BIT_ERROR_I_i_6
       (.I0(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I1(TDC_TRIG_COND_D1_i_4_n_0),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .I5(\state_reg[4]_6 ),
        .O(BSP_IC_BIT_ERROR_I_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    BSP_IC_BIT_ERROR_I_i_7
       (.I0(\state_reg[4]_6 ),
        .I1(BSP_IC_BIT_ERROR_I_i_12_n_0),
        .I2(TDC_TRIG_COND_D1_i_4_n_0),
        .I3(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I4(BSP_IC_BIT_ERROR_I_i_13_n_0),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(BSP_IC_BIT_ERROR_I_i_7_n_0));
  LUT6 #(
    .INIT(64'hF022F2F030222200)) 
    BSP_IC_BIT_ERROR_I_i_8
       (.I0(BSP_IC_BIT_ERROR_I_i_14_n_0),
        .I1(\RXE_DLC_I[3]_i_4_n_0 ),
        .I2(BSP_IC_BIT_ERROR_I_i_5_n_0),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(BSP_CRCERR_I_CAN_FLG_i_4_n_0),
        .O(BSP_IC_BIT_ERROR_I_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    BSP_IC_BIT_ERROR_I_i_9
       (.I0(BSP_CRCERR_I_CAN_FLG_i_4_n_0),
        .I1(RXE_ERRFLG_I_i_3_n_0),
        .I2(TDC_TRIG_COND_D1_i_4_n_0),
        .I3(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I4(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I5(BSP_IC_BIT_ERROR_I_i_5_n_0),
        .O(BSP_IC_BIT_ERROR_I_i_9_n_0));
  FDRE BSP_IC_BIT_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_BIT_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_BERR),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    BSP_IC_CRC_ERROR_I_i_2
       (.I0(BSP_CRCERR_I_CANFD_FLG_reg_0),
        .I1(\state_reg[4]_6 ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(BSP_CRCERR_I_CANFD__1));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    BSP_IC_CRC_ERROR_I_i_3
       (.I0(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I1(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I2(TDC_TRIG_COND_D1_i_4_n_0),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(BSP_CRCERR_I_CAN_FLG_i_4_n_0),
        .O(\state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    BSP_IC_CRC_ERROR_I_i_4
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(BSP_IC_CRC_ERROR_I_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    BSP_IC_CRC_ERROR_I_i_5
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(BSP_IC_CRC_ERROR_I_i_5_n_0));
  FDRE BSP_IC_CRC_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_CRC_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_CRCER),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000800000000080)) 
    BSP_IC_FRM_ERROR_I_i_3
       (.I0(BSP_IC_FRM_ERROR_I_i_5_n_0),
        .I1(BSP_IC_FRM_ERROR_I_i_6_n_0),
        .I2(BSP_IN_EOF_i_3_n_0),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I5(RXE_ERRFLG_I),
        .O(ERR_EXTERR_I__1));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    BSP_IC_FRM_ERROR_I_i_4
       (.I0(BRSD_P_ERR_1TQ_FD_i_13_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_reg_7),
        .I2(MSR_DPEE_FS2),
        .I3(p_246_in),
        .I4(p_77_in),
        .O(IC_REG_MSR_DPEE_FS2_reg));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    BSP_IC_FRM_ERROR_I_i_5
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[3] ),
        .O(BSP_IC_FRM_ERROR_I_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    BSP_IC_FRM_ERROR_I_i_6
       (.I0(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[8] ),
        .O(BSP_IC_FRM_ERROR_I_i_6_n_0));
  FDRE BSP_IC_FRM_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_FRM_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_FMER),
        .R(SYNC_RST_TL));
  FDRE BSP_IC_F_BIT_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_F_BIT_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_F_BERR),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    BSP_IC_F_CRC_ERROR_I_i_2
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(\state_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    BSP_IC_F_CRC_ERROR_I_i_3
       (.I0(TDC_TRIG_COND_D1_i_4_n_0),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(\RXE_COUNTER_I_reg[2]_3 ));
  FDRE BSP_IC_F_CRC_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_F_CRC_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_F_CRCER),
        .R(SYNC_RST_TL));
  FDRE BSP_IC_F_FRM_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_F_FRM_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_F_FMER),
        .R(SYNC_RST_TL));
  FDRE BSP_IC_F_STUFF_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_F_STUFF_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_F_STER),
        .R(SYNC_RST_TL));
  FDRE BSP_IC_STUFF_ERROR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IC_STUFF_ERROR_I_reg_0),
        .Q(IC_SYNC_ESR_STER),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    BSP_IDVALID_FD1_i_1
       (.I0(\state_reg[4]_3 ),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I2(BSP_IDVALID_FD1_i_3_n_0),
        .I3(MSR_LBACK_FS2),
        .I4(TXE_TXING_reg_0),
        .I5(BSP_IDVALID_FD1_i_4_n_0),
        .O(p_62_in));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    BSP_IDVALID_FD1_i_2
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(\state_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000010)) 
    BSP_IDVALID_FD1_i_3
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(BSP_IDVALID_FD1_i_5_n_0),
        .I2(BSP_IDVALID_FD1_i_6_n_0),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(TDC_TRIG_COND_D1_i_4_n_0),
        .I5(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .O(BSP_IDVALID_FD1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00101000)) 
    BSP_IDVALID_FD1_i_4
       (.I0(BSP_ERROR_I__9),
        .I1(\RXE_COUNTER_I_reg[5]_0 ),
        .I2(TXE_TXING_reg_0),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(BSP_TXBIT_D1_reg_0),
        .O(BSP_IDVALID_FD1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    BSP_IDVALID_FD1_i_5
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(BSP_IDVALID_FD1_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    BSP_IDVALID_FD1_i_6
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(BSP_IDVALID_FD1_i_6_n_0));
  FDRE BSP_IDVALID_FD1_reg
       (.C(can_clk),
        .CE(E),
        .D(p_62_in),
        .Q(BSP_IDVALID_FD1),
        .R(SYNC_RST_TL));
  FDRE BSP_IDVALID_FD2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IDVALID_FD1),
        .Q(BSP_IDVALID_FD2),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    BSP_IN_EOF_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(p_1_in105_in),
        .O(p_198_in));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    BSP_IN_EOF_i_2
       (.I0(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(BSP_IN_EOF_i_3_n_0),
        .I3(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I5(BSP_IN_EOF_i_4_n_0),
        .O(p_1_in105_in));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h02)) 
    BSP_IN_EOF_i_3
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(BSP_IN_EOF_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    BSP_IN_EOF_i_4
       (.I0(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[7] ),
        .O(BSP_IN_EOF_i_4_n_0));
  FDRE BSP_IN_EOF_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(p_198_in),
        .Q(BSP_IN_EOF),
        .R(SYNC_RST_TL));
  FDRE BSP_IN_ID_STATE_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IN_ID_STATE_I),
        .Q(BSP_IN_ID_STATE_D1),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    BSP_IN_ID_STATE_I_i_1
       (.I0(\RXE_COUNTER_I_reg[2]_1 ),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[4] ),
        .O(BSP_IN_ID_STATE_I0));
  FDRE BSP_IN_ID_STATE_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_IN_ID_STATE_I0),
        .Q(BSP_IN_ID_STATE_I),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    BSP_IN_IFSPACE_i_1
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(\state_reg[2]_0 ));
  FDRE BSP_IN_IFSPACE_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(\state_reg[2]_0 ),
        .Q(BSP_IN_IFSPACE),
        .R(SYNC_RST_TL));
  FDRE BSP_TXBIT_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_TXBIT_D1_reg_2),
        .Q(BSP_TXBIT_D1_reg_0),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    BTL_COUNTER_I15_carry_i_10
       (.I0(\BTL_COUNTER_I_REG[7]_i_6 [3]),
        .I1(BRS_EN_BTR),
        .I2(i__carry_i_14_0[3]),
        .I3(dest_arst),
        .O(BTL_COUNTER_I15_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    BTL_COUNTER_I15_carry_i_11
       (.I0(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I1(BRS_EN_BTR),
        .I2(i__carry_i_14_0[0]),
        .I3(dest_arst),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    BTL_COUNTER_I15_carry_i_12
       (.I0(\BTL_COUNTER_I_REG[7]_i_6 [1]),
        .I1(BRS_EN_BTR),
        .I2(i__carry_i_14_0[1]),
        .I3(dest_arst),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h8A80757F)) 
    BTL_COUNTER_I15_carry_i_13
       (.I0(dest_arst),
        .I1(i__carry_i_14_0[3]),
        .I2(BRS_EN_BTR),
        .I3(\BTL_COUNTER_I_REG[7]_i_6 [3]),
        .I4(BRSD_P_ERR_1TQ_FD_reg),
        .O(BTL_COUNTER_I15_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h8A80757F)) 
    BTL_COUNTER_I15_carry_i_14
       (.I0(dest_arst),
        .I1(i__carry_i_14_0[1]),
        .I2(BRS_EN_BTR),
        .I3(\BTL_COUNTER_I_REG[7]_i_6 [1]),
        .I4(BTL_COUNTER_I[1]),
        .O(BTL_COUNTER_I15_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    BTL_COUNTER_I15_carry_i_3
       (.I0(BTL_COUNTER_I[2]),
        .I1(BTL_COUNTER_I15_carry_i_9_n_0),
        .I2(BRSD_P_ERR_1TQ_FD_reg),
        .I3(BTL_COUNTER_I15_carry_i_10_n_0),
        .O(\BTL_COUNTER_I_REG_reg[2] ));
  LUT6 #(
    .INIT(64'h808880002A222AAA)) 
    BTL_COUNTER_I15_carry_i_7
       (.I0(BTL_COUNTER_I15_carry_i_13_n_0),
        .I1(dest_arst),
        .I2(i__carry_i_14_0[2]),
        .I3(BRS_EN_BTR),
        .I4(\BTL_COUNTER_I_REG[7]_i_6 [2]),
        .I5(BTL_COUNTER_I[2]),
        .O(\arststages_ff_reg[1]_5 [1]));
  LUT6 #(
    .INIT(64'h808880002A222AAA)) 
    BTL_COUNTER_I15_carry_i_8
       (.I0(BTL_COUNTER_I15_carry_i_14_n_0),
        .I1(dest_arst),
        .I2(i__carry_i_14_0[0]),
        .I3(BRS_EN_BTR),
        .I4(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I5(BTL_COUNTER_I[0]),
        .O(\arststages_ff_reg[1]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    BTL_COUNTER_I15_carry_i_9
       (.I0(\BTL_COUNTER_I_REG[7]_i_6 [2]),
        .I1(BRS_EN_BTR),
        .I2(i__carry_i_14_0[2]),
        .I3(dest_arst),
        .O(BTL_COUNTER_I15_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    BTL_COUNTER_I16_carry__0_i_2
       (.I0(BTL_SAMP_I__0),
        .I1(BTL_COUNTER_I[7]),
        .O(BRS_L_SP_FE_reg_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    BTL_COUNTER_I16_carry_i_3
       (.I0(BRSD_P_ERR_1TQ_FD_reg),
        .I1(\btl/BTL_SAMP_I ),
        .I2(BTL_COUNTER_I[2]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .O(BRSD_P_ERR_1TQ_FD_reg_2[1]));
  LUT4 #(
    .INIT(16'hD540)) 
    BTL_COUNTER_I16_carry_i_4
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I1(BTL_COUNTER_I[0]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[7] ),
        .I3(BTL_COUNTER_I[1]),
        .O(BRSD_P_ERR_1TQ_FD_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    BTL_COUNTER_I16_carry_i_5
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]),
        .I1(BTL_COUNTER_I[6]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I3(BTL_COUNTER_I[5]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    BTL_COUNTER_I16_carry_i_6
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .I1(BTL_COUNTER_I[4]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I3(BTL_COUNTER_I[3]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    BTL_COUNTER_I16_carry_i_7
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I1(BTL_COUNTER_I[2]),
        .I2(\btl/BTL_SAMP_I ),
        .I3(BRSD_P_ERR_1TQ_FD_reg),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_1 [0]));
  LUT3 #(
    .INIT(8'h87)) 
    BTL_COUNTER_I17_carry_i_11
       (.I0(dest_arst),
        .I1(O[3]),
        .I2(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h87)) 
    BTL_COUNTER_I17_carry_i_12
       (.I0(dest_arst),
        .I1(O[2]),
        .I2(\ic_reg_n_btr_sjw_cdc_tig_reg[1] ),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h87)) 
    BTL_COUNTER_I17_carry_i_13
       (.I0(dest_arst),
        .I1(O[1]),
        .I2(\arststages_ff_reg[1]_0 ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h87)) 
    BTL_COUNTER_I17_carry_i_14
       (.I0(dest_arst),
        .I1(O[0]),
        .I2(\arststages_ff_reg[1] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h87)) 
    BTL_COUNTER_I17_carry_i_20
       (.I0(dest_arst),
        .I1(BTL_COUNTER_I17_carry_i_6[2]),
        .I2(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .O(\arststages_ff_reg[1]_1 [2]));
  LUT3 #(
    .INIT(8'h87)) 
    BTL_COUNTER_I17_carry_i_21
       (.I0(dest_arst),
        .I1(BTL_COUNTER_I17_carry_i_6[1]),
        .I2(\arststages_ff_reg[1]_2 ),
        .O(\arststages_ff_reg[1]_1 [1]));
  LUT3 #(
    .INIT(8'h87)) 
    BTL_COUNTER_I17_carry_i_22
       (.I0(dest_arst),
        .I1(BTL_COUNTER_I17_carry_i_6[0]),
        .I2(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .O(\arststages_ff_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFC03000B08F7F4)) 
    \BTL_COUNTER_I_REG[3]_i_5 
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[7] ),
        .I1(BTL_COUNTER_I1__0),
        .I2(BRSD_P_ERR_1TQ_FD),
        .I3(\BTL_COUNTER_I_REG[7]_i_5 [0]),
        .I4(\btl/BTL_SAMP_I ),
        .I5(CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0),
        .O(BRSD_P_ERR_1TQ_FD_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \BTL_COUNTER_I_REG[4]_i_5 
       (.I0(\btl/BTL_SAMP_I ),
        .I1(BTL_TRNSMT_EN_FD13_carry_i_8_n_0),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .O(BTL_COUNTER_I0[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \BTL_COUNTER_I_REG[5]_i_5 
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I1(BTL_TRNSMT_EN_FD13_carry_i_8_n_0),
        .I2(\btl/BTL_SAMP_I ),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .O(BTL_COUNTER_I0[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \BTL_COUNTER_I_REG[7]_i_12 
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I1(BTL_TRNSMT_EN_FD13_carry_i_8_n_0),
        .I2(\btl/BTL_SAMP_I ),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h66F06600660066F0)) 
    \BTL_COUNTER_I_REG[7]_i_13 
       (.I0(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I2(\BTL_COUNTER_I_REG[7]_i_5 [1]),
        .I3(BRSD_P_ERR_1TQ_FD),
        .I4(BRS_EN_BTR),
        .I5(BRS_EN_BTR_D1),
        .O(\BTL_COUNTER_I_REG_reg[6] ));
  LUT3 #(
    .INIT(8'h40)) 
    BTL_NTQ_I0_carry__0_i_1
       (.I0(BRS_EN_BTR),
        .I1(BTL_NTQ_I0_carry__0_0[6]),
        .I2(BTL_COUNTER_I16_carry_i_1[6]),
        .O(BRS_L_SP_FE_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    BTL_NTQ_I0_carry__0_i_10
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[4]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[4]),
        .O(IC_REG_BTR_TS1[3]));
  LUT3 #(
    .INIT(8'h08)) 
    BTL_NTQ_I0_carry__0_i_2
       (.I0(BTL_COUNTER_I16_carry_i_1[5]),
        .I1(BTL_NTQ_I0_carry__0_0[5]),
        .I2(BRS_EN_BTR),
        .O(BRS_L_SP_FE_reg_3[2]));
  LUT3 #(
    .INIT(8'h08)) 
    BTL_NTQ_I0_carry__0_i_3
       (.I0(BTL_COUNTER_I16_carry_i_1[4]),
        .I1(BTL_NTQ_I0_carry__0_0[4]),
        .I2(BRS_EN_BTR),
        .O(BRS_L_SP_FE_reg_3[1]));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    BTL_NTQ_I0_carry__0_i_4
       (.I0(BTL_NTQ_I0_carry__0_0[3]),
        .I1(CAN_PHY_TX_LP_i_14_0[3]),
        .I2(BTL_COUNTER_I16_carry_i_1[3]),
        .I3(BRS_EN_BTR),
        .I4(BTL_NTQ_I0_carry__0_i_8_0[3]),
        .O(BRS_L_SP_FE_reg_3[0]));
  LUT4 #(
    .INIT(16'h0708)) 
    BTL_NTQ_I0_carry__0_i_5
       (.I0(BTL_COUNTER_I16_carry_i_1[6]),
        .I1(BTL_NTQ_I0_carry__0_0[6]),
        .I2(BRS_EN_BTR),
        .I3(BTL_COUNTER_I16_carry_i_1[7]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 [3]));
  LUT5 #(
    .INIT(32'h08070708)) 
    BTL_NTQ_I0_carry__0_i_6
       (.I0(BTL_NTQ_I0_carry__0_0[5]),
        .I1(BTL_COUNTER_I16_carry_i_1[5]),
        .I2(BRS_EN_BTR),
        .I3(BTL_NTQ_I0_carry__0_0[6]),
        .I4(BTL_COUNTER_I16_carry_i_1[6]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 [2]));
  LUT5 #(
    .INIT(32'h00870078)) 
    BTL_NTQ_I0_carry__0_i_7
       (.I0(BTL_NTQ_I0_carry__0_0[4]),
        .I1(BTL_COUNTER_I16_carry_i_1[4]),
        .I2(BTL_COUNTER_I16_carry_i_1[5]),
        .I3(BRS_EN_BTR),
        .I4(BTL_NTQ_I0_carry__0_0[5]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h7788A05F77885FA0)) 
    BTL_NTQ_I0_carry__0_i_8
       (.I0(IC_REG_BTR_TS1[4]),
        .I1(CAN_PHY_TX_LP_i_14_0[3]),
        .I2(BTL_NTQ_I0_carry__0_0[3]),
        .I3(IC_REG_BTR_TS1[3]),
        .I4(BRS_EN_BTR),
        .I5(BTL_NTQ_I0_carry__0_0[4]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    BTL_NTQ_I0_carry__0_i_9
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[3]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[3]),
        .O(IC_REG_BTR_TS1[4]));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    BTL_NTQ_I0_carry_i_1
       (.I0(BTL_NTQ_I0_carry__0_0[2]),
        .I1(CAN_PHY_TX_LP_i_14_0[2]),
        .I2(BTL_COUNTER_I16_carry_i_1[2]),
        .I3(BRS_EN_BTR),
        .I4(BTL_NTQ_I0_carry__0_i_8_0[2]),
        .O(\ic_reg_n_btr_ts2_cdc_tig_reg[4] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    BTL_NTQ_I0_carry_i_2
       (.I0(CAN_PHY_TX_LP_i_14_0[1]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_0[1]),
        .O(\ic_reg_f_btr_ts2_cdc_tig_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    BTL_NTQ_I0_carry_i_3
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[1]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[1]),
        .O(\ic_reg_n_btr_ts2_cdc_tig_reg[4] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    BTL_NTQ_I0_carry_i_4
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[0]),
        .O(\ic_reg_n_btr_ts2_cdc_tig_reg[4] [0]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    BTL_NTQ_I0_carry_i_5
       (.I0(\ic_reg_n_btr_ts2_cdc_tig_reg[4] [2]),
        .I1(CAN_PHY_TX_LP_i_14_0[3]),
        .I2(BRS_EN_BTR),
        .I3(BTL_NTQ_I0_carry__0_0[3]),
        .I4(BTL_NTQ_I0_carry__0_i_8_0[3]),
        .I5(BTL_COUNTER_I16_carry_i_1[3]),
        .O(\ic_reg_f_btr_ts2_cdc_tig_reg[0] [3]));
  LUT6 #(
    .INIT(64'hC3AAC3553C553CAA)) 
    BTL_NTQ_I0_carry_i_6
       (.I0(BTL_NTQ_I0_carry__0_0[1]),
        .I1(CAN_PHY_TX_LP_i_14_0[1]),
        .I2(CAN_PHY_TX_LP_i_14_0[2]),
        .I3(BRS_EN_BTR),
        .I4(BTL_NTQ_I0_carry__0_0[2]),
        .I5(IC_REG_BTR_TS1[5]),
        .O(\ic_reg_f_btr_ts2_cdc_tig_reg[0] [2]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    BTL_NTQ_I0_carry_i_7
       (.I0(BTL_NTQ_I0_carry__0_0[1]),
        .I1(CAN_PHY_TX_LP_i_14_0[1]),
        .I2(BTL_COUNTER_I16_carry_i_1[1]),
        .I3(BRS_EN_BTR),
        .I4(BTL_NTQ_I0_carry__0_i_8_0[1]),
        .O(\ic_reg_f_btr_ts2_cdc_tig_reg[0] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    BTL_NTQ_I0_carry_i_8
       (.I0(BTL_COUNTER_I16_carry_i_1[0]),
        .I1(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I2(BTL_NTQ_I0_carry__0_0[0]),
        .I3(BRS_EN_BTR),
        .I4(CAN_PHY_TX_LP_i_14_0[0]),
        .O(\ic_reg_f_btr_ts2_cdc_tig_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    BTL_NTQ_I0_carry_i_9
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[2]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[2]),
        .O(IC_REG_BTR_TS1[5]));
  LUT4 #(
    .INIT(16'h2882)) 
    BTL_TRNSMT_EN_FD13_carry_i_2
       (.I0(BTL_TRNSMT_EN_FD13_carry_i_7_n_0),
        .I1(\btl/BTL_SAMP_I ),
        .I2(BTL_TRNSMT_EN_FD13_carry_i_8_n_0),
        .I3(BRSD_P_ERR_1TQ_FD_reg),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h9)) 
    BTL_TRNSMT_EN_FD13_carry_i_4
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 ),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .O(BTL_COUNTER_I0[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    BTL_TRNSMT_EN_FD13_carry_i_5
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 ),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]),
        .O(BTL_COUNTER_I0[3]));
  LUT6 #(
    .INIT(64'h0000000071000000)) 
    BTL_TRNSMT_EN_FD13_carry_i_6
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 ),
        .I1(i__carry_i_10__0_n_0),
        .I2(BTL_COUNTER_I16_carry_i_1[6]),
        .I3(BTL_COUNTER_I16_carry_i_1[7]),
        .I4(dest_arst),
        .I5(BRS_EN_BTR),
        .O(BTL_COUNTER_I0[4]));
  LUT6 #(
    .INIT(64'h0999900060000999)) 
    BTL_TRNSMT_EN_FD13_carry_i_7
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .I1(BTL_COUNTER_I[4]),
        .I2(\btl/BTL_SAMP_I ),
        .I3(BTL_TRNSMT_EN_FD13_carry_i_8_n_0),
        .I4(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I5(BTL_COUNTER_I[3]),
        .O(BTL_TRNSMT_EN_FD13_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0080000000808080)) 
    BTL_TRNSMT_EN_FD13_carry_i_8
       (.I0(IC_REG_BTR_TS1__0),
        .I1(IC_REG_BTR_TS1[5]),
        .I2(dest_arst),
        .I3(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I4(BRS_EN_BTR),
        .I5(BTL_COUNTER_I16_carry_i_1[0]),
        .O(BTL_TRNSMT_EN_FD13_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_TRNSMT_EN_FD1_i_1
       (.I0(BTL_TRNSMT_EN_FD1_i_2_n_0),
        .I1(BTL_TRNSMT_EN_FD1_reg),
        .O(BTL_TRNSMT_EN_I1));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8AAA8A8)) 
    BTL_TRNSMT_EN_FD1_i_2
       (.I0(RSYNC_OCCR_I),
        .I1(BTL_TRNSMT_EN_FD1_reg_0),
        .I2(BTL_TRNSMT_EN_FD1_reg_1),
        .I3(BTL_TRNSMT_EN_FD1_i_3_n_0),
        .I4(BTL_TRNSMT_EN_FD1_i_4_n_0),
        .I5(BTL_TRNSMT_EN_FD1_reg_2),
        .O(BTL_TRNSMT_EN_FD1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    BTL_TRNSMT_EN_FD1_i_3
       (.I0(FAST_TRANSMT_PT_D1_i_10_n_0),
        .I1(i__carry_i_5__1_n_0),
        .I2(BTL_TRNSMT_EN_FD1_i_5_n_0),
        .I3(i__carry_i_10_n_0),
        .I4(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [3]),
        .I5(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .O(BTL_TRNSMT_EN_FD1_i_3_n_0));
  LUT6 #(
    .INIT(64'h1412121112121111)) 
    BTL_TRNSMT_EN_FD1_i_4
       (.I0(\ic_reg_n_btr_sjw_cdc_tig_reg[1] ),
        .I1(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ),
        .I2(BRS_EN_BTR),
        .I3(BTL_NTQ_I0_carry__0_0[5]),
        .I4(BTL_NTQ_I0_carry__0_0[6]),
        .I5(i__carry_i_21_n_0),
        .O(BTL_TRNSMT_EN_FD1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    BTL_TRNSMT_EN_FD1_i_5
       (.I0(\arststages_ff_reg[1]_2 ),
        .I1(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [2]),
        .I2(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .I3(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [1]),
        .O(BTL_TRNSMT_EN_FD1_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    BTL_TRNSMT_EN_FD1_i_6
       (.I0(BTL_NTQ_I0_carry__0_0[0]),
        .I1(CAN_PHY_TX_LP_i_14_0[0]),
        .I2(BTL_NTQ_I0_carry__0_0[1]),
        .I3(BRS_EN_BTR),
        .I4(CAN_PHY_TX_LP_i_14_0[1]),
        .O(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [1]));
  LUT4 #(
    .INIT(16'h3101)) 
    BUFFER_EMPTY_INTERNAL_i_1
       (.I0(BUFFER_IS_READY_SYNCED_D1),
        .I1(\syncstages_ff_reg[1] ),
        .I2(TXE_TRNSMT_FLG_reg_0),
        .I3(BUFFER_EMPTY_INTERNAL),
        .O(BUFFER_EMPTY_INTERNAL_i_1_n_0));
  LUT6 #(
    .INIT(64'h0010001000100000)) 
    BUFFER_EMPTY_INTERNAL_i_2
       (.I0(dest_out),
        .I1(TXE_TRNSMT_FLG_reg_0),
        .I2(BUFFER_IS_READY_SYNCED_D1),
        .I3(CANCEL_CONFIRMED_TL2OL_I_D1),
        .I4(TXE_TXING11),
        .I5(BUFFER_EMPTY_INTERNAL_i_4_n_0),
        .O(\syncstages_ff_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    BUFFER_EMPTY_INTERNAL_i_3
       (.I0(BUFFER_EMPTY_INTERNAL_i_5_n_0),
        .I1(BUFFER_EMPTY_INTERNAL_i_6_n_0),
        .I2(\RXE_COUNTER_I[8]_i_8_n_0 ),
        .I3(BIS_COUNTER_I3__0),
        .I4(RXE_OL_BIDLE),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(TXE_TXING11));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    BUFFER_EMPTY_INTERNAL_i_4
       (.I0(\state[3]_i_3_n_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[2] ),
        .O(BUFFER_EMPTY_INTERNAL_i_4_n_0));
  LUT6 #(
    .INIT(64'h0002AAAA00000000)) 
    BUFFER_EMPTY_INTERNAL_i_5
       (.I0(\state_reg[2]_0 ),
        .I1(\state[1]_i_4_1 ),
        .I2(\state[1]_i_4_0 ),
        .I3(EMU_REC_I20_carry_i_1),
        .I4(TXE_TXING_reg_0),
        .I5(BSP_IC_ACK_ERROR_I_i_3_n_0),
        .O(BUFFER_EMPTY_INTERNAL_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    BUFFER_EMPTY_INTERNAL_i_6
       (.I0(TXE_TXING_i_9_n_0),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(TDC_TRIG_COND_D1_i_2_n_0),
        .I5(BUFFER_EMPTY_INTERNAL_i_7_n_0),
        .O(BUFFER_EMPTY_INTERNAL_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    BUFFER_EMPTY_INTERNAL_i_7
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .O(BUFFER_EMPTY_INTERNAL_i_7_n_0));
  FDSE BUFFER_EMPTY_INTERNAL_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BUFFER_EMPTY_INTERNAL_i_1_n_0),
        .Q(BUFFER_EMPTY_INTERNAL),
        .S(SYNC_RST_TL));
  FDRE BUFFER_IS_READY_SYNCED_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BUFFER_IS_READY_SYNCED),
        .Q(BUFFER_IS_READY_SYNCED_D1),
        .R(SYNC_RST_TL));
  FDSE CANCEL_CONFIRMED_TL2OL_I_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CANCEL_CONFIRMED_TL2OL_I_reg_0),
        .Q(CANCEL_CONFIRMED_TL2OL_I_D1),
        .S(SYNC_RST_TL));
  FDSE CANCEL_CONFIRMED_TL2OL_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CANCEL_CONFIRMED_TL2OL_I_reg_1),
        .Q(CANCEL_CONFIRMED_TL2OL_I_reg_0),
        .S(SYNC_RST_TL));
  LUT5 #(
    .INIT(32'hA0808080)) 
    CAN_PHY_TX_INT_i_2
       (.I0(\state_reg[4]_1 ),
        .I1(FAST_TRANSMT_PT_D1_reg_0),
        .I2(IC_REG_BRPR_EQ__6),
        .I3(FAST_TRANSMT_PT_D1_reg_1),
        .I4(BRS_L_SP_FE_reg_0),
        .O(\state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0222022202222222)) 
    CAN_PHY_TX_LP_i_12
       (.I0(CLKM_EN_i_11_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_reg_5),
        .I2(BRSD_P_ERR_1TQ_FD_reg_4),
        .I3(E),
        .I4(CAN_PHY_TX_LP_i_17_n_0),
        .I5(BRSD_P_ERR_1TQ_FD_i_2_n_0),
        .O(CAN_PHY_TX_LP_i_12_n_0));
  LUT6 #(
    .INIT(64'h0222022202222222)) 
    CAN_PHY_TX_LP_i_13
       (.I0(CLKM_EN_i_12_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_reg_5),
        .I2(BRSD_P_ERR_1TQ_FD_reg_4),
        .I3(E),
        .I4(CAN_PHY_TX_LP_i_17_n_0),
        .I5(BRSD_P_ERR_1TQ_FD_i_2_n_0),
        .O(CAN_PHY_TX_LP_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    CAN_PHY_TX_LP_i_14
       (.I0(\ic_reg_f_btr_ts2_cdc_tig_reg[2] ),
        .I1(CAN_PHY_TX_LP_i_14_0[0]),
        .I2(BRS_EN_BTR),
        .I3(BTL_NTQ_I0_carry__0_0[0]),
        .I4(IC_REG_BTR_TS2__0[3]),
        .I5(IC_REG_BTR_TS2__0[4]),
        .O(CAN_PHY_TX_LP_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    CAN_PHY_TX_LP_i_17
       (.I0(BRSD_P_ERR_1TQ_FD_i_13_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_reg_7),
        .I2(CAN_PHY_TX_LP_i_13_0),
        .I3(p_77_in),
        .I4(BRSD_P_ERR_1TQ_FD_i_9_n_0),
        .I5(BRSD_P_ERR_1TQ_FD_i_4_n_0),
        .O(CAN_PHY_TX_LP_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    CAN_PHY_TX_LP_i_18
       (.I0(CAN_PHY_TX_LP_i_14_0[3]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_0[3]),
        .O(IC_REG_BTR_TS2__0[3]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    CAN_PHY_TX_LP_i_20
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\state_reg[2]_4 ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(BTL_RXBIT_I_reg_4));
  LUT6 #(
    .INIT(64'h00008A8000000000)) 
    CAN_PHY_TX_LP_i_3
       (.I0(FAST_TRANSMT_PT_D1_reg_1),
        .I1(CAN_PHY_TX_LP_reg),
        .I2(BRS_EN_I),
        .I3(CAN_PHY_TX_LP_reg_0),
        .I4(IC_REG_BRPR),
        .I5(BRS_L_SP_FE_reg_0),
        .O(\ic_reg_f_brpr_cdc_tig_reg[7] ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    CAN_PHY_TX_LP_i_5
       (.I0(\state_reg[4]_1 ),
        .I1(CAN_PHY_TX_LP_reg),
        .I2(BRS_EN_I),
        .I3(CAN_PHY_TX_LP_reg_0),
        .I4(IC_REG_BRPR),
        .I5(FAST_TRANSMT_PT_D1_reg_0),
        .O(\state_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h00000300A8A8ABA8)) 
    CAN_PHY_TX_LP_i_8
       (.I0(CAN_PHY_TX_LP_reg),
        .I1(CAN_PHY_TX_LP_i_12_n_0),
        .I2(CAN_PHY_TX_LP_i_13_n_0),
        .I3(CAN_PHY_TX_LP_reg_0),
        .I4(CLKM_EN_reg_0[4]),
        .I5(CLKM_EN_reg_1[4]),
        .O(IC_REG_BRPR_EQ__6));
  LUT5 #(
    .INIT(32'h8888888A)) 
    CAN_PHY_TX_LP_i_9
       (.I0(CAN_PHY_TX_LP_i_14_n_0),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_0[6]),
        .I3(BTL_NTQ_I0_carry__0_0[5]),
        .I4(BTL_NTQ_I0_carry__0_0[4]),
        .O(BRS_L_SP_FE_reg_0));
  LUT5 #(
    .INIT(32'h007F0000)) 
    CAN_PHY_TX_POS_FLOP_X26_carry__0_i_1
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]),
        .I2(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I3(BTL_SAMP_I__0),
        .I4(BTL_COUNTER_I[7]),
        .O(DI));
  LUT5 #(
    .INIT(32'h7F80007F)) 
    CAN_PHY_TX_POS_FLOP_X26_carry__0_i_2
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]),
        .I2(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I3(BTL_SAMP_I__0),
        .I4(BTL_COUNTER_I[7]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hE22B8222)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_1
       (.I0(BTL_COUNTER_I[6]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]),
        .I2(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I4(BTL_COUNTER_I[5]),
        .O(\BTL_COUNTER_I_REG_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF7FFF7777F777FFF)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_10
       (.I0(IC_REG_BTR_TS1[5]),
        .I1(dest_arst),
        .I2(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I3(BRS_EN_BTR),
        .I4(BTL_COUNTER_I16_carry_i_1[0]),
        .I5(IC_REG_BTR_TS1__0),
        .O(CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h22E2BB2B22822222)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_2
       (.I0(BTL_COUNTER_I[4]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .I2(\btl/BTL_SAMP_I ),
        .I3(CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0),
        .I4(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I5(BTL_COUNTER_I[3]),
        .O(\BTL_COUNTER_I_REG_reg[7] [2]));
  LUT5 #(
    .INIT(32'hE22B8222)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_3
       (.I0(BRSD_P_ERR_1TQ_FD_reg),
        .I1(\btl/BTL_SAMP_I ),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I4(BTL_COUNTER_I[2]),
        .O(\BTL_COUNTER_I_REG_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA80)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_4
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I1(BTL_COUNTER_I[0]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[7] ),
        .I3(BTL_COUNTER_I[1]),
        .O(\BTL_COUNTER_I_REG_reg[7] [0]));
  LUT5 #(
    .INIT(32'h09906009)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_5
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]),
        .I1(BTL_COUNTER_I[6]),
        .I2(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I4(BTL_COUNTER_I[5]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 [3]));
  LUT6 #(
    .INIT(64'h9909009000609909)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_6
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .I1(BTL_COUNTER_I[4]),
        .I2(\btl/BTL_SAMP_I ),
        .I3(CAN_PHY_TX_POS_FLOP_X26_carry_i_10_n_0),
        .I4(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I5(BTL_COUNTER_I[3]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h29404029)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_7
       (.I0(BTL_COUNTER_I[2]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I3(\btl/BTL_SAMP_I ),
        .I4(BRSD_P_ERR_1TQ_FD_reg),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 [1]));
  LUT4 #(
    .INIT(16'h0660)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_8
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I1(BTL_COUNTER_I[1]),
        .I2(BTL_COUNTER_I[0]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[7] ),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    CAN_PHY_TX_POS_FLOP_X26_carry_i_9
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I4(\btl/BTL_SAMP_I ),
        .O(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF99F)) 
    \CLKD_COUNTER_I[0]_i_2 
       (.I0(\ic_reg_f_brpr_cdc_tig_reg[7]_0 ),
        .I1(CLKD_COUNTER_I_reg[0]),
        .I2(\CLKD_COUNTER_I[0]_i_6_n_0 ),
        .I3(CLKD_COUNTER_I_reg[1]),
        .I4(\CLKD_COUNTER_I[0]_i_7_n_0 ),
        .I5(\CLKD_COUNTER_I[0]_i_8_n_0 ),
        .O(\CLKD_COUNTER_I_reg[7] ));
  LUT6 #(
    .INIT(64'h05040404F5F7F7F7)) 
    \CLKD_COUNTER_I[0]_i_5 
       (.I0(CLKM_EN_reg_1[0]),
        .I1(CLKM_EN_i_11_n_0),
        .I2(BRSD_P_ERR_1TQ),
        .I3(\COUNTER_I[1]_i_4_n_0 ),
        .I4(BRS_EN_BTR),
        .I5(CLKM_EN_reg_0[0]),
        .O(\ic_reg_f_brpr_cdc_tig_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h05040404F5F7F7F7)) 
    \CLKD_COUNTER_I[0]_i_6 
       (.I0(CLKM_EN_reg_1[1]),
        .I1(CLKM_EN_i_11_n_0),
        .I2(BRSD_P_ERR_1TQ),
        .I3(\COUNTER_I[1]_i_4_n_0 ),
        .I4(BRS_EN_BTR),
        .I5(CLKM_EN_reg_0[1]),
        .O(\CLKD_COUNTER_I[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h50515F5DAFAEA0A2)) 
    \CLKD_COUNTER_I[0]_i_7 
       (.I0(CLKM_EN_reg_0[2]),
        .I1(CLKM_EN_i_12_n_0),
        .I2(BRSD_P_ERR_1TQ),
        .I3(CLKM_EN_i_11_n_0),
        .I4(CLKM_EN_reg_1[2]),
        .I5(CLKD_COUNTER_I_reg[2]),
        .O(\CLKD_COUNTER_I[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h50515F5DAFAEA0A2)) 
    \CLKD_COUNTER_I[0]_i_8 
       (.I0(CLKM_EN_reg_0[3]),
        .I1(CLKM_EN_i_12_n_0),
        .I2(BRSD_P_ERR_1TQ),
        .I3(CLKM_EN_i_11_n_0),
        .I4(CLKM_EN_reg_1[3]),
        .I5(CLKD_COUNTER_I_reg[3]),
        .O(\CLKD_COUNTER_I[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h05040404F5F7F7F7)) 
    \CLKD_COUNTER_I[0]_i_9 
       (.I0(CLKM_EN_reg_1[5]),
        .I1(CLKM_EN_i_11_n_0),
        .I2(BRSD_P_ERR_1TQ),
        .I3(\COUNTER_I[1]_i_4_n_0 ),
        .I4(BRS_EN_BTR),
        .I5(CLKM_EN_reg_0[5]),
        .O(\ic_reg_f_brpr_cdc_tig_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CLKM_EN_i_1
       (.I0(CLKM_EN_i_2_n_0),
        .I1(CLKM_EN_i_3_n_0),
        .I2(CLKM_EN_reg_2),
        .I3(CLKM_EN_i_5_n_0),
        .I4(CLKM_EN_i_6_n_0),
        .I5(CLKM_EN_reg_3),
        .O(CLKD_CMP_I));
  LUT6 #(
    .INIT(64'h05040404F5F7F7F7)) 
    CLKM_EN_i_10
       (.I0(CLKM_EN_reg_1[2]),
        .I1(CLKM_EN_i_11_n_0),
        .I2(BRSD_P_ERR_1TQ),
        .I3(\COUNTER_I[1]_i_4_n_0 ),
        .I4(BRS_EN_BTR),
        .I5(CLKM_EN_reg_0[2]),
        .O(\ic_reg_f_brpr_cdc_tig_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    CLKM_EN_i_11
       (.I0(\RXE_COUNTER_I_reg[2]_2 ),
        .I1(\state_reg[2]_4 ),
        .I2(\RXE_COUNTER_I_reg[2]_0 ),
        .I3(D),
        .I4(SM_FLAG_I_FSB_reg),
        .O(CLKM_EN_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h70)) 
    CLKM_EN_i_12
       (.I0(SM_FLAG_I_FSB_reg),
        .I1(\RXE_COUNTER_I_reg[2]_2 ),
        .I2(BRS_EN_BTR),
        .O(CLKM_EN_i_12_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    CLKM_EN_i_2
       (.I0(CLKM_EN_reg_0[5]),
        .I1(BRS_EN_I),
        .I2(CLKM_EN_reg_1[5]),
        .I3(CLKD_COUNTER_I_reg[4]),
        .O(CLKM_EN_i_2_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    CLKM_EN_i_3
       (.I0(CLKM_EN_reg_0[6]),
        .I1(BRS_EN_I),
        .I2(CLKM_EN_reg_1[6]),
        .I3(CLKD_COUNTER_I_reg[5]),
        .O(CLKM_EN_i_3_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    CLKM_EN_i_5
       (.I0(CLKM_EN_reg_0[0]),
        .I1(BRS_EN_I),
        .I2(CLKM_EN_reg_1[0]),
        .I3(CLKD_COUNTER_I_reg[0]),
        .O(CLKM_EN_i_5_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    CLKM_EN_i_6
       (.I0(CLKM_EN_reg_0[1]),
        .I1(BRS_EN_I),
        .I2(CLKM_EN_reg_1[1]),
        .I3(CLKD_COUNTER_I_reg[1]),
        .O(CLKM_EN_i_6_n_0));
  LUT6 #(
    .INIT(64'h00003FFF00002AAA)) 
    CLKM_EN_i_8
       (.I0(CLKM_EN_i_11_n_0),
        .I1(BSP_ERROR_I__9),
        .I2(E),
        .I3(BRSD_P_ERR_1TQ_FD_reg_4),
        .I4(BRSD_P_ERR_1TQ_FD_reg_5),
        .I5(CLKM_EN_i_12_n_0),
        .O(BRS_EN_I));
  LUT6 #(
    .INIT(64'hFAFBFBFB0A080808)) 
    CLKM_EN_i_9
       (.I0(CLKM_EN_reg_1[4]),
        .I1(CLKM_EN_i_11_n_0),
        .I2(BRSD_P_ERR_1TQ),
        .I3(\COUNTER_I[1]_i_4_n_0 ),
        .I4(BRS_EN_BTR),
        .I5(CLKM_EN_reg_0[4]),
        .O(IC_REG_BRPR));
  LUT4 #(
    .INIT(16'hF777)) 
    \COUNTER_I[1]_i_3 
       (.I0(dest_arst),
        .I1(\COUNTER_I[1]_i_4_n_0 ),
        .I2(SM_FLAG_I_FSB_reg),
        .I3(\state_reg[0]_1 ),
        .O(\arststages_ff_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \COUNTER_I[1]_i_4 
       (.I0(\RXE_COUNTER_I_reg[2]_2 ),
        .I1(SM_FLAG_I_FSB_reg),
        .O(\COUNTER_I[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5FDD575555555555)) 
    \CRC_CRCWORD_I1[14]_i_1 
       (.I0(dest_arst),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg[0]_0 ),
        .O(CRC_CRCWORD_I1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h0107010C)) 
    \CRC_CRCWORD_I1[14]_i_5 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .O(RXE_CRC_EN));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    \EMU_OL_ECR_I[0]_i_1 
       (.I0(TXE_TXING_reg_1),
        .I1(\EMU_OL_ECR_I_reg[15] ),
        .I2(E),
        .I3(\state_reg[2]_1 ),
        .I4(dest_arst),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEFFAEAE)) 
    \EMU_OL_ECR_I[0]_i_3 
       (.I0(\EMU_OL_ECR_I[0]_i_4_n_0 ),
        .I1(BTL_RXBIT_I_reg),
        .I2(TXE_TXING_reg_0),
        .I3(\state_reg[2]_3 ),
        .I4(BIS_COUNTER_I3__0),
        .I5(RXE_REC_DEC1),
        .O(TXE_TXING_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFF2F)) 
    \EMU_OL_ECR_I[0]_i_4 
       (.I0(RXE_REC_INC12),
        .I1(TXE_TXING_reg_0),
        .I2(TXE_TXING_reg_2),
        .I3(\state[1]_i_4_1 ),
        .I4(TXE_TEC_DEC1),
        .O(\EMU_OL_ECR_I[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA45)) 
    EMU_REC_I20_carry__0_i_1
       (.I0(EMU_REC_I20_carry_i_1),
        .I1(TXE_TXING_reg_0),
        .I2(BTL_RXBIT_I_reg),
        .I3(EMU_REC_I20_carry__0),
        .I4(EMU_REC_I1117_out__0),
        .O(\EMU_REC_I_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    EMU_REC_I20_carry_i_10
       (.I0(IC_REG_MSR_DPEE_FS2_reg),
        .I1(BRSD_P_ERR_1TQ_FD_reg_6),
        .I2(FBR_ERR_1TQ_i_3_n_0),
        .I3(BTL_RXBIT_I_reg_0),
        .I4(BRS_L_SP_FE_reg_5),
        .O(RXE_REC_INC12));
  LUT6 #(
    .INIT(64'hBAAABAAABBBBBAAA)) 
    EMU_REC_I20_carry_i_5
       (.I0(BRSD_P_ERR_1TQ_FD_i_7_n_0),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(p_1_in105_in),
        .I3(p_5_in57_in),
        .I4(\state_reg[2]_2 ),
        .I5(EMU_REC_I20_carry_i_9_n_0),
        .O(BTL_RXBIT_I_reg));
  LUT6 #(
    .INIT(64'h000010100000FF10)) 
    EMU_REC_I20_carry_i_6
       (.I0(\state_reg[2]_3 ),
        .I1(EMU_REC_ERRACT),
        .I2(BIS_COUNTER_I3__0),
        .I3(RXE_REC_INC12),
        .I4(EMU_REC_I20_carry_i_1),
        .I5(TXE_TXING_reg_0),
        .O(EMU_REC_I1117_out__0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    EMU_REC_I20_carry_i_8
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(p_5_in57_in));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hCF55)) 
    EMU_REC_I20_carry_i_9
       (.I0(p_1_in105_in),
        .I1(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(RXE_PASSFLG_I_reg_0),
        .O(EMU_REC_I20_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \EMU_REC_I[7]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\RXE_SREG_I[0]_i_2_n_0 ),
        .I4(\state[3]_i_3_n_0 ),
        .I5(\EMU_REC_I[7]_i_5_n_0 ),
        .O(\state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \EMU_REC_I[7]_i_4 
       (.I0(\RXE_COUNTER_I_reg[2]_1 ),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(TXE_TXING_reg_0),
        .I3(BSP_TXBIT_D1_reg_0),
        .I4(p_1_in52_in),
        .I5(\state_reg[4]_6 ),
        .O(RXE_REC_DEC1));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \EMU_REC_I[7]_i_5 
       (.I0(RXE_COUNTER_RST1196_out__0),
        .I1(\state[1]_i_4_1 ),
        .O(\EMU_REC_I[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \EMU_REC_I[7]_i_6 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(p_1_in52_in));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    EMU_TEC_I2_carry_i_10
       (.I0(ERR_EXTERR_I__1),
        .I1(ERR_TXBERR_I_FD_F__3),
        .I2(EMU_TEC_I2_carry_i_9_0),
        .I3(TXE_TXING_reg_0),
        .I4(BRS_EN_BTR),
        .O(EMU_TEC_I2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    EMU_TEC_I2_carry_i_11
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(BSP_TXBIT_D1_reg_0),
        .I2(\state_reg[4]_3 ),
        .I3(BRSD_P_ERR_1TQ_FD_reg_6),
        .O(EMU_TEC_I2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    EMU_TEC_I2_carry_i_12
       (.I0(\state_reg[2]_2 ),
        .I1(ERR_ACKERRPASS_I),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(BSP_FRMERR_I8__3),
        .O(EMU_TEC_I2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    EMU_TEC_I2_carry_i_5
       (.I0(EMU_TEC_I2_carry_i_7_n_0),
        .I1(p_69_in),
        .I2(p_77_in),
        .I3(EMU_TEC_I2_carry_i_9_n_0),
        .I4(TXE_TXING_reg_0),
        .O(TXE_TXING_reg_2));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    EMU_TEC_I2_carry_i_7
       (.I0(\RXE_COUNTER_I_reg[5]_0 ),
        .I1(BRSD_P_ERR_1TQ_FD_reg_6),
        .I2(\state_reg[4]_3 ),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(\RXE_COUNTER_I_reg[2]_2 ),
        .O(EMU_TEC_I2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAEAEAEAEAFAEAEAE)) 
    EMU_TEC_I2_carry_i_8
       (.I0(BRSD_P_ERR_1TQ_FD_i_13_n_0),
        .I1(\state_reg[0]_2 ),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(BSP_CRCERR_I_CAN_FLG_i_4_n_0),
        .I4(RXE_OL_SLEEP_i_2_n_0),
        .I5(BSP_CRCERR_I_CAN_FLG_reg_2),
        .O(p_69_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    EMU_TEC_I2_carry_i_9
       (.I0(\RXE_SREG_I_reg[30]_0 ),
        .I1(RXE_PASSFLG_I_reg_1),
        .I2(EMU_TEC_I2_carry_i_10_n_0),
        .I3(EMU_TEC_I2_carry_i_11_n_0),
        .I4(\RXE_COUNTER_I_reg[1]_0 ),
        .I5(EMU_TEC_I2_carry_i_12_n_0),
        .O(EMU_TEC_I2_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h2222022200000000)) 
    ERR_ACKERRPASS_I_i_1
       (.I0(ERR_ACKERRPASS_I_reg_0),
        .I1(ERR_ACKERRPASS_I_i_3_n_0),
        .I2(\state_reg[2]_2 ),
        .I3(E),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .I5(dest_arst),
        .O(ERR_ACKERRPASS_I_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    ERR_ACKERRPASS_I_i_3
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(E),
        .I4(RXE_ERRFLG_I_i_3_n_0),
        .I5(\RXE_COUNTER_I_reg[2]_1 ),
        .O(ERR_ACKERRPASS_I_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    ERR_ACKERRPASS_I_i_4
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(\state_reg[2]_2 ));
  FDRE ERR_ACKERRPASS_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(ERR_ACKERRPASS_I_i_1_n_0),
        .Q(ERR_ACKERRPASS_I),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ERR_TXBERR_I_FD_SSP_EN_1_i_2
       (.I0(TDC_EN_FS2),
        .I1(TDC_SSP_SAMP_PT_D1),
        .I2(TXE_TXING_reg_0),
        .I3(BRS_EN_I_FLAG_reg_0),
        .O(IC_REG_F_BRPR_TDC_EN_FS2_reg));
  LUT5 #(
    .INIT(32'h80808000)) 
    FAST_TRANSMT_PT_D1_i_1
       (.I0(FAST_TRANSMT_PT_D1_reg),
        .I1(BRS_EN_BTR),
        .I2(TXE_TXING_reg_0),
        .I3(FAST_TRANSMT_PT_D1_reg_1),
        .I4(FAST_TRANSMT_PT_D1_reg_0),
        .O(FAST_TRANSMT_PT));
  LUT6 #(
    .INIT(64'h505030CFAFAF30CF)) 
    FAST_TRANSMT_PT_D1_i_10
       (.I0(i__carry_i_14_0[0]),
        .I1(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I2(dest_arst),
        .I3(BTL_NTQ_I0_carry__0_0[0]),
        .I4(BRS_EN_BTR),
        .I5(CAN_PHY_TX_LP_i_14_0[0]),
        .O(FAST_TRANSMT_PT_D1_i_10_n_0));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    FAST_TRANSMT_PT_D1_i_11
       (.I0(CAN_PHY_TX_LP_i_14_0[0]),
        .I1(BTL_NTQ_I0_carry__0_0[0]),
        .I2(\ic_reg_f_btr_ts2_cdc_tig_reg[2] ),
        .I3(BTL_NTQ_I0_carry__0_0[2]),
        .I4(BRS_EN_BTR),
        .I5(CAN_PHY_TX_LP_i_14_0[2]),
        .O(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    FAST_TRANSMT_PT_D1_i_6
       (.I0(BTL_TRNSMT_EN_FD1_i_4_n_0),
        .I1(FAST_TRANSMT_PT_D1_i_7_n_0),
        .I2(FAST_TRANSMT_PT_D1_i_8_n_0),
        .I3(FAST_TRANSMT_PT_D1_i_9_n_0),
        .I4(i__carry_i_5__1_n_0),
        .I5(FAST_TRANSMT_PT_D1_i_10_n_0),
        .O(BRS_L_SP_FE_reg_2));
  LUT6 #(
    .INIT(64'h6F6FF66FF6F66FF6)) 
    FAST_TRANSMT_PT_D1_i_7
       (.I0(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .I1(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [3]),
        .I2(\arststages_ff_reg[1]_0 ),
        .I3(BTL_NTQ_I0_carry__0_0[5]),
        .I4(BRS_EN_BTR),
        .I5(i__carry_i_21_n_0),
        .O(FAST_TRANSMT_PT_D1_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8748B47478B74B8)) 
    FAST_TRANSMT_PT_D1_i_8
       (.I0(CAN_PHY_TX_LP_i_14_0[1]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_0[1]),
        .I3(CAN_PHY_TX_LP_i_14_0[0]),
        .I4(BTL_NTQ_I0_carry__0_0[0]),
        .I5(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .O(FAST_TRANSMT_PT_D1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    FAST_TRANSMT_PT_D1_i_9
       (.I0(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [2]),
        .I1(\arststages_ff_reg[1]_2 ),
        .O(FAST_TRANSMT_PT_D1_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    FBR_ERR_1TQ_i_2
       (.I0(\RXE_SREG_I_reg[30]_0 ),
        .I1(BRS_L_SP_FE_reg_5),
        .I2(FBR_ERR_1TQ_i_3_n_0),
        .I3(FBR_ERR_1TQ_i_4_n_0),
        .I4(IC_REG_MSR_DPEE_FS2_reg),
        .I5(BRSD_P_ERR_1TQ_FD_i_2_n_0),
        .O(BSP_ERROR_I__9));
  LUT5 #(
    .INIT(32'hF8888888)) 
    FBR_ERR_1TQ_i_3
       (.I0(BSP_CRCERR_I_CAN_FLG_reg_0),
        .I1(\state_reg[0]_2 ),
        .I2(\RXE_COUNTER_I_reg[2]_3 ),
        .I3(\state_reg[4]_6 ),
        .I4(BSP_CRCERR_I_CANFD_FLG_reg_0),
        .O(FBR_ERR_1TQ_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF8888FFF88888)) 
    FBR_ERR_1TQ_i_4
       (.I0(BRS_L_SP_FE_reg_1),
        .I1(EMU_TEC_I2_carry_i_9_0),
        .I2(p_8_in),
        .I3(\state_reg[2]_4 ),
        .I4(BSP_IC_BIT_ERROR_I_i_5_n_0),
        .I5(FBR_ERR_1TQ_i_5_n_0),
        .O(FBR_ERR_1TQ_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h1200)) 
    FBR_ERR_1TQ_i_5
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[4] ),
        .O(FBR_ERR_1TQ_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFF3020)) 
    HSYNC_FLG_I_i_2
       (.I0(RXE_BTL_HSYNC_FD1_i_2_n_0),
        .I1(RXE_BTL_HSYNC_FD1),
        .I2(FAST_TRANSMT_PT_D1_reg),
        .I3(HSYNC_FLG_I_i_4_n_0),
        .I4(HSYNC_FLG_I_reg),
        .O(HSYNC_FLG_I0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00000108)) 
    HSYNC_FLG_I_i_4
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg_n_0_[1] ),
        .O(HSYNC_FLG_I_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    IC_SYNC_ISR_BSOFF_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .O(RXE_IC_BSOFF));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    IC_SYNC_SR_BIDLE_i_1
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[3] ),
        .O(RXE_OL_BIDLE));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    IC_SYNC_SR_BSFR_i_1
       (.I0(MSR_SBR_FS2),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[2] ),
        .O(IC_REG_SBR_FS2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    IC_SYNC_SR_PEE_i_1
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(RXE_OL_PEE));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    IC_SYNC_SR_RSTST_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .O(RXE_OL_RSTST));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ID_FOR_MATCH[11]_i_1 
       (.I0(\ID_FOR_MATCH[11]_i_2_n_0 ),
        .I1(\RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[11] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(Q[4]),
        .O(\RXE_SREG_I_reg[24]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \ID_FOR_MATCH[11]_i_2 
       (.I0(Q[1]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(data0[31]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\ID_FOR_MATCH[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ID_FOR_MATCH[12]_i_1 
       (.I0(\ID_FOR_MATCH[12]_i_2_n_0 ),
        .I1(\RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[12] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(Q[3]),
        .O(\RXE_SREG_I_reg[24]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \ID_FOR_MATCH[12]_i_2 
       (.I0(Q[0]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(data0[30]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\ID_FOR_MATCH[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ID_FOR_MATCH[13]_i_1 
       (.I0(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .I3(data0[29]),
        .I4(\RXE_SREG_I_reg_n_0_[13] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ID_FOR_MATCH[14]_i_1 
       (.I0(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .I3(data0[28]),
        .I4(\RXE_SREG_I_reg_n_0_[14] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ID_FOR_MATCH[15]_i_1 
       (.I0(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I1(Q[0]),
        .I2(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .I3(data0[27]),
        .I4(\RXE_SREG_I_reg_n_0_[15] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[16]_i_1 
       (.I0(\RXE_SREG_I_reg_n_0_[16] ),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[7]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[17]_i_1 
       (.I0(\RXE_SREG_I_reg_n_0_[17] ),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[6]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[18]_i_1 
       (.I0(\RXE_SREG_I_reg_n_0_[18] ),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[5]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[19]_i_1 
       (.I0(data0[31]),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[4]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[20]_i_1 
       (.I0(data0[30]),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[3]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[21]_i_1 
       (.I0(data0[29]),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[22]_i_1 
       (.I0(data0[28]),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ID_FOR_MATCH[23]_i_1 
       (.I0(data0[27]),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[24]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[7]),
        .O(\RXE_SREG_I_reg[24]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[25]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[6]),
        .O(\RXE_SREG_I_reg[24]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[26]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[5]),
        .O(\RXE_SREG_I_reg[24]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[27]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[4]),
        .O(\RXE_SREG_I_reg[24]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[28]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[3]),
        .O(\RXE_SREG_I_reg[24]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[29]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[2]),
        .O(\RXE_SREG_I_reg[24]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[30]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[1]),
        .O(\RXE_SREG_I_reg[24]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ID_FOR_MATCH[31]_i_1 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I1(Q[0]),
        .O(\RXE_SREG_I_reg[24]_0 [0]));
  FDRE \ID_FOR_MATCH_reg[0] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [31]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [31]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[10] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [21]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [21]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[11] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [20]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [20]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[12] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [19]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [19]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[13] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [18]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [18]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[14] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [17]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [17]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[15] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [16]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [16]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[16] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [15]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [15]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[17] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [14]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [14]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[18] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [13]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [13]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[19] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [12]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [12]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[1] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [30]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [30]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[20] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [11]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [11]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[21] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [10]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [10]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[22] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [9]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [9]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[23] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [8]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [8]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[24] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [7]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [7]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[25] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [6]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [6]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[26] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [5]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [5]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[27] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [4]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [4]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[28] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [3]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [3]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[29] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [2]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [2]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[2] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [29]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [29]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[30] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [1]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [1]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[31] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [0]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [0]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[3] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [28]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [28]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[4] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [27]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [27]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[5] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [26]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [26]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[6] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [25]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [25]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[7] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [24]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [24]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[8] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [23]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [23]),
        .R(SYNC_RST_TL));
  FDRE \ID_FOR_MATCH_reg[9] 
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(\RXE_SREG_I_reg[24]_0 [22]),
        .Q(\ID_FOR_MATCH_reg[0]_0 [22]),
        .R(SYNC_RST_TL));
  FDRE ID_MATCH_EN_reg
       (.C(can_clk),
        .CE(\ID_FOR_MATCH_reg[31]_0 ),
        .D(ID_MATCH_EN_reg_0),
        .Q(ID_MATCH_EN),
        .R(SYNC_RST_TL));
  FDRE MSG_ON_CAN_BUS_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(MSG_ON_CAN_BUS_reg_0),
        .Q(MSG_ON_CAN_BUS),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    \PIPELINED_BITS[1]_i_2 
       (.I0(TXING_BRS_EN_BTR_D1),
        .I1(BRS_EN_BTR),
        .I2(TXE_TXING_reg_0),
        .I3(dest_arst),
        .I4(MSR_LBACK_FS2),
        .O(TXING_BRS_EN_BTR_D1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \RD_PTR[1]_i_1 
       (.I0(TXING_BRS_EN_BTR_D1),
        .I1(BRS_EN_BTR),
        .I2(TXE_TXING_reg_0),
        .I3(dest_arst),
        .O(TXING_BRS_EN_BTR_D1_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    RSYNC_FLG_I_i_4
       (.I0(FAST_TRANSMT_PT_D1_reg),
        .I1(RSYNC_OCCR_I),
        .I2(TXE_TXING_reg_0),
        .I3(BRS_EN_I),
        .O(CLKM_EN_reg));
  LUT4 #(
    .INIT(16'h40FF)) 
    RSYNC_FLG_I_i_5
       (.I0(\state_reg[4]_1 ),
        .I1(BRS_L_SP_FE_reg_0),
        .I2(IC_REG_BRPR_EQ__6),
        .I3(RSYNC_FLG_I_reg),
        .O(BSP_TXBIT_FD_reg));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    RXE_BRS_I_i_2
       (.I0(\RXE_COUNTER_I_reg[2]_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[2] ),
        .O(\state_reg[0]_3 ));
  FDRE RXE_BRS_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_BRS_I_reg_0),
        .Q(RXE_BRS_I),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAABA)) 
    RXE_BTL_HSYNC_FD1_i_1
       (.I0(RXE_BTL_HSYNC_FD1_i_2_n_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(RXE_BTL_HSYNC_EN));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h002B0028)) 
    RXE_BTL_HSYNC_FD1_i_2
       (.I0(\state_reg[2]_0 ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(SM_FLAG_I_i_2_n_0),
        .I4(\state_reg[2]_4 ),
        .O(RXE_BTL_HSYNC_FD1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RXE_COUNTER_I[0]_i_1 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(\RXE_COUNTER_I[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RXE_COUNTER_I[1]_i_1 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RXE_COUNTER_I[2]_i_1 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RXE_COUNTER_I[3]_i_1 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RXE_COUNTER_I[4]_i_1 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RXE_COUNTER_I[5]_i_1 
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I5(\RXE_COUNTER_I_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \RXE_COUNTER_I[6]_i_1 
       (.I0(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I[6]_i_2_n_0 ),
        .I4(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I5(\RXE_COUNTER_I_reg_n_0_[6] ),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \RXE_COUNTER_I[6]_i_2 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(\RXE_COUNTER_I[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RXE_COUNTER_I[7]_i_1 
       (.I0(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[7] ),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABABAAA)) 
    \RXE_COUNTER_I[8]_i_1 
       (.I0(\RXE_COUNTER_I[8]_i_4_n_0 ),
        .I1(\state_reg_n_0_[4] ),
        .I2(E),
        .I3(\RXE_COUNTER_I[8]_i_5_n_0 ),
        .I4(\RXE_COUNTER_I[8]_i_6_n_0 ),
        .I5(\RXE_COUNTER_I[8]_i_7_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFD55555D5D55555)) 
    \RXE_COUNTER_I[8]_i_10 
       (.I0(dest_arst),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(BSP_ERROR_I__9),
        .I4(E),
        .I5(\RXE_COUNTER_I[8]_i_23_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \RXE_COUNTER_I[8]_i_11 
       (.I0(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I1(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I2(RXE_OL_SLEEP_i_2_n_0),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(\RXE_COUNTER_I[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \RXE_COUNTER_I[8]_i_12 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .O(\RXE_COUNTER_I[8]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \RXE_COUNTER_I[8]_i_13 
       (.I0(\RXE_COUNTER_I_reg[2]_3 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg[0]_0 ),
        .O(\RXE_COUNTER_I[8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAA00FC00)) 
    \RXE_COUNTER_I[8]_i_14 
       (.I0(RXE_COUNTER_RST124_out__2),
        .I1(p_1_in105_in),
        .I2(BSP_ERROR_I__9),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg_n_0_[1] ),
        .O(\RXE_COUNTER_I[8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00F030A0)) 
    \RXE_COUNTER_I[8]_i_15 
       (.I0(\RXE_COUNTER_I[8]_i_25_n_0 ),
        .I1(EMU_REC_I20_carry_i_9_n_0),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .O(\RXE_COUNTER_I[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0A0AAAAA0200)) 
    \RXE_COUNTER_I[8]_i_16 
       (.I0(\RXE_COUNTER_I[8]_i_26_n_0 ),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I3(\RXE_COUNTER_I_reg[0]_0 ),
        .I4(BSP_ERROR_I__9),
        .I5(\RXE_COUNTER_I_reg[5]_0 ),
        .O(\RXE_COUNTER_I[8]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RXE_COUNTER_I[8]_i_17 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\RXE_COUNTER_I[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    \RXE_COUNTER_I[8]_i_18 
       (.I0(\RXE_COUNTER_I[8]_i_27_n_0 ),
        .I1(\RXE_MSGPAD_SEL_FS1[2]_i_4_n_0 ),
        .I2(\RXE_SREG_I[0]_i_2_n_0 ),
        .I3(BSP_ERROR_I__9),
        .I4(RXE_COUNTER_RST1172_out__1),
        .I5(\state[2]_i_12_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFFFE)) 
    \RXE_COUNTER_I[8]_i_19 
       (.I0(p_1_in105_in),
        .I1(\RXE_COUNTER_I[8]_i_28_n_0 ),
        .I2(\state[0]_i_9_n_0 ),
        .I3(BSP_ERROR_I__9),
        .I4(\RXE_SREG_I[0]_i_2_n_0 ),
        .I5(\state[0]_i_10_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \RXE_COUNTER_I[8]_i_2 
       (.I0(\state_reg[2]_3 ),
        .I1(RXE_OL_BIDLE),
        .I2(E),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I4(\RXE_COUNTER_I[8]_i_8_n_0 ),
        .O(RXE_COUNTER_I0177_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \RXE_COUNTER_I[8]_i_20 
       (.I0(TDC_TRIG_COND_D1_i_2_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(BSP_ERROR_I__9),
        .I4(p_1_in105_in),
        .O(\RXE_COUNTER_I[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \RXE_COUNTER_I[8]_i_21 
       (.I0(TDC_TRIG_COND_D1_i_4_n_0),
        .I1(\RXE_COUNTER_I[8]_i_29_n_0 ),
        .I2(\RXE_SREG_I[0]_i_2_n_0 ),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I5(\state[0]_i_32_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEAC0FFEAEAC0EAEA)) 
    \RXE_COUNTER_I[8]_i_22 
       (.I0(BSP_ERROR_I__9),
        .I1(\RXE_COUNTER_I[8]_i_30_n_0 ),
        .I2(p_1_in105_in),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[0]_i_33_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \RXE_COUNTER_I[8]_i_23 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .O(\RXE_COUNTER_I[8]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h0808C808)) 
    \RXE_COUNTER_I[8]_i_24 
       (.I0(p_1_in105_in),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(RXE_PASSFLG_I_reg_0),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .O(RXE_COUNTER_RST124_out__2));
  LUT6 #(
    .INIT(64'h0000002100000000)) 
    \RXE_COUNTER_I[8]_i_25 
       (.I0(RXE_ERRFLG_I),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\state[1]_i_29_n_0 ),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I5(BSP_IC_FRM_ERROR_I_i_6_n_0),
        .O(\RXE_COUNTER_I[8]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \RXE_COUNTER_I[8]_i_26 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .O(\RXE_COUNTER_I[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404040444)) 
    \RXE_COUNTER_I[8]_i_27 
       (.I0(TDC_TRIG_COND_D1_i_2_n_0),
        .I1(\state[3]_i_9_n_0 ),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\state[3]_i_11_n_0 ),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(\RXE_COUNTER_I[8]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h000F4F0F)) 
    \RXE_COUNTER_I[8]_i_28 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I1(p_1_in146_in),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg_n_0_[1] ),
        .O(\RXE_COUNTER_I[8]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RXE_COUNTER_I[8]_i_29 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(\RXE_COUNTER_I[8]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RXE_COUNTER_I[8]_i_3 
       (.I0(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[8] ),
        .O(p_0_in__2[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RXE_COUNTER_I[8]_i_30 
       (.I0(TDC_TRIG_COND_D1_i_2_n_0),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\RXE_COUNTER_I[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \RXE_COUNTER_I[8]_i_4 
       (.I0(\RXE_COUNTER_I[8]_i_10_n_0 ),
        .I1(\RXE_COUNTER_I[8]_i_11_n_0 ),
        .I2(\state[0]_i_20_n_0 ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(E),
        .O(\RXE_COUNTER_I[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \RXE_COUNTER_I[8]_i_5 
       (.I0(\RXE_COUNTER_I[8]_i_12_n_0 ),
        .I1(\RXE_COUNTER_I[8]_i_13_n_0 ),
        .I2(\state[0]_i_14_n_0 ),
        .I3(\RXE_COUNTER_I[8]_i_14_n_0 ),
        .I4(\RXE_COUNTER_I[8]_i_15_n_0 ),
        .I5(\state[0]_i_16_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFAFA)) 
    \RXE_COUNTER_I[8]_i_6 
       (.I0(\RXE_COUNTER_I[8]_i_16_n_0 ),
        .I1(\RXE_COUNTER_I[8]_i_17_n_0 ),
        .I2(\RXE_COUNTER_I[8]_i_18_n_0 ),
        .I3(\state[1]_i_10_n_0 ),
        .I4(\RXE_COUNTER_I[8]_i_19_n_0 ),
        .I5(\RXE_COUNTER_I[8]_i_20_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    \RXE_COUNTER_I[8]_i_7 
       (.I0(E),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I[8]_i_21_n_0 ),
        .I4(\state[0]_i_19_n_0 ),
        .I5(\RXE_COUNTER_I[8]_i_22_n_0 ),
        .O(\RXE_COUNTER_I[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h08000001)) 
    \RXE_COUNTER_I[8]_i_8 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .O(\RXE_COUNTER_I[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \RXE_COUNTER_I[8]_i_9 
       (.I0(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(\RXE_COUNTER_I[8]_i_9_n_0 ));
  FDRE \RXE_COUNTER_I_reg[0] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(\RXE_COUNTER_I[0]_i_1_n_0 ),
        .Q(\RXE_COUNTER_I_reg[3]_0 [0]),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[1] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[1]),
        .Q(\RXE_COUNTER_I_reg[3]_0 [1]),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[2] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[2]),
        .Q(\RXE_COUNTER_I_reg_n_0_[2] ),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[3] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[3]),
        .Q(\RXE_COUNTER_I_reg[3]_0 [2]),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[4] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[4]),
        .Q(\RXE_COUNTER_I_reg_n_0_[4] ),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[5] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[5]),
        .Q(\RXE_COUNTER_I_reg_n_0_[5] ),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[6] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[6]),
        .Q(\RXE_COUNTER_I_reg_n_0_[6] ),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[7] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[7]),
        .Q(\RXE_COUNTER_I_reg_n_0_[7] ),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  FDRE \RXE_COUNTER_I_reg[8] 
       (.C(can_clk),
        .CE(RXE_COUNTER_I0177_out),
        .D(p_0_in__2[8]),
        .Q(\RXE_COUNTER_I_reg_n_0_[8] ),
        .R(\RXE_COUNTER_I[8]_i_1_n_0 ));
  CARRY4 \RXE_COUNTER_RST3_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\RXE_COUNTER_RST3_inferred__0/i__carry_n_0 ,\RXE_COUNTER_RST3_inferred__0/i__carry_n_1 ,\RXE_COUNTER_RST3_inferred__0/i__carry_n_2 ,\RXE_COUNTER_RST3_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RXE_COUNTER_RST3_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__7_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__7_n_0}));
  CARRY4 \RXE_COUNTER_RST3_inferred__0/i__carry__0 
       (.CI(\RXE_COUNTER_RST3_inferred__0/i__carry_n_0 ),
        .CO({\RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0 ,\RXE_COUNTER_RST3_inferred__0/i__carry__0_n_1 ,\RXE_COUNTER_RST3_inferred__0/i__carry__0_n_2 ,\RXE_COUNTER_RST3_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RXE_COUNTER_RST3_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  CARRY4 \RXE_COUNTER_RST3_inferred__0/i__carry__1 
       (.CI(\RXE_COUNTER_RST3_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\RXE_COUNTER_RST3_inferred__0/i__carry__1_n_2 ,\RXE_COUNTER_RST3_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RXE_COUNTER_RST3_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_2 
       (.I0(Q[7]),
        .I1(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[16] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(\RXE_DATA_STORED_AT_DLC[0]_i_6_n_0 ),
        .I5(\RXE_DATA_STORED_AT_DLC[0]_i_7_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [31]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_4 
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(RXE_MSGPAD_SEL_FS1[0]),
        .I5(RXE_MSGPAD_SEL_FS1[1]),
        .O(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_5 
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_MSGPAD_SEL_FS1[1]),
        .I2(RXE_MSGPAD_SEL_FS1[0]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(RXE_DLC_I[3]),
        .I5(RXE_DLC_I[0]),
        .O(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_6 
       (.I0(Q[3]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(\RXE_SREG_I_reg_n_0_[8] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_7 
       (.I0(data0[31]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[0] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \RXE_DATA_STORED_AT_DLC[10]_i_1 
       (.I0(\RXE_DATA_STORED_AT_DLC[10]_i_2_n_0 ),
        .I1(\RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[10] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(Q[5]),
        .O(\RXE_SREG_I_reg[24]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[10]_i_2 
       (.I0(Q[2]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[18] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RXE_DATA_STORED_AT_DLC[1]_i_1 
       (.I0(Q[6]),
        .I1(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[17] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(\RXE_DATA_STORED_AT_DLC[1]_i_2_n_0 ),
        .I5(\RXE_DATA_STORED_AT_DLC[1]_i_3_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \RXE_DATA_STORED_AT_DLC[1]_i_2 
       (.I0(Q[2]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(\RXE_SREG_I_reg_n_0_[9] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[1]_i_3 
       (.I0(data0[30]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[1] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RXE_DATA_STORED_AT_DLC[2]_i_1 
       (.I0(Q[5]),
        .I1(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[18] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(\RXE_DATA_STORED_AT_DLC[2]_i_2_n_0 ),
        .I5(\RXE_DATA_STORED_AT_DLC[2]_i_3_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \RXE_DATA_STORED_AT_DLC[2]_i_2 
       (.I0(Q[1]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(\RXE_SREG_I_reg_n_0_[10] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[2]_i_3 
       (.I0(data0[29]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[2] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RXE_DATA_STORED_AT_DLC[3]_i_1 
       (.I0(Q[4]),
        .I1(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I2(data0[31]),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(\RXE_DATA_STORED_AT_DLC[3]_i_2_n_0 ),
        .I5(\RXE_DATA_STORED_AT_DLC[3]_i_3_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \RXE_DATA_STORED_AT_DLC[3]_i_2 
       (.I0(Q[0]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(\RXE_SREG_I_reg_n_0_[11] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[3]_i_3 
       (.I0(data0[28]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[3] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RXE_DATA_STORED_AT_DLC[4]_i_1 
       (.I0(Q[3]),
        .I1(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I2(data0[30]),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(\RXE_DATA_STORED_AT_DLC[4]_i_2_n_0 ),
        .I5(\RXE_DATA_STORED_AT_DLC[4]_i_3_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \RXE_DATA_STORED_AT_DLC[4]_i_2 
       (.I0(RXE_FDF_I),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(\RXE_SREG_I_reg_n_0_[12] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[4]_i_3 
       (.I0(data0[27]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[4] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RXE_DATA_STORED_AT_DLC[5]_i_1 
       (.I0(Q[2]),
        .I1(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I2(data0[29]),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(\RXE_DATA_STORED_AT_DLC[5]_i_2_n_0 ),
        .I5(\RXE_DATA_STORED_AT_DLC[5]_i_3_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \RXE_DATA_STORED_AT_DLC[5]_i_2 
       (.I0(RXE_BRS_I),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(\RXE_SREG_I_reg_n_0_[13] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[5]_i_3 
       (.I0(Q[7]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[5] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \RXE_DATA_STORED_AT_DLC[6]_i_1 
       (.I0(Q[1]),
        .I1(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I2(data0[28]),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(\RXE_DATA_STORED_AT_DLC[6]_i_2_n_0 ),
        .I5(\RXE_DATA_STORED_AT_DLC[6]_i_3_n_0 ),
        .O(\RXE_SREG_I_reg[24]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \RXE_DATA_STORED_AT_DLC[6]_i_2 
       (.I0(RXE_ESI_I_reg_0),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(\RXE_SREG_I_reg_n_0_[14] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[6]_i_3 
       (.I0(Q[6]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[6] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \RXE_DATA_STORED_AT_DLC[7]_i_1 
       (.I0(\RXE_DATA_STORED_AT_DLC[7]_i_2_n_0 ),
        .I1(\RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[7] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(data0[27]),
        .O(\RXE_SREG_I_reg[24]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \RXE_DATA_STORED_AT_DLC[7]_i_2 
       (.I0(\RXE_DATA_STORED_AT_DLC[0]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(\RXE_DATA_STORED_AT_DLC[7]_i_4_n_0 ),
        .I3(Q[5]),
        .I4(\RXE_SREG_I_reg_n_0_[15] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FF00ABFF)) 
    \RXE_DATA_STORED_AT_DLC[7]_i_3 
       (.I0(RXE_DLC_I[3]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[1]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(RXE_MSGPAD_SEL_FS1[1]),
        .I5(RXE_MSGPAD_SEL_FS1[0]),
        .O(\RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \RXE_DATA_STORED_AT_DLC[7]_i_4 
       (.I0(RXE_MSGPAD_SEL_FS1[0]),
        .I1(RXE_MSGPAD_SEL_FS1[2]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .O(\RXE_DATA_STORED_AT_DLC[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \RXE_DATA_STORED_AT_DLC[8]_i_1 
       (.I0(\RXE_DATA_STORED_AT_DLC[8]_i_2_n_0 ),
        .I1(\RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[8] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(Q[7]),
        .O(\RXE_SREG_I_reg[24]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[8]_i_2 
       (.I0(Q[4]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[16] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \RXE_DATA_STORED_AT_DLC[9]_i_1 
       (.I0(\RXE_DATA_STORED_AT_DLC[9]_i_2_n_0 ),
        .I1(\RXE_DATA_STORED_AT_DLC[7]_i_3_n_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[9] ),
        .I3(\RXE_DATA_STORED_AT_DLC[0]_i_5_n_0 ),
        .I4(Q[6]),
        .O(\RXE_SREG_I_reg[24]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \RXE_DATA_STORED_AT_DLC[9]_i_2 
       (.I0(Q[3]),
        .I1(RXE_MSGPAD_SEL_FS1[0]),
        .I2(RXE_MSGPAD_SEL_FS1[2]),
        .I3(RXE_MSGPAD_SEL_FS1[1]),
        .I4(\RXE_SREG_I_reg_n_0_[17] ),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\RXE_DATA_STORED_AT_DLC[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \RXE_DLC_I[3]_i_3 
       (.I0(\state_reg[2]_4 ),
        .I1(p_1_in105_in),
        .I2(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(\RXE_SREG_I[0]_i_2_n_0 ),
        .I5(\RXE_DLC_I[3]_i_4_n_0 ),
        .O(\RXE_COUNTER_I_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \RXE_DLC_I[3]_i_4 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .O(\RXE_DLC_I[3]_i_4_n_0 ));
  FDRE \RXE_DLC_I_reg[0] 
       (.C(can_clk),
        .CE(\RXE_DLC_I_reg[3]_0 ),
        .D(Q[0]),
        .Q(RXE_DLC_I[0]),
        .R(SYNC_RST_TL));
  FDRE \RXE_DLC_I_reg[1] 
       (.C(can_clk),
        .CE(\RXE_DLC_I_reg[3]_0 ),
        .D(Q[1]),
        .Q(RXE_DLC_I[1]),
        .R(SYNC_RST_TL));
  FDRE \RXE_DLC_I_reg[2] 
       (.C(can_clk),
        .CE(\RXE_DLC_I_reg[3]_0 ),
        .D(Q[2]),
        .Q(RXE_DLC_I[2]),
        .R(SYNC_RST_TL));
  FDRE \RXE_DLC_I_reg[3] 
       (.C(can_clk),
        .CE(\RXE_DLC_I_reg[3]_0 ),
        .D(Q[3]),
        .Q(RXE_DLC_I[3]),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h00A000A0A8A000A0)) 
    RXE_ERRFLG_I_i_1
       (.I0(dest_arst),
        .I1(RXE_COUNTER_RST1140_out__0),
        .I2(RXE_ERRFLG_I),
        .I3(E),
        .I4(TXE_MSGINVAL_D1_i_4_n_0),
        .I5(RXE_ERRFLG_I_i_3_n_0),
        .O(RXE_ERRFLG_I_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    RXE_ERRFLG_I_i_2
       (.I0(p_1_in105_in),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .O(RXE_COUNTER_RST1140_out__0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    RXE_ERRFLG_I_i_3
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .O(RXE_ERRFLG_I_i_3_n_0));
  FDRE RXE_ERRFLG_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_ERRFLG_I_i_1_n_0),
        .Q(RXE_ERRFLG_I),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    RXE_ESI_I_i_2
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(\state_reg[2]_4 ));
  FDRE RXE_ESI_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_ESI_I_reg_1),
        .Q(RXE_ESI_I_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    RXE_FDF_I_i_2
       (.I0(\RXE_MSGPAD_SEL_FS1[2]_i_4_n_0 ),
        .I1(\state_reg_n_0_[4] ),
        .I2(RXE_IDE_I_reg_0),
        .I3(E),
        .I4(\RXE_SREG_I[0]_i_2_n_0 ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(\state_reg[4]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    RXE_FDF_I_i_3
       (.I0(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I4(BSP_IDVALID_FD1_i_5_n_0),
        .I5(BSP_IC_CRC_ERROR_I_i_4_n_0),
        .O(\RXE_COUNTER_I_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    RXE_FDF_I_i_4
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(RXE_ERRFLG_I_i_3_n_0),
        .I5(E),
        .O(\state_reg[4]_5 ));
  FDRE RXE_FDF_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_FDF_I_reg_0),
        .Q(RXE_FDF_I),
        .R(SYNC_RST_TL));
  FDRE RXE_IC_RXOK_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_IC_RXOK_I_reg_0),
        .Q(IC_SYNC_ISR_RXOK),
        .R(SYNC_RST_TL));
  FDRE RXE_IDE_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_IDE_I_reg_1),
        .Q(RXE_IDE_I_reg_0),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    RXE_MSGINVAL_FD1_i_1
       (.I0(\state_reg[0]_1 ),
        .I1(RXE_OL_PEE),
        .I2(\state_reg[2]_0 ),
        .I3(RXE_MSGINVAL_FD1_i_3_n_0),
        .I4(p_2_in),
        .I5(MATCH_RESULT_TO_BSP),
        .O(RXE_MSGINVAL_I));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h008000A0)) 
    RXE_MSGINVAL_FD1_i_2
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .O(\state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    RXE_MSGINVAL_FD1_i_3
       (.I0(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(RXE_MSGINVAL_FD1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    RXE_MSGINVAL_FD1_i_4
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(p_2_in));
  FDRE RXE_MSGINVAL_FD1_reg
       (.C(can_clk),
        .CE(E),
        .D(RXE_MSGINVAL_I),
        .Q(RXE_MSGINVAL_FD1),
        .R(SYNC_RST_TL));
  FDRE RXE_MSGINVAL_FD2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_MSGINVAL_FD1),
        .Q(RXE_MSGINVAL_FD2),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \RXE_MSGPAD_SEL_FS1[0]_i_1 
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\RXE_COUNTER_I_reg[0]_0 ),
        .I2(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I3(\state_reg[4]_3 ),
        .O(RXE_MSGPAD_SEL_FS10));
  LUT2 #(
    .INIT(4'h2)) 
    \RXE_MSGPAD_SEL_FS1[1]_i_1 
       (.I0(\RXE_COUNTER_I_reg[0]_1 ),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(RXE_MSGPAD_SEL_FS1014_out));
  LUT6 #(
    .INIT(64'h000000008C888888)) 
    \RXE_MSGPAD_SEL_FS1[2]_i_1 
       (.I0(p_3_in60_in),
        .I1(RXE_MSGPAD_SEL_FS13__5),
        .I2(\RXE_MSGPAD_SEL_FS1[2]_i_4_n_0 ),
        .I3(RXE_OL_SLEEP_i_2_n_0),
        .I4(\state_reg_n_0_[4] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(RXE_MSGPAD_SEL));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \RXE_MSGPAD_SEL_FS1[2]_i_2 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(p_3_in60_in));
  LUT6 #(
    .INIT(64'h0000148200000000)) 
    \RXE_MSGPAD_SEL_FS1[2]_i_3 
       (.I0(RXE_DLC_I[0]),
        .I1(RXE_DLC_I[1]),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg[1]_3 ),
        .I5(\RXE_MSGPAD_SEL_FS1[2]_i_6_n_0 ),
        .O(RXE_MSGPAD_SEL_FS13__5));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RXE_MSGPAD_SEL_FS1[2]_i_4 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\RXE_MSGPAD_SEL_FS1[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \RXE_MSGPAD_SEL_FS1[2]_i_5 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(\RXE_COUNTER_I_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hA956)) 
    \RXE_MSGPAD_SEL_FS1[2]_i_6 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(\RXE_COUNTER_I_reg_n_0_[5] ),
        .O(\RXE_MSGPAD_SEL_FS1[2]_i_6_n_0 ));
  FDRE \RXE_MSGPAD_SEL_FS1_reg[0] 
       (.C(can_clk),
        .CE(E),
        .D(RXE_MSGPAD_SEL_FS10),
        .Q(RXE_MSGPAD_SEL_FS1[0]),
        .R(SYNC_RST_TL));
  FDRE \RXE_MSGPAD_SEL_FS1_reg[1] 
       (.C(can_clk),
        .CE(E),
        .D(RXE_MSGPAD_SEL_FS1014_out),
        .Q(RXE_MSGPAD_SEL_FS1[1]),
        .R(SYNC_RST_TL));
  FDRE \RXE_MSGPAD_SEL_FS1_reg[2] 
       (.C(can_clk),
        .CE(E),
        .D(RXE_MSGPAD_SEL),
        .Q(RXE_MSGPAD_SEL_FS1[2]),
        .R(SYNC_RST_TL));
  FDRE RXE_MSGVAL_D1_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(p_192_in),
        .Q(RXE_MSGVAL_D1_I),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    RXE_MSGVAL_EARLY_F0_i_1
       (.I0(RXE_MSGVAL_EARLY_F0_reg),
        .I1(RXE_MSGVAL_D1_I),
        .I2(MATCH_RESULT_TO_BSP),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(RXE_RXMSG_VAL_F0_reg),
        .I5(\RXE_COUNTER_I_reg[0]_2 ),
        .O(RXE_MSGVAL_EARLY_F00));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    RXE_MSGVAL_EARLY_F1_i_1
       (.I0(RXE_MSGVAL_EARLY_F1_reg_0),
        .I1(RXE_MSGVAL_D1_I),
        .I2(MATCH_RESULT_TO_BSP),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(RXE_RXMSG_INVAL_F0_reg),
        .I5(\RXE_COUNTER_I_reg[0]_2 ),
        .O(RXE_MSGVAL_EARLY_F10));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hDFDFFFDF)) 
    RXE_MSGVAL_EARLY_F1_i_3
       (.I0(p_2_in),
        .I1(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(TXE_TXING_reg_0),
        .I4(MSR_LBACK_FS2),
        .O(\RXE_COUNTER_I_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    RXE_MSGVAL_EARLY_F1_i_4
       (.I0(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I1(BSP_IN_EOF_i_3_n_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I5(\RXE_COUNTER_I_reg_n_0_[8] ),
        .O(RXE_MSGVAL_EARLY_F1_i_4_n_0));
  FDRE RXE_MSGVAL_FD1_reg
       (.C(can_clk),
        .CE(E),
        .D(p_192_in),
        .Q(RXE_MSGVAL_FD1_reg_0),
        .R(SYNC_RST_TL));
  FDRE RXE_MSGVAL_FD2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_MSGVAL_FD1_reg_0),
        .Q(RXE_MSGVAL_FD2_reg_0),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    RXE_OL_LBACK_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(MSR_LBACK_FS2),
        .O(RXE_OL_LBACK_I));
  FDRE RXE_OL_LBACK_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_OL_LBACK_I),
        .Q(RXE_OL_LBACK),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    RXE_OL_SLEEP_i_1
       (.I0(BUFFER_EMPTY_INTERNAL),
        .I1(MSR_SLEEP_FS2),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(RXE_OL_SLEEP_i_2_n_0),
        .O(RXE_OL_SLEEP_I));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    RXE_OL_SLEEP_i_2
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .O(RXE_OL_SLEEP_i_2_n_0));
  FDRE RXE_OL_SLEEP_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_OL_SLEEP_I),
        .Q(RXE_OL_SLEEP),
        .R(SYNC_RST_TL));
  LUT5 #(
    .INIT(32'h08888888)) 
    RXE_PASSFLG_I_i_1
       (.I0(dest_arst),
        .I1(RXE_PASSFLG_I_reg_2),
        .I2(RXE_PASSFLG_I_reg_1),
        .I3(BSP_ERROR_I__9),
        .I4(E),
        .O(RXE_PASSFLG_I_i_1_n_0));
  FDRE RXE_PASSFLG_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_PASSFLG_I_i_1_n_0),
        .Q(RXE_PASSFLG_I_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000201000000000)) 
    RXE_RTR_I_i_2
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I[6]_i_2_n_0 ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(TDC_TRIG_COND_D1_i_4_n_0),
        .I5(\state_reg[4]_5 ),
        .O(RXE_RTR_I0));
  FDRE RXE_RTR_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_RTR_I_reg_0),
        .Q(RXE_RTR_I),
        .R(SYNC_RST_TL));
  LUT4 #(
    .INIT(16'hC8CC)) 
    RXE_RXFIFO_WEN_FD1_i_1
       (.I0(BSP_TXBIT_D1_reg_1),
        .I1(RXE_RXFIFO_WEN_FD1211_out),
        .I2(MSR_LBACK_FS2),
        .I3(TXE_TXING_reg_0),
        .O(RXE_RXFIFO_WEN_FD10));
  LUT3 #(
    .INIT(8'h80)) 
    RXE_RXFIFO_WEN_FD1_i_10
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(RXE_RXFIFO_WEN_FD1_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RXE_RXFIFO_WEN_FD1_i_11
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .O(RXE_RXFIFO_WEN_FD1_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFECECFCEC)) 
    RXE_RXFIFO_WEN_FD1_i_2
       (.I0(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .I1(RXE_RXFIFO_WEN_FD1_i_3_n_0),
        .I2(RXE_RXFIFO_WEN_FD1_i_4_n_0),
        .I3(RXE_RXFIFO_WEN_FD18),
        .I4(RXE_RXFIFO_WEN_FD1_i_6_n_0),
        .I5(RXE_RXFIFO_WEN_FD1_i_7_n_0),
        .O(RXE_RXFIFO_WEN_FD1211_out));
  LUT6 #(
    .INIT(64'h0000FFFF0000F400)) 
    RXE_RXFIFO_WEN_FD1_i_3
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\RXE_COUNTER_I_reg[0]_0 ),
        .I2(p_0_in22_in),
        .I3(\state_reg[4]_3 ),
        .I4(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I5(TXE_DLC_I_EN_i_5_n_0),
        .O(RXE_RXFIFO_WEN_FD1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RXE_RXFIFO_WEN_FD1_i_4
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(RXE_RXFIFO_WEN_FD1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    RXE_RXFIFO_WEN_FD1_i_6
       (.I0(RXE_DLC_I[3]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[1]),
        .O(RXE_RXFIFO_WEN_FD1_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    RXE_RXFIFO_WEN_FD1_i_7
       (.I0(RXE_RXFIFO_WEN_FD18),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(TDC_TRIG_COND_D1_i_2_n_0),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(RXE_RXFIFO_WEN_FD1_i_7_n_0));
  LUT6 #(
    .INIT(64'h1110000100081110)) 
    RXE_RXFIFO_WEN_FD1_i_8
       (.I0(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I2(RXE_RXFIFO_WEN_FD1_i_11_n_0),
        .I3(RXE_DLC_I[2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I5(RXE_DLC_I[3]),
        .O(RXE_RXFIFO_WEN_FD1_i_8_n_0));
  LUT6 #(
    .INIT(64'h4020100804020180)) 
    RXE_RXFIFO_WEN_FD1_i_9
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I3(RXE_DLC_I[0]),
        .I4(RXE_DLC_I[1]),
        .I5(RXE_DLC_I[2]),
        .O(RXE_RXFIFO_WEN_FD1_i_9_n_0));
  FDRE RXE_RXFIFO_WEN_FD1_reg
       (.C(can_clk),
        .CE(E),
        .D(RXE_RXFIFO_WEN_FD10),
        .Q(RXE_RXFIFO_WEN_FD1_reg_0),
        .R(SYNC_RST_TL));
  CARRY4 RXE_RXFIFO_WEN_FD1_reg_i_5
       (.CI(1'b0),
        .CO({NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_CO_UNCONNECTED[3],RXE_RXFIFO_WEN_FD18,RXE_RXFIFO_WEN_FD1_reg_i_5_n_2,RXE_RXFIFO_WEN_FD1_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_RXE_RXFIFO_WEN_FD1_reg_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,RXE_RXFIFO_WEN_FD1_i_8_n_0,RXE_RXFIFO_WEN_FD1_i_9_n_0,RXE_RXFIFO_WEN_FD1_i_10_n_0}));
  FDRE RXE_RXFIFO_WEN_FD2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_RXFIFO_WEN_FD1_reg_0),
        .Q(RXE_RXFIFO_WEN_FD2),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFFFFFFF222222222)) 
    RXE_RXMSG_INVAL_F0_i_1
       (.I0(RXE_MSGINVAL_FD1),
        .I1(RXE_MSGINVAL_FD2),
        .I2(RXF_FULL_AT_MSG_BOUNDARY),
        .I3(OL_RX_FIFO_FULL),
        .I4(RXE_RXMSG_INVAL_F0_reg),
        .I5(RXE_RXMSG_INVAL_F1_i_2_n_0),
        .O(RXE_RXMSG_INVAL_F00));
  LUT6 #(
    .INIT(64'hFF22FF22FF22F222)) 
    RXE_RXMSG_INVAL_F1_i_1
       (.I0(RXE_MSGINVAL_FD1),
        .I1(RXE_MSGINVAL_FD2),
        .I2(RXE_RXMSG_VAL_F0_reg),
        .I3(RXE_RXMSG_INVAL_F1_i_2_n_0),
        .I4(OL_RX_FIFO_FULL_F1),
        .I5(RXF_FULL_AT_MSG_BOUNDARY_F1),
        .O(RXE_RXMSG_INVAL_F10));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    RXE_RXMSG_INVAL_F1_i_2
       (.I0(RXE_MSGVAL_FD1_reg_0),
        .I1(RXE_MSGVAL_FD2_reg_0),
        .O(RXE_RXMSG_INVAL_F1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    RXE_RXMSG_VAL_F0_i_1
       (.I0(RXE_RXMSG_VAL_F0_reg),
        .I1(RXE_MSGVAL_FD1_reg_0),
        .I2(RXE_MSGVAL_FD2_reg_0),
        .I3(RXF_FULL_AT_MSG_BOUNDARY),
        .I4(OL_RX_FIFO_FULL),
        .O(RXE_RXMSG_VAL_F00));
  LUT5 #(
    .INIT(32'h00100000)) 
    RXE_RXMSG_VAL_F1_i_1
       (.I0(OL_RX_FIFO_FULL_F1),
        .I1(RXF_FULL_AT_MSG_BOUNDARY_F1),
        .I2(RXE_RXMSG_INVAL_F0_reg),
        .I3(RXE_MSGVAL_FD2_reg_0),
        .I4(RXE_MSGVAL_FD1_reg_0),
        .O(RXE_RXMSG_VAL_F10));
  LUT6 #(
    .INIT(64'h0010FFFF00000000)) 
    \RXE_SREG_I[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\RXE_SREG_I[0]_i_2_n_0 ),
        .I4(SM_STUFFBIT_PD),
        .I5(SM_FLAG_I_FSB_reg),
        .O(RXE_SREG_I0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \RXE_SREG_I[0]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .O(\RXE_SREG_I[0]_i_2_n_0 ));
  FDRE \RXE_SREG_I_reg[0] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[1] ),
        .Q(\RXE_SREG_I_reg_n_0_[0] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[10] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[11] ),
        .Q(\RXE_SREG_I_reg_n_0_[10] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[11] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[12] ),
        .Q(\RXE_SREG_I_reg_n_0_[11] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[12] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[13] ),
        .Q(\RXE_SREG_I_reg_n_0_[12] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[13] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[14] ),
        .Q(\RXE_SREG_I_reg_n_0_[13] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[14] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[15] ),
        .Q(\RXE_SREG_I_reg_n_0_[14] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[15] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[16] ),
        .Q(\RXE_SREG_I_reg_n_0_[15] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[16] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[17] ),
        .Q(\RXE_SREG_I_reg_n_0_[16] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[17] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[18] ),
        .Q(\RXE_SREG_I_reg_n_0_[17] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[18] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(data0[31]),
        .Q(\RXE_SREG_I_reg_n_0_[18] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[19] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(data0[30]),
        .Q(data0[31]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[1] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[2] ),
        .Q(\RXE_SREG_I_reg_n_0_[1] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[20] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(data0[29]),
        .Q(data0[30]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[21] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(data0[28]),
        .Q(data0[29]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[22] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(data0[27]),
        .Q(data0[28]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[23] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[7]),
        .Q(data0[27]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[24] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[6]),
        .Q(Q[7]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[25] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[26] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[4]),
        .Q(Q[5]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[27] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[3]),
        .Q(Q[4]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[28] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[2]),
        .Q(Q[3]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[29] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[1]),
        .Q(Q[2]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[2] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[3] ),
        .Q(\RXE_SREG_I_reg_n_0_[2] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[30] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(Q[0]),
        .Q(Q[1]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[31] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(D),
        .Q(Q[0]),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[3] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[4] ),
        .Q(\RXE_SREG_I_reg_n_0_[3] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[4] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[5] ),
        .Q(\RXE_SREG_I_reg_n_0_[4] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[5] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[6] ),
        .Q(\RXE_SREG_I_reg_n_0_[5] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[6] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[7] ),
        .Q(\RXE_SREG_I_reg_n_0_[6] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[7] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[8] ),
        .Q(\RXE_SREG_I_reg_n_0_[7] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[8] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[9] ),
        .Q(\RXE_SREG_I_reg_n_0_[8] ),
        .R(SYNC_RST_TL));
  FDRE \RXE_SREG_I_reg[9] 
       (.C(can_clk),
        .CE(RXE_SREG_I0),
        .D(\RXE_SREG_I_reg_n_0_[10] ),
        .Q(\RXE_SREG_I_reg_n_0_[9] ),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h00A800A800A8A8A8)) 
    SM_FLAG_I_FSB_i_1
       (.I0(dest_arst),
        .I1(\tlom/SM_FLAG_I1 ),
        .I2(SM_FLAG_I_FSB),
        .I3(SM_FLAG_I_FSB_reg),
        .I4(\RXE_COUNTER_I_reg[2]_2 ),
        .I5(\state_reg[0]_1 ),
        .O(\arststages_ff_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    SM_FLAG_I_FSB_i_2
       (.I0(SM_STUFFBIT_PD1_reg_n_0),
        .I1(E),
        .I2(SM_FLAG_I_FSB_i_4_n_0),
        .I3(SM_FLAG_I_FSB_i_5_n_0),
        .I4(\state_reg[2]_4 ),
        .I5(p_1_in105_in),
        .O(\tlom/SM_FLAG_I1 ));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    SM_FLAG_I_FSB_i_3
       (.I0(SM_FLAG_I_FSB_i_6_n_0),
        .I1(TDC_TRIG_COND_D1_i_4_n_0),
        .I2(SM_FLAG_I_FSB_i_7_n_0),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(SM_FLAG_I_FSB_i_8_n_0),
        .O(\RXE_COUNTER_I_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    SM_FLAG_I_FSB_i_4
       (.I0(CO),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .I5(\state_reg_n_0_[4] ),
        .O(SM_FLAG_I_FSB_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    SM_FLAG_I_FSB_i_5
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(SM_FLAG_I_FSB_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    SM_FLAG_I_FSB_i_6
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[4] ),
        .O(SM_FLAG_I_FSB_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    SM_FLAG_I_FSB_i_7
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(SM_FLAG_I_FSB_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    SM_FLAG_I_FSB_i_8
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(SM_FLAG_I_FSB_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAEAAAA)) 
    SM_FLAG_I_i_1
       (.I0(SM_FLAG_I),
        .I1(\state_reg[4]_3 ),
        .I2(SM_FLAG_I_i_2_n_0),
        .I3(\RXE_COUNTER_I[6]_i_2_n_0 ),
        .I4(SM_FLAG_I_FSB_reg),
        .I5(SM_FLAG_I_i_3_n_0),
        .O(SM_FLAG_I_reg));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    SM_FLAG_I_i_2
       (.I0(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(TDC_TRIG_COND_D1_i_4_n_0),
        .O(SM_FLAG_I_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0E0FFFF)) 
    SM_FLAG_I_i_3
       (.I0(RXE_OL_PEE),
        .I1(\state_reg[0]_1 ),
        .I2(SM_FLAG_I_FSB_reg),
        .I3(SM_FLAG_I_i_4_n_0),
        .I4(dest_arst),
        .I5(\tlom/SM_FLAG_I1 ),
        .O(SM_FLAG_I_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    SM_FLAG_I_i_4
       (.I0(p_1_in146_in),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(RXE_OL_SLEEP_i_2_n_0),
        .I5(SM_STUFFBIT_PD),
        .O(SM_FLAG_I_i_4_n_0));
  FDRE SM_STUFFBIT_PD1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(SM_STUFFBIT_PD),
        .Q(SM_STUFFBIT_PD1_reg_n_0),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h8800880088008000)) 
    SSP_EN_D1_i_1
       (.I0(TDC_EN_FS2),
        .I1(BRS_EN_I_FLAG_reg_0),
        .I2(BRS_EN_BTR),
        .I3(TXE_TXING_reg_0),
        .I4(SSP_EN_D1_reg),
        .I5(SSP_EN_D1_reg_0),
        .O(SSP_EN));
  FDRE TDCV_CNT_REG_WEN_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TDCV_CNT_REG_WEN_reg_0),
        .Q(TDCV_CNT_REG_WEN),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    TDC_TRIG_COND_D1_i_1
       (.I0(TXE_TXING_reg_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(TDC_TRIG_COND_D1_i_2_n_0),
        .I5(\RXE_COUNTER_I_reg[2]_1 ),
        .O(TDC_TRIG_COND));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    TDC_TRIG_COND_D1_i_2
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .O(TDC_TRIG_COND_D1_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    TDC_TRIG_COND_D1_i_3
       (.I0(TDC_TRIG_COND_D1_i_4_n_0),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(\RXE_COUNTER_I_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    TDC_TRIG_COND_D1_i_4
       (.I0(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[8] ),
        .O(TDC_TRIG_COND_D1_i_4_n_0));
  FDRE TXE_CFD_4_reg
       (.C(can_clk),
        .CE(TXE_DLC_I_EN),
        .D(\TXE_DLC_I_reg[0]_0 [27]),
        .Q(TXE_DLC_I_EXT[0]),
        .R(SYNC_RST_TL));
  FDRE TXE_CFD_5_reg
       (.C(can_clk),
        .CE(TXE_DLC_I_EN),
        .D(\TXE_DLC_I_reg[0]_0 [26]),
        .Q(TXE_CFD_5),
        .R(SYNC_RST_TL));
  LUT4 #(
    .INIT(16'h0F02)) 
    TXE_DLC_I_EN_i_1
       (.I0(TXE_TX_REN_I),
        .I1(TXE_TX_REN_D1),
        .I2(BUFFER_EMPTY_INTERNAL),
        .I3(TXE_TX_REN_I_CFD_D1),
        .O(TXE_TX_REN_D1_reg_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCFFECCCCC)) 
    TXE_DLC_I_EN_i_2
       (.I0(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .I1(TXE_DLC_I_EN_i_3_n_0),
        .I2(p_8_in),
        .I3(TXE_DLC_I_EN_i_5_n_0),
        .I4(TXE_TXING_reg_0),
        .I5(SM_STUFFBIT_PD1_reg_n_0),
        .O(TXE_TX_REN_I));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    TXE_DLC_I_EN_i_3
       (.I0(\RXE_COUNTER_I_reg[2]_3 ),
        .I1(\state_reg[2]_0 ),
        .I2(TXE_TRNSMT_FLG_reg_0),
        .I3(RXE_OL_BIDLE),
        .I4(TXE_TXING_reg_0),
        .I5(TXE_PREFETCH_FD),
        .O(TXE_DLC_I_EN_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    TXE_DLC_I_EN_i_4
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    TXE_DLC_I_EN_i_5
       (.I0(p_3_in60_in),
        .I1(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .I2(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I3(BSP_IN_EOF_i_4_n_0),
        .I4(\RXE_COUNTER_I_reg[0]_1 ),
        .O(TXE_DLC_I_EN_i_5_n_0));
  FDRE TXE_DLC_I_EN_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_TX_REN_D1_reg_0),
        .Q(TXE_DLC_I_EN),
        .R(SYNC_RST_TL));
  FDRE \TXE_DLC_I_reg[0] 
       (.C(can_clk),
        .CE(TXE_DLC_I_EN),
        .D(\TXE_DLC_I_reg[0]_0 [31]),
        .Q(TXE_DLC_I_EXT[1]),
        .R(SYNC_RST_TL));
  FDRE \TXE_DLC_I_reg[1] 
       (.C(can_clk),
        .CE(TXE_DLC_I_EN),
        .D(\TXE_DLC_I_reg[0]_0 [30]),
        .Q(TXE_DLC_I_EXT[2]),
        .R(SYNC_RST_TL));
  FDRE \TXE_DLC_I_reg[2] 
       (.C(can_clk),
        .CE(TXE_DLC_I_EN),
        .D(\TXE_DLC_I_reg[0]_0 [29]),
        .Q(TXE_DLC_I_EXT[3]),
        .R(SYNC_RST_TL));
  FDRE \TXE_DLC_I_reg[3] 
       (.C(can_clk),
        .CE(TXE_DLC_I_EN),
        .D(\TXE_DLC_I_reg[0]_0 [28]),
        .Q(TXE_DLC_I_EXT[4]),
        .R(SYNC_RST_TL));
  FDRE TXE_IC_ARBLSS_I_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_IC_ARBLSS_I),
        .Q(IC_SYNC_ISR_ARBLST),
        .R(SYNC_RST_TL));
  FDRE TXE_IC_ARBLSS_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_IC_ARBLSS_I_reg_0),
        .Q(TXE_IC_ARBLSS_I),
        .R(SYNC_RST_TL));
  FDRE TXE_IC_TXOK_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_IC_TXOK_I_reg_0),
        .Q(IC_SYNC_ISR_TXOK),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFABAFABABABAFABA)) 
    TXE_MSGINVAL_D1_i_1
       (.I0(BSP_TXBIT_D1_reg_1),
        .I1(\state_reg[2]_3 ),
        .I2(\RXE_COUNTER_I_reg[2]_1 ),
        .I3(TXE_MSGINVAL_D1_i_4_n_0),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg[0]_0 ),
        .O(\state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000006000000000)) 
    TXE_MSGINVAL_D1_i_2
       (.I0(BSP_TXBIT_D1_reg_0),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(TXE_TXING_reg_0),
        .I3(\RXE_COUNTER_I_reg[5]_0 ),
        .I4(BSP_ERROR_I__9),
        .I5(\state_reg[4]_3 ),
        .O(BSP_TXBIT_D1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    TXE_MSGINVAL_D1_i_3
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(\state_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h02)) 
    TXE_MSGINVAL_D1_i_4
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .O(TXE_MSGINVAL_D1_i_4_n_0));
  FDRE TXE_MSGINVAL_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(\state_reg[1]_0 ),
        .Q(TXE_MSGINVAL_D1),
        .R(SYNC_RST_TL));
  FDRE TXE_MSGINVAL_D2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_MSGINVAL_D1),
        .Q(TXE_MSGINVAL_D2),
        .R(SYNC_RST_TL));
  FDRE TXE_MSGINVAL_FD1_reg
       (.C(can_clk),
        .CE(E),
        .D(\state_reg[1]_0 ),
        .Q(TXE_MSGINVAL_FD1),
        .R(SYNC_RST_TL));
  FDRE TXE_MSGINVAL_FD2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_MSGINVAL_FD1),
        .Q(TXE_MSGINVAL_FD2),
        .R(SYNC_RST_TL));
  FDRE TXE_MSGVAL_D1_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_TEC_DEC1),
        .Q(TXE_MSGVAL_D1_I),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    TXE_MSGVAL_FD1_i_1
       (.I0(TXE_TXING_reg_0),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\RXE_SREG_I[0]_i_2_n_0 ),
        .I5(TXE_MSGVAL_FD1_i_2_n_0),
        .O(TXE_TEC_DEC1));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    TXE_MSGVAL_FD1_i_2
       (.I0(p_1_in105_in),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .O(TXE_MSGVAL_FD1_i_2_n_0));
  FDRE TXE_MSGVAL_FD1_reg
       (.C(can_clk),
        .CE(E),
        .D(TXE_TEC_DEC1),
        .Q(TXE_MSGVAL_FD1),
        .R(SYNC_RST_TL));
  FDRE TXE_MSGVAL_FD2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_MSGVAL_FD1),
        .Q(TXE_MSGVAL_FD2),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    TXE_PASSTX_I_i_3
       (.I0(TDC_TRIG_COND_D1_i_4_n_0),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(\RXE_COUNTER_I_reg[2]_0 ));
  FDRE TXE_PASSTX_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_PASSTX_I_reg_1),
        .Q(TXE_PASSTX_I_reg_0),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    TXE_PREFETCH_FD_i_1
       (.I0(CANCEL_CONFIRMED_TL2OL_I_reg_0),
        .I1(dest_arst),
        .I2(TXE_PREFETCH_FD_reg_0),
        .I3(\RXE_COUNTER_I_reg[2]_1 ),
        .I4(BTL_SAMP_EN_FD2),
        .I5(\state_reg[4]_3 ),
        .O(TXE_PREFETCH_FD_i_1_n_0));
  FDRE TXE_PREFETCH_FD_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_PREFETCH_FD_i_1_n_0),
        .Q(TXE_PREFETCH_FD),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    TXE_TRNSMT_FLG_i_1
       (.I0(TXE_TRNSMT_FLG_reg_1),
        .I1(TXE_TRNSMT_FLG_i_3_n_0),
        .I2(dest_arst),
        .I3(CANCEL_CONFIRMED_TL2OL_I_reg_0),
        .I4(\state_reg[1]_0 ),
        .I5(TXE_TRNSMT_FLG_i_4_n_0),
        .O(TXE_TRNSMT_FLG_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    TXE_TRNSMT_FLG_i_3
       (.I0(\state_reg[2]_3 ),
        .I1(TXE_MSGINVAL_D2),
        .I2(TXE_MSGINVAL_D1),
        .I3(MSR_DAR_FS2),
        .I4(E),
        .I5(TXE_TEC_DEC1),
        .O(TXE_TRNSMT_FLG_i_3_n_0));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    TXE_TRNSMT_FLG_i_4
       (.I0(E),
        .I1(MSR_DAR_FS2),
        .I2(\RXE_SREG_I[0]_i_2_n_0 ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[2] ),
        .O(TXE_TRNSMT_FLG_i_4_n_0));
  FDRE TXE_TRNSMT_FLG_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_TRNSMT_FLG_i_1_n_0),
        .Q(TXE_TRNSMT_FLG_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA0000)) 
    TXE_TXING_i_2
       (.I0(BSP_TXBIT_D1_reg_1),
        .I1(\RXE_COUNTER_I_reg[2]_0 ),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(\state_reg[2]_0 ),
        .I4(E),
        .O(BTL_RXBIT_I_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEECCFFFCEECC)) 
    TXE_TXING_i_3
       (.I0(TXE_TXING_i_5_n_0),
        .I1(TXE_TXING_i_6_n_0),
        .I2(RXE_OL_BIDLE),
        .I3(p_1_in81_in),
        .I4(\syncstages_ff_reg[1] ),
        .I5(\RXE_COUNTER_I[8]_i_8_n_0 ),
        .O(TXE_TXING15_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    TXE_TXING_i_5
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(TXE_TRNSMT_FLG_reg_0),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(TXE_TXING_i_9_n_0),
        .O(TXE_TXING_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0040400000)) 
    TXE_TXING_i_6
       (.I0(TXE_PASSTX_I_reg_0),
        .I1(\RXE_COUNTER_I_reg[2]_3 ),
        .I2(\state_reg[2]_0 ),
        .I3(\syncstages_ff_reg[1] ),
        .I4(TXE_TRNSMT_FLG_reg_0),
        .I5(BUFFER_EMPTY_INTERNAL_i_4_n_0),
        .O(TXE_TXING_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    TXE_TXING_i_7
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .O(p_1_in81_in));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    TXE_TXING_i_9
       (.I0(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I5(\state[1]_i_29_n_0 ),
        .O(TXE_TXING_i_9_n_0));
  FDRE TXE_TXING_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_TXING_reg_3),
        .Q(TXE_TXING_reg_0),
        .R(SYNC_RST_TL));
  FDRE TXE_TX_REN_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_TX_REN_D1_reg_1),
        .Q(TXE_TX_REN_D1),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'h0400040004040400)) 
    TXE_TX_REN_I_CFD_D1_i_1
       (.I0(TXE_TX_REN_I_CFD_D1_i_2_n_0),
        .I1(TXE_TXING_reg_0),
        .I2(SM_STUFFBIT_PD1_reg_n_0),
        .I3(p_0_in22_in),
        .I4(\RXE_COUNTER_I_reg[0]_0 ),
        .I5(\state_reg[4]_1 ),
        .O(TXE_TX_REN_I_CFD));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    TXE_TX_REN_I_CFD_D1_i_10
       (.I0(TXE_TX_REN_I_CFD_D1_i_22_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_23_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_24_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_25_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_26_n_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_27_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_10_n_0));
  LUT6 #(
    .INIT(64'h0888888800808888)) 
    TXE_TX_REN_I_CFD_D1_i_11
       (.I0(\state_reg_n_0_[1] ),
        .I1(TXE_TX_REN_I_CFD_D1_i_28_n_0),
        .I2(TXE_TXING_reg_0),
        .I3(MSR_LBACK_FS2),
        .I4(\RXE_COUNTER_I_reg[2]_1 ),
        .I5(BSP_CRCERR_I_CANFD_FLG_reg_0),
        .O(TXE_TX_REN_I_CFD_D1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00FF4F4F)) 
    TXE_TX_REN_I_CFD_D1_i_12
       (.I0(\state_reg[0]_0 ),
        .I1(BSP_TXBIT_I02_in),
        .I2(TXE_TXING_reg_0),
        .I3(BSP_TXBIT_D1_reg_0),
        .I4(BSP_TXBIT_I1262_out__0),
        .O(TXE_TX_REN_I_CFD_D1_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    TXE_TX_REN_I_CFD_D1_i_13
       (.I0(TDC_TRIG_COND_D1_i_4_n_0),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I5(\RXE_COUNTER_I_reg[3]_0 [2]),
        .O(TXE_TX_REN_I_CFD_D1_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFAAA)) 
    TXE_TX_REN_I_CFD_D1_i_14
       (.I0(TXE_TX_REN_I_CFD_D1_i_31_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_8_0[4]),
        .I2(\RXE_COUNTER_I_reg[1]_1 ),
        .I3(TXE_TX_REN_I_CFD_D1_i_8_0[5]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(TXE_TX_REN_I_CFD_D1_i_33_n_0),
        .O(BSP_TXBIT_I00_in));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h40)) 
    TXE_TX_REN_I_CFD_D1_i_16
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[1] ),
        .O(TXE_TX_REN_I_CFD_D1_i_16_n_0));
  LUT5 #(
    .INIT(32'hF7FFF7F3)) 
    TXE_TX_REN_I_CFD_D1_i_17
       (.I0(MSR_LBACK_FS2),
        .I1(\RXE_COUNTER_I_reg[2]_1 ),
        .I2(\state_reg[0]_0 ),
        .I3(TXE_TXING_reg_0),
        .I4(BSP_CRCERR_I_CAN_FLG_reg_0),
        .O(TXE_TX_REN_I_CFD_D1_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFEEE)) 
    TXE_TX_REN_I_CFD_D1_i_18
       (.I0(TXE_TX_REN_I_CFD_D1_i_35_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_36_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_37_n_0),
        .I3(TXE_DLC_I_EXT[0]),
        .I4(BSP_IDVALID_FD1_i_5_n_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_38_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_18_n_0));
  LUT6 #(
    .INIT(64'hBBBABBBAAAAABBBA)) 
    TXE_TX_REN_I_CFD_D1_i_19
       (.I0(TXE_TX_REN_I_CFD_D1_i_39_n_0),
        .I1(BSP_TXBIT_I1262_out__0),
        .I2(TXE_TX_REN_I_CFD_D1_i_40_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_41_n_0),
        .I4(TXE_TXING_reg_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_42_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    TXE_TX_REN_I_CFD_D1_i_2
       (.I0(BTL_SAMP_EN_FD2),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    TXE_TX_REN_I_CFD_D1_i_20
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_20_n_0));
  LUT6 #(
    .INIT(64'h4444444440004040)) 
    TXE_TX_REN_I_CFD_D1_i_21
       (.I0(\state_reg_n_0_[1] ),
        .I1(TXE_TX_REN_I_CFD_D1_i_28_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_19_0),
        .I3(BSP_TXBIT_I0__30),
        .I4(\state[0]_i_31_n_0 ),
        .I5(TXE_TX_REN_I_CFD_D1_i_12_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_21_n_0));
  LUT6 #(
    .INIT(64'h0010001000100000)) 
    TXE_TX_REN_I_CFD_D1_i_22
       (.I0(BSP_TXBIT_I1262_out__0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(TDC_TRIG_COND_D1_i_2_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_44_n_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_45_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_22_n_0));
  LUT6 #(
    .INIT(64'hAAAABBBAAAAAFFFF)) 
    TXE_TX_REN_I_CFD_D1_i_23
       (.I0(TXE_TX_REN_I_CFD_D1_i_46_n_0),
        .I1(BSP_TXBIT_I1262_out__0),
        .I2(TXE_TX_REN_I_CFD_D1_i_40_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_41_n_0),
        .I4(\state_reg[0]_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    TXE_TX_REN_I_CFD_D1_i_24
       (.I0(TXE_TX_REN_I_CFD_D1_i_47_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_48_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_49_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_50_n_0),
        .I4(p_1_in146_in),
        .I5(TXE_TX_REN_I_CFD_D1_i_51_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    TXE_TX_REN_I_CFD_D1_i_25
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_25_n_0));
  LUT6 #(
    .INIT(64'h4444FFF044440000)) 
    TXE_TX_REN_I_CFD_D1_i_26
       (.I0(BSP_TXBIT_D1_reg_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_52_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_41_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_40_n_0),
        .I4(BSP_TXBIT_I1262_out__0),
        .I5(TXE_TX_REN_I_CFD_D1_i_53_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hE0A0AAAA)) 
    TXE_TX_REN_I_CFD_D1_i_27
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    TXE_TX_REN_I_CFD_D1_i_28
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    TXE_TX_REN_I_CFD_D1_i_3
       (.I0(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .I1(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[5] ),
        .O(p_0_in22_in));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h8800C000)) 
    TXE_TX_REN_I_CFD_D1_i_31
       (.I0(TXE_TX_REN_I_CFD_D1_i_8_0[2]),
        .I1(TXE_TX_REN_I_CFD_D1_i_54_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_8_0[0]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(TXE_TX_REN_I_CFD_D1_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hCCC9)) 
    TXE_TX_REN_I_CFD_D1_i_32
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(\RXE_COUNTER_I_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54001000)) 
    TXE_TX_REN_I_CFD_D1_i_33
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(TXE_TX_REN_I_CFD_D1_i_8_0[1]),
        .I3(TXE_TX_REN_I_CFD_D1_i_54_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_8_0[3]),
        .I5(TXE_TX_REN_I_CFD_D1_i_14_0),
        .O(TXE_TX_REN_I_CFD_D1_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF00800080)) 
    TXE_TX_REN_I_CFD_D1_i_35
       (.I0(\RXE_COUNTER_I_reg[5]_0 ),
        .I1(TXE_TXING_reg_0),
        .I2(TXE_DLC_I_EXT[0]),
        .I3(\state_reg[0]_0 ),
        .I4(BSP_TXBIT_D1_reg_0),
        .I5(BSP_TXBIT_I1262_out__0),
        .O(TXE_TX_REN_I_CFD_D1_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h04)) 
    TXE_TX_REN_I_CFD_D1_i_36
       (.I0(BSP_TXBIT_I1262_out__0),
        .I1(\state_reg[0]_0 ),
        .I2(TXE_TXING_reg_0),
        .O(TXE_TX_REN_I_CFD_D1_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    TXE_TX_REN_I_CFD_D1_i_37
       (.I0(BSP_TXBIT_I1262_out__0),
        .I1(\state_reg[0]_0 ),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_37_n_0));
  LUT6 #(
    .INIT(64'h080800000C000000)) 
    TXE_TX_REN_I_CFD_D1_i_38
       (.I0(TXE_DLC_I_EXT[3]),
        .I1(TXE_TX_REN_I_CFD_D1_i_19_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(TXE_DLC_I_EXT[1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(TXE_TX_REN_I_CFD_D1_i_38_n_0));
  LUT6 #(
    .INIT(64'h000000000808C000)) 
    TXE_TX_REN_I_CFD_D1_i_39
       (.I0(TXE_DLC_I_EXT[2]),
        .I1(TXE_TX_REN_I_CFD_D1_i_19_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(TXE_DLC_I_EXT[4]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(TXE_TX_REN_I_CFD_D1_i_39_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    TXE_TX_REN_I_CFD_D1_i_4
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(\RXE_COUNTER_I_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    TXE_TX_REN_I_CFD_D1_i_40
       (.I0(TXE_TX_REN_I_CFD_D1_i_56_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_57_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_58_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_59_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_60_n_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_61_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_40_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    TXE_TX_REN_I_CFD_D1_i_41
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\TXE_DLC_I_reg[0]_0 [26]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h1)) 
    TXE_TX_REN_I_CFD_D1_i_42
       (.I0(\RXE_COUNTER_I_reg[5]_0 ),
        .I1(\state_reg[0]_0 ),
        .O(TXE_TX_REN_I_CFD_D1_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    TXE_TX_REN_I_CFD_D1_i_43
       (.I0(TXE_TX_REN_I_CFD_D1_i_62_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_63_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_64_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_65_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_66_n_0),
        .O(BSP_TXBIT_I0__30));
  LUT6 #(
    .INIT(64'h555D555DF5555555)) 
    TXE_TX_REN_I_CFD_D1_i_44
       (.I0(TXE_TXING_reg_0),
        .I1(TXE_DLC_I_EXT[2]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(TXE_DLC_I_EXT[1]),
        .I5(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AE0004)) 
    TXE_TX_REN_I_CFD_D1_i_45
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(TXE_CFD_5),
        .I2(MSR_BRSD_FS2),
        .I3(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I4(TXE_DLC_I_EXT[3]),
        .I5(TXE_TX_REN_I_CFD_D1_i_67_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h22220F00)) 
    TXE_TX_REN_I_CFD_D1_i_46
       (.I0(\state_reg_n_0_[2] ),
        .I1(BSP_TXBIT_D1_reg_0),
        .I2(TXE_TXING_reg_0),
        .I3(\state_reg[0]_0 ),
        .I4(BSP_TXBIT_I1262_out__0),
        .O(TXE_TX_REN_I_CFD_D1_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h04)) 
    TXE_TX_REN_I_CFD_D1_i_47
       (.I0(BSP_TXBIT_D1_reg_0),
        .I1(BSP_TXBIT_I1262_out__0),
        .I2(\state_reg[0]_0 ),
        .O(TXE_TX_REN_I_CFD_D1_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h1)) 
    TXE_TX_REN_I_CFD_D1_i_48
       (.I0(TXE_TXING_reg_0),
        .I1(\state_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    TXE_TX_REN_I_CFD_D1_i_49
       (.I0(TXE_TX_REN_I_CFD_D1_i_68_n_0),
        .I1(BSP_IDVALID_FD1_i_6_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_49_0[1]),
        .I3(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_69_n_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_70_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBEEEEEEEA)) 
    TXE_TX_REN_I_CFD_D1_i_5
       (.I0(TXE_TX_REN_I_CFD_D1_i_6_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_7_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_8_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_9_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_10_n_0),
        .I5(\state_reg_n_0_[4] ),
        .O(\state_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h40)) 
    TXE_TX_REN_I_CFD_D1_i_50
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(TXE_TX_REN_I_CFD_D1_i_24_0),
        .O(TXE_TX_REN_I_CFD_D1_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h40)) 
    TXE_TX_REN_I_CFD_D1_i_51
       (.I0(BSP_TXBIT_I1262_out__0),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    TXE_TX_REN_I_CFD_D1_i_52
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[1] ),
        .O(TXE_TX_REN_I_CFD_D1_i_52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    TXE_TX_REN_I_CFD_D1_i_53
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .O(TXE_TX_REN_I_CFD_D1_i_53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0410)) 
    TXE_TX_REN_I_CFD_D1_i_54
       (.I0(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(TXE_TX_REN_I_CFD_D1_i_54_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    TXE_TX_REN_I_CFD_D1_i_56
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\TXE_DLC_I_reg[0]_0 [25]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hA000C000)) 
    TXE_TX_REN_I_CFD_D1_i_57
       (.I0(TXE_TX_REN_I_CFD_D1_i_76_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_77_n_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_57_n_0));
  LUT6 #(
    .INIT(64'h0000004F00000040)) 
    TXE_TX_REN_I_CFD_D1_i_58
       (.I0(\RXE_COUNTER_I[6]_i_2_n_0 ),
        .I1(\TXE_DLC_I_reg[0]_0 [24]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I5(TXE_TX_REN_I_CFD_D1_i_78_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_58_n_0));
  LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
    TXE_TX_REN_I_CFD_D1_i_59
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I3(\TXE_DLC_I_reg[0]_0 [27]),
        .I4(BSP_IDVALID_FD1_i_5_n_0),
        .I5(TXE_TXING_reg_0),
        .O(TXE_TX_REN_I_CFD_D1_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0700)) 
    TXE_TX_REN_I_CFD_D1_i_6
       (.I0(BSP_FRMERR_I8__3),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .O(TXE_TX_REN_I_CFD_D1_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h0000A0C0)) 
    TXE_TX_REN_I_CFD_D1_i_60
       (.I0(TXE_TX_REN_I_CFD_D1_i_79_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_80_n_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .O(TXE_TX_REN_I_CFD_D1_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h0A000C00)) 
    TXE_TX_REN_I_CFD_D1_i_61
       (.I0(TXE_TX_REN_I_CFD_D1_i_81_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_82_n_0),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_61_n_0));
  LUT6 #(
    .INIT(64'h000A00C000AC0000)) 
    TXE_TX_REN_I_CFD_D1_i_62
       (.I0(TXE_TX_REN_I_CFD_D1_i_43_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_43_1),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_62_n_0));
  LUT6 #(
    .INIT(64'h00C00A000000AC00)) 
    TXE_TX_REN_I_CFD_D1_i_63
       (.I0(TXE_TX_REN_I_CFD_D1_i_43_2),
        .I1(TXE_TX_REN_I_CFD_D1_i_43_3),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_63_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h0088C000)) 
    TXE_TX_REN_I_CFD_D1_i_64
       (.I0(TXE_TX_REN_I_CFD_D1_i_66_0[0]),
        .I1(TXE_TX_REN_I_CFD_D1_i_87_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_66_0[3]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(TXE_TX_REN_I_CFD_D1_i_64_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    TXE_TX_REN_I_CFD_D1_i_65
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(TXE_TX_REN_I_CFD_D1_i_66_0[2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I5(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(TXE_TX_REN_I_CFD_D1_i_65_n_0));
  LUT6 #(
    .INIT(64'hFFFF000000400000)) 
    TXE_TX_REN_I_CFD_D1_i_66
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I2(TXE_TX_REN_I_CFD_D1_i_66_0[1]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(TXE_TX_REN_I_CFD_D1_i_88_n_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_89_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_66_n_0));
  LUT6 #(
    .INIT(64'h0000AAAA0000FFFC)) 
    TXE_TX_REN_I_CFD_D1_i_67
       (.I0(TXE_DLC_I_EXT[4]),
        .I1(EMU_REC_I20_carry_i_1),
        .I2(\state[1]_i_4_0 ),
        .I3(\state[1]_i_4_1 ),
        .I4(BSP_IC_BIT_ERROR_I_i_13_n_0),
        .I5(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_67_n_0));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    TXE_TX_REN_I_CFD_D1_i_68
       (.I0(TXE_TX_REN_I_CFD_D1_i_49_0[8]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(TXE_TX_REN_I_CFD_D1_i_49_0[10]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(TXE_TX_REN_I_CFD_D1_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00540010)) 
    TXE_TX_REN_I_CFD_D1_i_69
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(TXE_TX_REN_I_CFD_D1_i_49_0[6]),
        .I3(\state[1]_i_29_n_0 ),
        .I4(TXE_TX_REN_I_CFD_D1_i_49_0[4]),
        .I5(TXE_TX_REN_I_CFD_D1_i_90_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hB)) 
    TXE_TX_REN_I_CFD_D1_i_7
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .O(TXE_TX_REN_I_CFD_D1_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F222222)) 
    TXE_TX_REN_I_CFD_D1_i_70
       (.I0(TXE_TX_REN_I_CFD_D1_i_49_0[3]),
        .I1(\state[3]_i_11_n_0 ),
        .I2(BSP_IC_BIT_ERROR_I_i_13_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_49_0[0]),
        .I4(BSP_IDVALID_FD1_i_6_n_0),
        .I5(BSP_CRCERR_I_CAN_FLG_i_9_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    TXE_TX_REN_I_CFD_D1_i_74
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(\RXE_COUNTER_I_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h36)) 
    TXE_TX_REN_I_CFD_D1_i_75
       (.I0(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(\RXE_COUNTER_I_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_76
       (.I0(\TXE_DLC_I_reg[0]_0 [2]),
        .I1(\TXE_DLC_I_reg[0]_0 [0]),
        .I2(\TXE_DLC_I_reg[0]_0 [3]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\TXE_DLC_I_reg[0]_0 [1]),
        .O(TXE_TX_REN_I_CFD_D1_i_76_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_77
       (.I0(\TXE_DLC_I_reg[0]_0 [18]),
        .I1(\TXE_DLC_I_reg[0]_0 [16]),
        .I2(\TXE_DLC_I_reg[0]_0 [19]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\TXE_DLC_I_reg[0]_0 [17]),
        .O(TXE_TX_REN_I_CFD_D1_i_77_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_78
       (.I0(\TXE_DLC_I_reg[0]_0 [30]),
        .I1(\TXE_DLC_I_reg[0]_0 [28]),
        .I2(\TXE_DLC_I_reg[0]_0 [31]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\TXE_DLC_I_reg[0]_0 [29]),
        .O(TXE_TX_REN_I_CFD_D1_i_78_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_79
       (.I0(\TXE_DLC_I_reg[0]_0 [10]),
        .I1(\TXE_DLC_I_reg[0]_0 [8]),
        .I2(\TXE_DLC_I_reg[0]_0 [11]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\TXE_DLC_I_reg[0]_0 [9]),
        .O(TXE_TX_REN_I_CFD_D1_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFEFEEEEAAAAAAAA)) 
    TXE_TX_REN_I_CFD_D1_i_8
       (.I0(TXE_TX_REN_I_CFD_D1_i_11_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_12_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_13_n_0),
        .I3(BSP_TXBIT_I00_in),
        .I4(TXE_TX_REN_I_CFD_D1_i_19_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_16_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_80
       (.I0(\TXE_DLC_I_reg[0]_0 [14]),
        .I1(\TXE_DLC_I_reg[0]_0 [12]),
        .I2(\TXE_DLC_I_reg[0]_0 [15]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\TXE_DLC_I_reg[0]_0 [13]),
        .O(TXE_TX_REN_I_CFD_D1_i_80_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_81
       (.I0(\TXE_DLC_I_reg[0]_0 [6]),
        .I1(\TXE_DLC_I_reg[0]_0 [4]),
        .I2(\TXE_DLC_I_reg[0]_0 [7]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\TXE_DLC_I_reg[0]_0 [5]),
        .O(TXE_TX_REN_I_CFD_D1_i_81_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_82
       (.I0(\TXE_DLC_I_reg[0]_0 [22]),
        .I1(\TXE_DLC_I_reg[0]_0 [20]),
        .I2(\TXE_DLC_I_reg[0]_0 [23]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\TXE_DLC_I_reg[0]_0 [21]),
        .O(TXE_TX_REN_I_CFD_D1_i_82_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0990)) 
    TXE_TX_REN_I_CFD_D1_i_87
       (.I0(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hE1C3)) 
    TXE_TX_REN_I_CFD_D1_i_88
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(TXE_TX_REN_I_CFD_D1_i_88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hE20000E2)) 
    TXE_TX_REN_I_CFD_D1_i_89
       (.I0(TXE_TX_REN_I_CFD_D1_i_66_0[5]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(TXE_TX_REN_I_CFD_D1_i_66_0[4]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I4(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(TXE_TX_REN_I_CFD_D1_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBB80000)) 
    TXE_TX_REN_I_CFD_D1_i_9
       (.I0(TXE_TX_REN_I_CFD_D1_i_17_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(TXE_TX_REN_I_CFD_D1_i_18_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_19_n_0),
        .I4(TXE_TX_REN_I_CFD_D1_i_20_n_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_21_n_0),
        .O(TXE_TX_REN_I_CFD_D1_i_9_n_0));
  LUT6 #(
    .INIT(64'h0202000003000000)) 
    TXE_TX_REN_I_CFD_D1_i_90
       (.I0(TXE_TX_REN_I_CFD_D1_i_49_0[7]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(TXE_TX_REN_I_CFD_D1_i_49_0[9]),
        .I4(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(TXE_TX_REN_I_CFD_D1_i_90_n_0));
  FDRE TXE_TX_REN_I_CFD_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_TX_REN_I_CFD),
        .Q(TXE_TX_REN_I_CFD_D1),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    TXING_BRS_EN_BTR_D1_i_1
       (.I0(BRS_EN_BTR),
        .I1(TXE_TXING_reg_0),
        .O(BRS_L_SP_FE_reg_1));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single \XPM_CDC_MODULES.BUFFER_IS_READY_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(BUFFER_IS_READY_SYNCED),
        .src_clk(1'b0),
        .src_in(src_in));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30 \XPM_CDC_MODULES.CANCEL_BUFFER_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \addr_location_incr_count[0]_i_1__1 
       (.I0(TXE_TEC_DEC1),
        .I1(TXE_MSGVAL_D1_I),
        .I2(CANCEL_CONFIRMED_TL2OL_I_reg_0),
        .I3(\addr_location_incr_count_reg[0] ),
        .I4(TXE_MSGINVAL_FD1),
        .I5(TXE_MSGINVAL_FD2),
        .O(TXE_MSGVAL_D1_I_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAABA)) 
    \gen_fifo_rx0.u_rxxpm_1_i_1 
       (.I0(TS_RX_WEN),
        .I1(OL_RX_FIFO_FULL),
        .I2(RXE_RXFIFO_WEN_FD1_reg_0),
        .I3(RXE_RXFIFO_WEN_FD2),
        .I4(RXF_FULL_AT_MSG_BOUNDARY),
        .I5(TXE_BRAM_WEN),
        .O(ena));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \gen_rx1.u_rxxpm_2_i_1 
       (.I0(RXF_FULL_AT_MSG_BOUNDARY_F1),
        .I1(RXE_RXFIFO_WEN_FD2),
        .I2(RXE_RXFIFO_WEN_FD1_reg_0),
        .I3(OL_RX_FIFO_FULL_F1),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .O(RXF_FULL_AT_MSG_BOUNDARY_reg));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_22 
       (.I0(TS_RX_WDATA_F1[7]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[16] ),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[7]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [7]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_23 
       (.I0(TS_RX_WDATA_F1[6]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[17] ),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[6]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [6]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_24 
       (.I0(TS_RX_WDATA_F1[5]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(\RXE_SREG_I_reg_n_0_[18] ),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[5]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [5]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_25 
       (.I0(TS_RX_WDATA_F1[4]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(data0[31]),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[4]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [4]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_26 
       (.I0(TS_RX_WDATA_F1[3]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(data0[30]),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[3]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [3]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_27 
       (.I0(TS_RX_WDATA_F1[2]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(data0[29]),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[2]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [2]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_28 
       (.I0(TS_RX_WDATA_F1[1]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(data0[28]),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [1]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    \gen_rx1.u_rxxpm_2_i_29 
       (.I0(TS_RX_WDATA_F1[0]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I2(data0[27]),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ),
        .I4(Q[0]),
        .I5(\gen_rx1.u_rxxpm_2_i_43_n_0 ),
        .O(\TIME_STAMP_CNT_CAPTURE_reg[0] [0]));
  LUT6 #(
    .INIT(64'hEDEDEDEDE9E9E9ED)) 
    \gen_rx1.u_rxxpm_2_i_42 
       (.I0(RXE_MSGPAD_SEL_FS1[0]),
        .I1(RXE_MSGPAD_SEL_FS1[2]),
        .I2(RXE_MSGPAD_SEL_FS1[1]),
        .I3(RXE_DLC_I[1]),
        .I4(RXE_DLC_I[0]),
        .I5(RXE_DLC_I[3]),
        .O(\RXE_MSGPAD_SEL_FS1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \gen_rx1.u_rxxpm_2_i_43 
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_MSGPAD_SEL_FS1[1]),
        .I2(RXE_MSGPAD_SEL_FS1[0]),
        .I3(RXE_MSGPAD_SEL_FS1[2]),
        .I4(RXE_DLC_I[3]),
        .I5(RXE_DLC_I[0]),
        .O(\gen_rx1.u_rxxpm_2_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry__0_i_1__2
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[2]),
        .O(i__carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry__0_i_2__1
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[2]),
        .O(i__carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry__0_i_3__1
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[2]),
        .O(i__carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry__0_i_4__1
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[2]),
        .O(i__carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry__1_i_1__0
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[2]),
        .O(i__carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry__1_i_2__0
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[2]),
        .O(i__carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry__1_i_3__0
       (.I0(RXE_DLC_I[1]),
        .I1(RXE_DLC_I[0]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[2]),
        .O(i__carry__1_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h659A)) 
    i__carry_i_10
       (.I0(i__carry_i_21_n_0),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_0[5]),
        .I3(\arststages_ff_reg[1]_0 ),
        .O(i__carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_10__0
       (.I0(i__carry_i_13__0_n_0),
        .I1(BTL_COUNTER_I16_carry_i_1[5]),
        .O(i__carry_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h47748BB800000000)) 
    i__carry_i_10__1
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[1]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[1]),
        .I3(BTL_COUNTER_I16_carry_i_1[0]),
        .I4(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I5(dest_arst),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    i__carry_i_11
       (.I0(CAN_PHY_TX_LP_i_14_0[2]),
        .I1(BTL_NTQ_I0_carry__0_0[2]),
        .I2(i__carry_i_24_n_0),
        .I3(BTL_NTQ_I0_carry__0_0[3]),
        .I4(BRS_EN_BTR),
        .I5(CAN_PHY_TX_LP_i_14_0[3]),
        .O(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [3]));
  LUT4 #(
    .INIT(16'hE2FF)) 
    i__carry_i_11__0
       (.I0(BTL_COUNTER_I16_carry_i_1[0]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I3(dest_arst),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[7] ));
  LUT6 #(
    .INIT(64'hFF001D000000E200)) 
    i__carry_i_12
       (.I0(\BTL_COUNTER_I_REG[7]_i_6 [2]),
        .I1(BRS_EN_BTR),
        .I2(i__carry_i_14_0[2]),
        .I3(dest_arst),
        .I4(i__carry_i_25_n_0),
        .I5(IC_REG_BTR_SJW[3]),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ));
  LUT6 #(
    .INIT(64'h47B80000FF000000)) 
    i__carry_i_12__0
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[0]),
        .I3(IC_REG_BTR_TS1[5]),
        .I4(dest_arst),
        .I5(IC_REG_BTR_TS1__0),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]));
  LUT6 #(
    .INIT(64'h4700000000000000)) 
    i__carry_i_13
       (.I0(i__carry_i_14_0[0]),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I3(dest_arst),
        .I4(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .I5(\arststages_ff_reg[1]_2 ),
        .O(i__carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    i__carry_i_13__0
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[4]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[4]),
        .I3(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I4(BTL_COUNTER_I16_carry_i_1[0]),
        .I5(i__carry_i_15__0_n_0),
        .O(i__carry_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h20208A2020202020)) 
    i__carry_i_14
       (.I0(dest_arst),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [4]),
        .I3(IC_REG_BTR_SJW[4]),
        .I4(i__carry_i_25_n_0),
        .I5(IC_REG_BTR_SJW[3]),
        .O(\arststages_ff_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    i__carry_i_14__0
       (.I0(BTL_COUNTER_I16_carry_i_1[1]),
        .I1(BTL_NTQ_I0_carry__0_i_8_0[1]),
        .I2(BTL_COUNTER_I16_carry_i_1[2]),
        .I3(BRS_EN_BTR),
        .I4(BTL_NTQ_I0_carry__0_i_8_0[2]),
        .O(i__carry_i_14__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h0A0AF30C)) 
    i__carry_i_15
       (.I0(CAN_PHY_TX_LP_i_14_0[3]),
        .I1(BTL_NTQ_I0_carry__0_0[3]),
        .I2(i__carry_i_28_n_0),
        .I3(BTL_NTQ_I0_carry__0_0[4]),
        .I4(BRS_EN_BTR),
        .O(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [4]));
  LUT6 #(
    .INIT(64'h47CF77FFFFFFFFFF)) 
    i__carry_i_15__0
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[2]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[2]),
        .I3(BTL_NTQ_I0_carry__0_i_8_0[1]),
        .I4(BTL_COUNTER_I16_carry_i_1[1]),
        .I5(IC_REG_BTR_TS1[4]),
        .O(i__carry_i_15__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h88844484)) 
    i__carry_i_16
       (.I0(i__carry_i_25_n_0),
        .I1(dest_arst),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [2]),
        .I3(BRS_EN_BTR),
        .I4(i__carry_i_14_0[2]),
        .O(\arststages_ff_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_16__0
       (.I0(BTL_NTQ_I0_carry__0_i_8_0[1]),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I16_carry_i_1[1]),
        .O(IC_REG_BTR_TS1__0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_17
       (.I0(CAN_PHY_TX_LP_i_14_0[2]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_0[2]),
        .O(IC_REG_BTR_TS2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    i__carry_i_18
       (.I0(dest_arst),
        .I1(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I2(BRS_EN_BTR),
        .I3(i__carry_i_14_0[0]),
        .O(i__carry_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_19
       (.I0(CAN_PHY_TX_LP_i_14_0[0]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_0[0]),
        .O(IC_REG_BTR_TS2));
  LUT6 #(
    .INIT(64'h8484188421210221)) 
    i__carry_i_1__1
       (.I0(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [6]),
        .I1(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ),
        .I2(\ic_reg_n_btr_sjw_cdc_tig_reg[1] ),
        .I3(\arststages_ff_reg[1]_0 ),
        .I4(i__carry_i_8__1_n_0),
        .I5(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [7]),
        .O(\ic_reg_n_btr_ts2_cdc_tig_reg[1] [2]));
  LUT5 #(
    .INIT(32'h09904009)) 
    i__carry_i_1__2
       (.I0(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ),
        .I1(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [7]),
        .I2(\ic_reg_n_btr_sjw_cdc_tig_reg[1] ),
        .I3(i__carry_i_4__1_n_0),
        .I4(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [6]),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry_i_1__7
       (.I0(RXE_DLC_I[0]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[2]),
        .I3(RXE_DLC_I[3]),
        .O(i__carry_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h47748BB800000000)) 
    i__carry_i_20
       (.I0(i__carry_i_14_0[1]),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [1]),
        .I3(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I4(i__carry_i_14_0[0]),
        .I5(dest_arst),
        .O(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    i__carry_i_21
       (.I0(BTL_NTQ_I0_carry__0_0[3]),
        .I1(i__carry_i_28_n_0),
        .I2(BTL_NTQ_I0_carry__0_0[4]),
        .I3(BRS_EN_BTR),
        .O(i__carry_i_21_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    i__carry_i_22
       (.I0(IC_REG_BTR_SJW[3]),
        .I1(i__carry_i_25_n_0),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [2]),
        .I3(\BTL_COUNTER_I_REG[7]_i_6 [4]),
        .I4(BRS_EN_BTR),
        .O(i__carry_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFBBBFBFFFFFFFF)) 
    i__carry_i_23
       (.I0(i__carry_i_29_n_0),
        .I1(dest_arst),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I3(BRS_EN_BTR),
        .I4(i__carry_i_14_0[0]),
        .I5(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .O(i__carry_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    i__carry_i_24
       (.I0(BTL_NTQ_I0_carry__0_0[1]),
        .I1(CAN_PHY_TX_LP_i_14_0[1]),
        .I2(BTL_NTQ_I0_carry__0_0[0]),
        .I3(BRS_EN_BTR),
        .I4(CAN_PHY_TX_LP_i_14_0[0]),
        .O(i__carry_i_24_n_0));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    i__carry_i_25
       (.I0(\BTL_COUNTER_I_REG[7]_i_6 [1]),
        .I1(i__carry_i_14_0[1]),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [0]),
        .I3(BRS_EN_BTR),
        .I4(i__carry_i_14_0[0]),
        .O(i__carry_i_25_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_26
       (.I0(i__carry_i_14_0[3]),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [3]),
        .O(IC_REG_BTR_SJW[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_27
       (.I0(i__carry_i_14_0[2]),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [2]),
        .O(IC_REG_BTR_SJW[4]));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    i__carry_i_28
       (.I0(CAN_PHY_TX_LP_i_14_0[0]),
        .I1(BTL_NTQ_I0_carry__0_0[0]),
        .I2(\ic_reg_f_btr_ts2_cdc_tig_reg[2] ),
        .I3(BTL_NTQ_I0_carry__0_0[2]),
        .I4(BRS_EN_BTR),
        .I5(CAN_PHY_TX_LP_i_14_0[2]),
        .O(i__carry_i_28_n_0));
  LUT6 #(
    .INIT(64'h47FFB8FFFFFFFFFF)) 
    i__carry_i_29
       (.I0(i__carry_i_14_0[2]),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [2]),
        .I3(dest_arst),
        .I4(i__carry_i_25_n_0),
        .I5(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .O(i__carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h0441100020000441)) 
    i__carry_i_2__1
       (.I0(i__carry_i_10_n_0),
        .I1(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [3]),
        .I2(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .I3(i__carry_i_13_n_0),
        .I4(\arststages_ff_reg[1] ),
        .I5(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [4]),
        .O(\ic_reg_n_btr_ts2_cdc_tig_reg[1] [1]));
  LUT6 #(
    .INIT(64'h00806A1500000000)) 
    i__carry_i_2__2
       (.I0(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .I1(\arststages_ff_reg[1]_2 ),
        .I2(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .I3(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [3]),
        .I4(i__carry_i_5__1_n_0),
        .I5(i__carry_i_6__1_n_0),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(BRSD_P_ERR_1TQ_FD_reg),
        .I1(\btl/BTL_SAMP_I ),
        .I2(BTL_COUNTER_I[3]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I4(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .I5(BTL_COUNTER_I[4]),
        .O(BRSD_P_ERR_1TQ_FD_reg_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__4
       (.I0(BRSD_P_ERR_1TQ_FD_reg),
        .I1(\btl/BTL_COUNTER_I00_in ),
        .I2(BTL_COUNTER_I[3]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[1] [0]),
        .I4(\ic_reg_n_btr_ts1_cdc_tig_reg[1] [1]),
        .I5(BTL_COUNTER_I[4]),
        .O(BRSD_P_ERR_1TQ_FD_reg_1[1]));
  LUT6 #(
    .INIT(64'hA08000820A2AAA28)) 
    i__carry_i_2__7
       (.I0(i__carry_i_5__6_n_0),
        .I1(RXE_DLC_I[2]),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[1]),
        .I4(RXE_DLC_I[0]),
        .I5(\RXE_COUNTER_I_reg_n_0_[7] ),
        .O(i__carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h0110400480082002)) 
    i__carry_i_3__1
       (.I0(IC_REG_BTR_TS2),
        .I1(\ic_reg_f_btr_ts2_cdc_tig_reg[2] ),
        .I2(IC_REG_BTR_TS2__0[4]),
        .I3(\arststages_ff_reg[1]_2 ),
        .I4(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .I5(i__carry_i_18_n_0),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__2
       (.I0(\arststages_ff_reg[1]_2 ),
        .I1(IC_REG_BTR_TS2__0[4]),
        .I2(i__carry_i_18_n_0),
        .I3(IC_REG_BTR_TS2),
        .I4(\ic_reg_f_btr_ts2_cdc_tig_reg[2] ),
        .I5(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .O(\ic_reg_n_btr_ts2_cdc_tig_reg[1] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__3
       (.I0(\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry [1]),
        .I1(BRSD_P_ERR_1TQ_FD_reg),
        .I2(\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry [0]),
        .I3(BTL_COUNTER_I[2]),
        .O(BRSD_P_ERR_1TQ_FD_reg_3));
  LUT6 #(
    .INIT(64'h0060060006000060)) 
    i__carry_i_3__5
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[7] ),
        .I1(BTL_COUNTER_I[0]),
        .I2(BTL_COUNTER_I[1]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I4(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I5(BTL_COUNTER_I[2]),
        .O(BRSD_P_ERR_1TQ_FD_reg_1[0]));
  LUT6 #(
    .INIT(64'hC210D00200000000)) 
    i__carry_i_3__7
       (.I0(RXE_DLC_I[0]),
        .I1(RXE_DLC_I[3]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(RXE_DLC_I[1]),
        .I5(i__carry_i_6__7_n_0),
        .O(i__carry_i_3__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    i__carry_i_4__1
       (.I0(\arststages_ff_reg[1]_0 ),
        .I1(\arststages_ff_reg[1] ),
        .I2(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .I3(\arststages_ff_reg[1]_2 ),
        .I4(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .O(i__carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    i__carry_i_4__2
       (.I0(BTL_NTQ_I0_carry__0_0[5]),
        .I1(i__carry_i_21_n_0),
        .I2(BTL_NTQ_I0_carry__0_0[6]),
        .I3(BRS_EN_BTR),
        .O(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__4
       (.I0(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00700080)) 
    i__carry_i_4__5
       (.I0(i__carry_i_13__0_n_0),
        .I1(BTL_COUNTER_I16_carry_i_1[5]),
        .I2(dest_arst),
        .I3(BRS_EN_BTR),
        .I4(BTL_COUNTER_I16_carry_i_1[6]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_4__7
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(i__carry_i_4__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__1
       (.I0(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [4]),
        .I1(\arststages_ff_reg[1] ),
        .O(i__carry_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    i__carry_i_5__2
       (.I0(\BTL_COUNTER_I_REG[7]_i_6 [5]),
        .I1(i__carry_i_22_n_0),
        .I2(\BTL_COUNTER_I_REG[7]_i_6 [6]),
        .I3(BRS_EN_BTR),
        .I4(dest_arst),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    i__carry_i_5__4
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [4]),
        .I1(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1] [3]));
  LUT6 #(
    .INIT(64'h00007F0000008000)) 
    i__carry_i_5__5
       (.I0(BTL_COUNTER_I16_carry_i_1[5]),
        .I1(i__carry_i_13__0_n_0),
        .I2(BTL_COUNTER_I16_carry_i_1[6]),
        .I3(dest_arst),
        .I4(BRS_EN_BTR),
        .I5(BTL_COUNTER_I16_carry_i_1[7]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [5]));
  LUT6 #(
    .INIT(64'h8181411111414118)) 
    i__carry_i_5__6
       (.I0(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I2(RXE_DLC_I[3]),
        .I3(RXE_DLC_I[0]),
        .I4(RXE_DLC_I[1]),
        .I5(RXE_DLC_I[2]),
        .O(i__carry_i_5__6_n_0));
  CARRY4 i__carry_i_5__7
       (.CI(BTL_COUNTER_I17_carry_i_15),
        .CO({NLW_i__carry_i_5__7_CO_UNCONNECTED[3:1],BTL_NTQ_I0_carry__0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_5__7_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h96699696)) 
    i__carry_i_6__1
       (.I0(\arststages_ff_reg[1]_0 ),
        .I1(i__carry_i_7__1_n_0),
        .I2(i__carry_i_21_n_0),
        .I3(BRS_EN_BTR),
        .I4(BTL_NTQ_I0_carry__0_0[5]),
        .O(i__carry_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h07000800)) 
    i__carry_i_6__2
       (.I0(i__carry_i_22_n_0),
        .I1(\BTL_COUNTER_I_REG[7]_i_6 [5]),
        .I2(BRS_EN_BTR),
        .I3(dest_arst),
        .I4(\BTL_COUNTER_I_REG[7]_i_6 [6]),
        .O(\ic_reg_n_btr_sjw_cdc_tig_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000B2000000)) 
    i__carry_i_6__3
       (.I0(CAN_PHY_TX_POS_FLOP_X26_carry_i_9_n_0),
        .I1(i__carry_i_10__0_n_0),
        .I2(BTL_COUNTER_I16_carry_i_1[6]),
        .I3(BTL_COUNTER_I16_carry_i_1[7]),
        .I4(dest_arst),
        .I5(BRS_EN_BTR),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1] [4]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    i__carry_i_6__4
       (.I0(BRS_EN_BTR),
        .I1(dest_arst),
        .I2(BTL_COUNTER_I16_carry_i_1[7]),
        .I3(BTL_COUNTER_I16_carry_i_1[6]),
        .I4(i__carry_i_13__0_n_0),
        .I5(BTL_COUNTER_I16_carry_i_1[5]),
        .O(BTL_SAMP_I__0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAAA9595A)) 
    i__carry_i_6__7
       (.I0(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I1(RXE_DLC_I[3]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[1]),
        .I4(RXE_DLC_I[2]),
        .O(i__carry_i_6__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    i__carry_i_7__1
       (.I0(\ic_reg_n_btr_sjw_cdc_tig_reg[4] ),
        .I1(\arststages_ff_reg[1]_2 ),
        .I2(\ic_reg_f_btr_sjw_cdc_tig_reg[2] ),
        .I3(\arststages_ff_reg[1] ),
        .O(i__carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8488)) 
    i__carry_i_7__2
       (.I0(i__carry_i_22_n_0),
        .I1(dest_arst),
        .I2(BRS_EN_BTR),
        .I3(\BTL_COUNTER_I_REG[7]_i_6 [5]),
        .O(\arststages_ff_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h78)) 
    i__carry_i_7__4
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I2(\btl/BTL_SAMP_I ),
        .O(\btl/BTL_COUNTER_I00_in ));
  LUT6 #(
    .INIT(64'hFF1D00E200000000)) 
    i__carry_i_7__5
       (.I0(BTL_COUNTER_I16_carry_i_1[0]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I3(i__carry_i_14__0_n_0),
        .I4(IC_REG_BTR_TS1[4]),
        .I5(dest_arst),
        .O(\btl/BTL_SAMP_I ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_8__1
       (.I0(i__carry_i_23_n_0),
        .I1(\arststages_ff_reg[1] ),
        .O(i__carry_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_8__2
       (.I0(\btl/BTL_SAMP_I ),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I3(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFF1D00E200000000)) 
    i__carry_i_8__3
       (.I0(BTL_COUNTER_I16_carry_i_1[0]),
        .I1(BRS_EN_BTR),
        .I2(BTL_NTQ_I0_carry__0_i_8_0[0]),
        .I3(i__carry_i_15__0_n_0),
        .I4(IC_REG_BTR_TS1[3]),
        .I5(dest_arst),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    i__carry_i_9
       (.I0(BRS_EN_BTR),
        .I1(BTL_NTQ_I0_carry__0_0[5]),
        .I2(BTL_NTQ_I0_carry__0_0[6]),
        .I3(i__carry_i_21_n_0),
        .O(\btl/CAN_PHY_TX_POS_FLOP_X28__12 [7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    i__carry_i_9__0
       (.I0(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [2]),
        .I1(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [0]),
        .I2(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [1]),
        .I3(\btl/BTL_SAMP_I ),
        .I4(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hA060)) 
    i__carry_i_9__1
       (.I0(i__carry_i_13__0_n_0),
        .I1(BTL_COUNTER_I16_carry_i_1[5]),
        .I2(dest_arst),
        .I3(BRS_EN_BTR),
        .O(\ic_reg_n_btr_ts1_cdc_tig_reg[2] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(\state[0]_i_4_n_0 ),
        .I3(\state[0]_i_5_n_0 ),
        .I4(\state[0]_i_6_n_0 ),
        .I5(\state[0]_i_7_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \state[0]_i_10 
       (.I0(\state[0]_i_22_n_0 ),
        .I1(BSP_IN_EOF_i_4_n_0),
        .I2(\state[0]_i_23_n_0 ),
        .I3(\RXE_COUNTER_I[8]_i_9_n_0 ),
        .I4(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I5(TDC_TRIG_COND_D1_i_2_n_0),
        .O(\state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFEAADC8ADC88)) 
    \state[0]_i_11 
       (.I0(\state_reg_n_0_[1] ),
        .I1(BSP_ERROR_I__9),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(\state_reg[0]_0 ),
        .I4(\state[0]_i_24_n_0 ),
        .I5(\state[0]_i_25_n_0 ),
        .O(\state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCCC4CCC0CCC4C0C0)) 
    \state[0]_i_12 
       (.I0(p_1_in105_in),
        .I1(\state[0]_i_26_n_0 ),
        .I2(\state[0]_i_27_n_0 ),
        .I3(BSP_ERROR_I__9),
        .I4(\state_reg[0]_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFF4044)) 
    \state[0]_i_13 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg[0]_0 ),
        .I2(BSP_ERROR_I__9),
        .I3(p_1_in105_in),
        .I4(\state[0]_i_28_n_0 ),
        .O(\state[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hE0E0CFC0)) 
    \state[0]_i_14 
       (.I0(RXE_COUNTER_RST1135_out__14),
        .I1(RXE_COUNTER_RST1196_out__0),
        .I2(\state_reg_n_0_[1] ),
        .I3(RXE_COUNTER_RST1138_out__1),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \state[0]_i_15 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(\RXE_COUNTER_I_reg[2]_3 ),
        .I4(TXE_PASSTX_I_reg_0),
        .O(\state[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_16 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .O(\state[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0080008000800000)) 
    \state[0]_i_17 
       (.I0(RXE_OL_SLEEP_i_2_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(BSP_ERROR_I__9),
        .I5(\state[0]_i_31_n_0 ),
        .O(\state[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFABAFABAAABA)) 
    \state[0]_i_18 
       (.I0(\state[0]_i_32_n_0 ),
        .I1(\state[0]_i_33_n_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(TXE_TX_REN_I_CFD_D1_i_13_n_0),
        .I5(BSP_ERROR_I__9),
        .O(\state[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h0E0F0E00)) 
    \state[0]_i_19 
       (.I0(\state[0]_i_34_n_0 ),
        .I1(BSP_ERROR_I__9),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(RXE_COUNTER_RST1162_out__0),
        .O(\state[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFAFEFE)) 
    \state[0]_i_2 
       (.I0(\state[0]_i_8_n_0 ),
        .I1(\state[2]_i_16_n_0 ),
        .I2(\state[0]_i_9_n_0 ),
        .I3(BSP_ERROR_I__9),
        .I4(\RXE_SREG_I[0]_i_2_n_0 ),
        .I5(\state[0]_i_10_n_0 ),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hCFCECFC2)) 
    \state[0]_i_20 
       (.I0(\state[0]_i_34_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg[0]_0 ),
        .I3(BSP_ERROR_I__9),
        .I4(RXE_COUNTER_RST029_out__10),
        .O(\state[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[0]_i_22 
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I3(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I4(RXE_ERRFLG_I_i_3_n_0),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(\state[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_23 
       (.I0(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[6] ),
        .O(\state[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0040)) 
    \state[0]_i_24 
       (.I0(BSP_IDVALID_FD1_i_5_n_0),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I_reg[8]_0 ),
        .I4(\RXE_COUNTER_I_reg[5]_0 ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(\state[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444044444)) 
    \state[0]_i_25 
       (.I0(RXE_COUNTER_RST1171_out__1),
        .I1(\state_reg[0]_0 ),
        .I2(\RXE_COUNTER_I_reg[2]_1 ),
        .I3(RXE_IDE_I_reg_0),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(\state[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[0]_i_26 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .O(\state[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAA01AA01FF00AA00)) 
    \state[0]_i_27 
       (.I0(\state_reg[0]_0 ),
        .I1(\RXE_COUNTER_I_reg[8]_0 ),
        .I2(\state[3]_i_11_n_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(p_1_in105_in),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(\state[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h50551111)) 
    \state[0]_i_28 
       (.I0(\RXE_SREG_I[0]_i_2_n_0 ),
        .I1(p_1_in105_in),
        .I2(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .I3(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I4(RXE_PASSFLG_I_reg_0),
        .O(\state[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000000)) 
    \state[0]_i_29 
       (.I0(\RXE_COUNTER_I_reg[8]_0 ),
        .I1(\state[1]_i_29_n_0 ),
        .I2(BSP_IC_CRC_ERROR_I_i_5_n_0),
        .I3(\state[0]_i_41_n_0 ),
        .I4(RXE_PASSFLG_I_reg_0),
        .I5(\state[0]_i_42_n_0 ),
        .O(RXE_COUNTER_RST1135_out__14));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \state[0]_i_3 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[2] ),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state[0]_i_30 
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(SM_FLAG_I_i_2_n_0),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(RXE_COUNTER_RST1138_out__1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \state[0]_i_31 
       (.I0(TDC_TRIG_COND_D1_i_4_n_0),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I5(\RXE_COUNTER_I_reg[3]_0 [2]),
        .O(\state[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \state[0]_i_32 
       (.I0(MSR_DPEE_FS2),
        .I1(TDC_TRIG_COND_D1_i_2_n_0),
        .I2(\state[0]_i_18_0 ),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(\state_reg[2]_4 ),
        .I5(\RXE_COUNTER_I_reg[2]_1 ),
        .O(\state[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_33 
       (.I0(CO),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(\state[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \state[0]_i_34 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(\state[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \state[0]_i_35 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(p_1_in105_in),
        .O(RXE_COUNTER_RST1162_out__0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_37 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_38 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_39 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \state[0]_i_4 
       (.I0(\RXE_MSGPAD_SEL_FS1[2]_i_4_n_0 ),
        .I1(\state[4]_i_6_n_0 ),
        .I2(\state[0]_i_11_n_0 ),
        .I3(TDC_TRIG_COND_D1_i_2_n_0),
        .I4(dest_arst),
        .I5(BIS_COUNTER_I3__0),
        .O(\state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \state[0]_i_40 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(RXE_RTR_I),
        .I3(SM_FLAG_I_FSB_i_5_n_0),
        .I4(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .O(RXE_COUNTER_RST1171_out__1));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \state[0]_i_41 
       (.I0(Q[1]),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .O(\state[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404040400)) 
    \state[0]_i_42 
       (.I0(\RXE_COUNTER_I_reg[2]_1 ),
        .I1(\state[0]_i_41_n_0 ),
        .I2(RXE_PASSFLG_I_reg_0),
        .I3(\state[1]_i_29_n_0 ),
        .I4(BSP_IC_BIT_ERROR_I_i_13_n_0),
        .I5(\RXE_COUNTER_I_reg[8]_0 ),
        .O(\state[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_45 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_46 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_47 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_48 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_49 
       (.I0(RXE_DLC_I[2]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[0]),
        .I3(RXE_DLC_I[3]),
        .O(\state[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    \state[0]_i_5 
       (.I0(\state[0]_i_12_n_0 ),
        .I1(\state[0]_i_13_n_0 ),
        .I2(\state[0]_i_14_n_0 ),
        .I3(\state[0]_i_15_n_0 ),
        .I4(\state[4]_i_6_n_0 ),
        .I5(\state[0]_i_16_n_0 ),
        .O(\state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1110000100081110)) 
    \state[0]_i_50 
       (.I0(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I2(RXE_RXFIFO_WEN_FD1_i_11_n_0),
        .I3(RXE_DLC_I[2]),
        .I4(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I5(RXE_DLC_I[3]),
        .O(\state[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h4020100804020180)) 
    \state[0]_i_51 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I3(RXE_DLC_I[0]),
        .I4(RXE_DLC_I[1]),
        .I5(RXE_DLC_I[2]),
        .O(\state[0]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state[0]_i_52 
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .O(\state[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBABBBBBBBA)) 
    \state[0]_i_6 
       (.I0(\state[0]_i_17_n_0 ),
        .I1(\state[4]_i_11_n_0 ),
        .I2(\state[0]_i_18_n_0 ),
        .I3(\state[0]_i_19_n_0 ),
        .I4(BSP_ERROR_I__9),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    \state[0]_i_7 
       (.I0(\state[0]_i_20_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[3] ),
        .O(\state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000000)) 
    \state[0]_i_8 
       (.I0(\RXE_COUNTER_I_reg[8]_0 ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I2(\RXE_COUNTER_I[6]_i_2_n_0 ),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I5(RXE_OL_SLEEP_i_2_n_0),
        .O(\state[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \state[0]_i_9 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(RXE_COUNTER_RST2),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(\state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state[1]_i_2_n_0 ),
        .I2(\state[1]_i_3_n_0 ),
        .I3(\state[1]_i_4_n_0 ),
        .I4(\state[4]_i_3_n_0 ),
        .I5(\state[1]_i_5_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_10 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEAAAAAA)) 
    \state[1]_i_11 
       (.I0(\state[1]_i_21_n_0 ),
        .I1(RXE_COUNTER_RST1196_out__0),
        .I2(RXE_PASSFLG_I_reg_1),
        .I3(BSP_ERROR_I__9),
        .I4(\state_reg_n_0_[3] ),
        .I5(RXE_ERRFLG_I_i_3_n_0),
        .O(\state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFECCCCCCCCCCCCCC)) 
    \state[1]_i_12 
       (.I0(p_1_in105_in),
        .I1(\state[1]_i_22_n_0 ),
        .I2(BSP_ERROR_I__9),
        .I3(\state_reg[0]_0 ),
        .I4(\state[0]_i_16_n_0 ),
        .I5(RXE_PASSFLG_I_reg_1),
        .O(\state[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF02FF00FF00)) 
    \state[1]_i_13 
       (.I0(\state[1]_i_23_n_0 ),
        .I1(BSP_ERROR_I__9),
        .I2(\state_reg[0]_0 ),
        .I3(\state[1]_i_24_n_0 ),
        .I4(\state[0]_i_16_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888800000000)) 
    \state[1]_i_14 
       (.I0(\state[1]_i_25_n_0 ),
        .I1(\state_reg_n_0_[3] ),
        .I2(RXE_PASSFLG_I_reg_1),
        .I3(RXE_COUNTER_RST1196_out__0),
        .I4(\state[1]_i_26_n_0 ),
        .I5(\state[1]_i_27_n_0 ),
        .O(\state[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \state[1]_i_15 
       (.I0(\state[1]_i_28_n_0 ),
        .I1(\state[1]_i_29_n_0 ),
        .I2(SM_FLAG_I_FSB_i_7_n_0),
        .I3(TDC_TRIG_COND_D1_i_4_n_0),
        .I4(BSP_ERROR_I__9),
        .I5(RXE_OL_SLEEP_i_2_n_0),
        .O(\state[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \state[1]_i_16 
       (.I0(RXE_COUNTER_RST1196_out__0),
        .I1(EMU_REC_I20_carry_i_1),
        .I2(\state[1]_i_4_0 ),
        .I3(\state[1]_i_4_1 ),
        .I4(BSP_ERROR_I__9),
        .O(\state[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020202320)) 
    \state[1]_i_17 
       (.I0(RXE_COUNTER_RST1152_out__2),
        .I1(BSP_ERROR_I__9),
        .I2(\state_reg[0]_0 ),
        .I3(p_1_in105_in),
        .I4(SM_FLAG_I_FSB_i_5_n_0),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(\state[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FF04FF040004)) 
    \state[1]_i_18 
       (.I0(\state_reg[0]_0 ),
        .I1(p_246_in),
        .I2(MSR_DPEE_FS2),
        .I3(BSP_ERROR_I__9),
        .I4(RXE_PASSFLG_I_reg_1),
        .I5(RXE_COUNTER_RST1196_out__0),
        .O(\state[1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \state[1]_i_19 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .O(\state[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FEEE)) 
    \state[1]_i_2 
       (.I0(\state[1]_i_6_n_0 ),
        .I1(\state[1]_i_7_n_0 ),
        .I2(TDC_TRIG_COND_D1_i_2_n_0),
        .I3(\state[1]_i_8_n_0 ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    \state[1]_i_20 
       (.I0(RXE_PASSFLG_I_reg_1),
        .I1(EMU_TEC_I2_carry_i_7_n_0),
        .I2(\state[1]_i_30_n_0 ),
        .I3(EMU_TEC_I2_carry_i_9_n_0),
        .I4(TXE_TXING_reg_0),
        .I5(\state[1]_i_14_0 ),
        .O(\state[1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[1]_i_21 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state[3]_i_3_n_0 ),
        .O(\state[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \state[1]_i_22 
       (.I0(TDC_TRIG_COND_D1_i_2_n_0),
        .I1(\state_reg_n_0_[3] ),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(SM_FLAG_I_i_2_n_0),
        .I4(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I5(\RXE_COUNTER_I_reg[3]_0 [0]),
        .O(\state[1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_23 
       (.I0(\state_reg_n_0_[3] ),
        .I1(p_1_in105_in),
        .O(\state[1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \state[1]_i_24 
       (.I0(RXE_MSGVAL_EARLY_F1_reg),
        .I1(\state_reg[0]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .O(\state[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \state[1]_i_25 
       (.I0(RXE_OL_SLEEP_i_2_n_0),
        .I1(BRSD_P_ERR_1TQ_FD_i_2_n_0),
        .I2(IC_REG_MSR_DPEE_FS2_reg),
        .I3(BRSD_P_ERR_1TQ_FD_i_9_n_0),
        .I4(BRS_L_SP_FE_reg_5),
        .I5(\RXE_SREG_I_reg[30]_0 ),
        .O(\state[1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \state[1]_i_26 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .O(\state[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[1]_i_27 
       (.I0(p_1_in105_in),
        .I1(BRSD_P_ERR_1TQ_FD_i_2_n_0),
        .I2(IC_REG_MSR_DPEE_FS2_reg),
        .I3(BRSD_P_ERR_1TQ_FD_i_9_n_0),
        .I4(BRS_L_SP_FE_reg_5),
        .I5(\RXE_SREG_I_reg[30]_0 ),
        .O(\state[1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_28 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .O(\state[1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[1]_i_29 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg_n_0_[2] ),
        .O(\state[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \state[1]_i_3 
       (.I0(\state[1]_i_9_n_0 ),
        .I1(\state[1]_i_10_n_0 ),
        .I2(\state[1]_i_11_n_0 ),
        .I3(\state[1]_i_12_n_0 ),
        .I4(\state[1]_i_13_n_0 ),
        .I5(\state[1]_i_14_n_0 ),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \state[1]_i_30 
       (.I0(p_77_in),
        .I1(BSP_CRCERR_I_CAN_FLG_reg_2),
        .I2(BTL_RXBIT_I_reg_2),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(\state_reg[0]_2 ),
        .I5(BRSD_P_ERR_1TQ_FD_i_13_n_0),
        .O(\state[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEAAAAAAAAA)) 
    \state[1]_i_4 
       (.I0(\state[1]_i_15_n_0 ),
        .I1(\state[1]_i_16_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state[1]_i_17_n_0 ),
        .I4(\state[1]_i_18_n_0 ),
        .I5(\state[1]_i_19_n_0 ),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0022002200F00000)) 
    \state[1]_i_5 
       (.I0(\state[1]_i_16_n_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\state[1]_i_8_n_0 ),
        .I3(\state[4]_i_6_n_0 ),
        .I4(\state[4]_i_11_n_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000110F0000)) 
    \state[1]_i_6 
       (.I0(RXE_COUNTER_RST1172_out__1),
        .I1(\state[2]_i_12_n_0 ),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg[0]_0 ),
        .I5(BSP_ERROR_I__9),
        .O(\state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000B0000000F00)) 
    \state[1]_i_7 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I1(\RXE_COUNTER_I_reg[5]_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(BSP_ERROR_I__9),
        .I5(RXE_MSGVAL_EARLY_F1_reg),
        .O(\state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \state[1]_i_8 
       (.I0(RXE_COUNTER_RST1196_out__0),
        .I1(EMU_REC_I20_carry_i_1),
        .I2(\state[1]_i_4_0 ),
        .I3(\state[1]_i_4_1 ),
        .I4(BSP_ERROR_I__9),
        .O(\state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC50F0CCCC5FF0)) 
    \state[1]_i_9 
       (.I0(p_1_in105_in),
        .I1(\state[1]_i_20_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg[0]_0 ),
        .I4(BSP_ERROR_I__9),
        .I5(BSP_CRCERR_I_CAN_FLG_reg_2),
        .O(\state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \state[2]_i_1 
       (.I0(\state[3]_i_2_n_0 ),
        .I1(\state[2]_i_2_n_0 ),
        .I2(\state[2]_i_3_n_0 ),
        .I3(\state[2]_i_4_n_0 ),
        .I4(\state[2]_i_5_n_0 ),
        .I5(\state[2]_i_6_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444040)) 
    \state[2]_i_10 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state[2]_i_20_n_0 ),
        .I3(\state_reg[0]_0 ),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .I5(RXE_COUNTER_RST1196_out__0),
        .O(\state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA00CA00000000000)) 
    \state[2]_i_11 
       (.I0(\state[3]_i_3_n_0 ),
        .I1(\state[2]_i_21_n_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state[2]_i_12 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I1(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I2(RXE_MSGVAL_EARLY_F1_i_4_n_0),
        .O(\state[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \state[2]_i_13 
       (.I0(\RXE_COUNTER_I_reg[2]_1 ),
        .I1(RXE_IDE_I_reg_0),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I4(BSP_ERROR_I__9),
        .O(\state[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF000000)) 
    \state[2]_i_14 
       (.I0(BIS_COUNTER_I3__0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg[0]_0 ),
        .I3(RXE_COUNTER_RST1196_out__0),
        .I4(BSP_ERROR_I__9),
        .I5(\state[4]_i_11_n_0 ),
        .O(\state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF0002)) 
    \state[2]_i_15 
       (.I0(RXE_OL_SLEEP_i_2_n_0),
        .I1(\state[2]_i_4_0 ),
        .I2(RXE_COUNTER_RST1152_out__2),
        .I3(BSP_ERROR_I__9),
        .I4(\RXE_COUNTER_I[8]_i_21_n_0 ),
        .I5(\state[4]_i_11_n_0 ),
        .O(\state[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \state[2]_i_16 
       (.I0(p_1_in105_in),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(BSP_ERROR_I__9),
        .O(\state[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \state[2]_i_17 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \state[2]_i_18 
       (.I0(\state[1]_i_14_0 ),
        .I1(TXE_TXING_reg_0),
        .I2(EMU_TEC_I2_carry_i_9_n_0),
        .I3(p_77_in),
        .I4(p_69_in),
        .I5(EMU_TEC_I2_carry_i_7_n_0),
        .O(RXE_COUNTER_RST1196_out__0));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    \state[2]_i_19 
       (.I0(\RXE_COUNTER_I_reg[2]_3 ),
        .I1(TXE_PASSTX_I_reg_0),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(RXE_COUNTER_RST1138_out__1),
        .I4(TDC_TRIG_COND_D1_i_2_n_0),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \state[2]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\state[2]_i_8_n_0 ),
        .I3(\state[2]_i_9_n_0 ),
        .I4(\state[2]_i_10_n_0 ),
        .I5(\state[2]_i_11_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[2]_i_20 
       (.I0(RXE_COUNTER_RST1135_out__14),
        .I1(\state_reg[0]_0 ),
        .I2(RXE_COUNTER_RST124_out__2),
        .O(\state[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \state[2]_i_21 
       (.I0(\RXE_COUNTER_I_reg[3]_0 [2]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I3(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .I5(TDC_TRIG_COND_D1_i_4_n_0),
        .O(\state[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000007FF00000000)) 
    \state[2]_i_23 
       (.I0(RXE_DLC_I[0]),
        .I1(RXE_DLC_I[1]),
        .I2(RXE_DLC_I[2]),
        .I3(RXE_DLC_I[3]),
        .I4(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I5(CO),
        .O(RXE_COUNTER_RST1152_out__2));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \state[2]_i_3 
       (.I0(\state[2]_i_12_n_0 ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\RXE_SREG_I[0]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state[2]_i_13_n_0 ),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \state[2]_i_4 
       (.I0(\state[2]_i_14_n_0 ),
        .I1(\state[2]_i_15_n_0 ),
        .I2(\state[2]_i_7_n_0 ),
        .I3(\state[4]_i_11_n_0 ),
        .I4(\RXE_SREG_I[0]_i_2_n_0 ),
        .I5(\state[4]_i_6_n_0 ),
        .O(\state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h88000800)) 
    \state[2]_i_5 
       (.I0(\state[0]_i_3_n_0 ),
        .I1(\state[2]_i_7_n_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state[2]_i_16_n_0 ),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0D0C0CCCCCCCC)) 
    \state[2]_i_6 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state[2]_i_17_n_0 ),
        .I2(RXE_COUNTER_RST1196_out__0),
        .I3(TDC_TRIG_COND_D1_i_2_n_0),
        .I4(\RXE_MSGPAD_SEL_FS1[2]_i_4_n_0 ),
        .I5(BSP_ERROR_I__9),
        .O(\state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[2]_i_7 
       (.I0(RXE_COUNTER_RST1196_out__0),
        .I1(BSP_ERROR_I__9),
        .O(\state[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h66662646)) 
    \state[2]_i_8 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(p_1_in105_in),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(BSP_ERROR_I__9),
        .O(\state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \state[2]_i_9 
       (.I0(\state[2]_i_19_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg[0]_0 ),
        .I3(BSP_ERROR_I__9),
        .I4(TXE_MSGVAL_FD1_i_2_n_0),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC400)) 
    \state[3]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\state[3]_i_2_n_0 ),
        .I2(\state[3]_i_3_n_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state[3]_i_4_n_0 ),
        .I5(\state[3]_i_5_n_0 ),
        .O(\state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[3]_i_10 
       (.I0(\RXE_COUNTER_I_reg_n_0_[8] ),
        .I1(\RXE_COUNTER_I_reg_n_0_[7] ),
        .I2(\RXE_COUNTER_I_reg_n_0_[6] ),
        .I3(\RXE_COUNTER_I_reg_n_0_[5] ),
        .I4(\RXE_COUNTER_I_reg_n_0_[4] ),
        .O(\RXE_COUNTER_I_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \state[3]_i_11 
       (.I0(\RXE_COUNTER_I_reg_n_0_[2] ),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(\RXE_COUNTER_I_reg[3]_0 [2]),
        .O(\state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \state[3]_i_2 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \state[3]_i_3 
       (.I0(BIS_COUNTER_I_reg[3]),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(BIS_COUNTER_I_reg[2]),
        .I3(BIS_COUNTER_I_reg[1]),
        .I4(BIS_COUNTER_I_reg[0]),
        .I5(EMU_REC_ERRACT),
        .O(\state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCEECCFECCCCCCCC)) 
    \state[3]_i_4 
       (.I0(RXE_OL_SLEEP_i_2_n_0),
        .I1(\state[3]_i_6_n_0 ),
        .I2(\state[3]_i_7_n_0 ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\state[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A88)) 
    \state[3]_i_5 
       (.I0(\state[0]_i_3_n_0 ),
        .I1(BSP_ERROR_I__9),
        .I2(\RXE_SREG_I[0]_i_2_n_0 ),
        .I3(p_1_in105_in),
        .I4(\state[3]_i_8_n_0 ),
        .O(\state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    \state[3]_i_6 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(RXE_MSGVAL_EARLY_F1_reg),
        .I3(\state[3]_i_9_n_0 ),
        .I4(\RXE_COUNTER_I_reg[8]_0 ),
        .I5(\state[3]_i_11_n_0 ),
        .O(\state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFCF)) 
    \state[3]_i_7 
       (.I0(TXE_PASSTX_I_reg_0),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(SM_FLAG_I_i_2_n_0),
        .I4(RXE_MSGVAL_EARLY_F1_reg),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AAAAAA0)) 
    \state[3]_i_8 
       (.I0(BSP_ERROR_I__9),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\state[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[3]_i_9 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\state[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEF)) 
    \state[4]_i_1 
       (.I0(\state[4]_i_2_n_0 ),
        .I1(\state[4]_i_3_n_0 ),
        .I2(\state[4]_i_4_n_0 ),
        .I3(RXE_COUNTER_RST029_out__10),
        .I4(\state[4]_i_6_n_0 ),
        .I5(\state[4]_i_7_n_0 ),
        .O(\state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \state[4]_i_10 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(RXE_MSGVAL_EARLY_F1_reg),
        .I4(\RXE_COUNTER_I_reg[5]_0 ),
        .I5(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .O(\state[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \state[4]_i_11 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[4] ),
        .O(\state[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \state[4]_i_2 
       (.I0(RXE_COUNTER_RST1172_out__1),
        .I1(\state_reg_n_0_[4] ),
        .I2(\RXE_SREG_I[0]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(BSP_ERROR_I__9),
        .O(\state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \state[4]_i_3 
       (.I0(BIS_COUNTER_I3__0),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg[0]_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_4 
       (.I0(BSP_ERROR_I__9),
        .I1(\state_reg[0]_0 ),
        .O(\state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00EC00FC00E000F0)) 
    \state[4]_i_5 
       (.I0(Q[0]),
        .I1(\RXE_COUNTER_I_reg[3]_0 [0]),
        .I2(\RXE_COUNTER_I_reg[3]_0 [1]),
        .I3(SM_FLAG_I_i_2_n_0),
        .I4(TXE_TXING_reg_0),
        .I5(\state[4]_i_9_n_0 ),
        .O(RXE_COUNTER_RST029_out__10));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[4]_i_6 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h04000400040F0F0F)) 
    \state[4]_i_7 
       (.I0(\state_reg[0]_0 ),
        .I1(\state[4]_i_10_n_0 ),
        .I2(BSP_ERROR_I__9),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state[4]_i_11_n_0 ),
        .I5(\state[4]_i_6_n_0 ),
        .O(\state[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[4]_i_8 
       (.I0(\RXE_MSGPAD_SEL_FS1_reg[0]_1 ),
        .I1(RXE_MSGVAL_EARLY_F1_reg),
        .I2(RXE_IDE_I_reg_0),
        .I3(\RXE_COUNTER_I_reg[2]_1 ),
        .O(RXE_COUNTER_RST1172_out__1));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h1D00)) 
    \state[4]_i_9 
       (.I0(BSP_CRCERR_I_CANFD_FLG_reg_0),
        .I1(TXE_TXING_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\state[4]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE \state_reg[0] 
       (.C(can_clk),
        .CE(E),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SYNC_RST_TL));
  CARRY4 \state_reg[0]_i_21 
       (.CI(\state_reg[0]_i_36_n_0 ),
        .CO({\NLW_state_reg[0]_i_21_CO_UNCONNECTED [3],RXE_COUNTER_RST2,\state_reg[0]_i_21_n_2 ,\state_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({1'b0,\state[0]_i_37_n_0 ,\state[0]_i_38_n_0 ,\state[0]_i_39_n_0 }));
  CARRY4 \state_reg[0]_i_36 
       (.CI(\state_reg[0]_i_44_n_0 ),
        .CO({\state_reg[0]_i_36_n_0 ,\state_reg[0]_i_36_n_1 ,\state_reg[0]_i_36_n_2 ,\state_reg[0]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_36_O_UNCONNECTED [3:0]),
        .S({\state[0]_i_45_n_0 ,\state[0]_i_46_n_0 ,\state[0]_i_47_n_0 ,\state[0]_i_48_n_0 }));
  CARRY4 \state_reg[0]_i_44 
       (.CI(1'b0),
        .CO({\state_reg[0]_i_44_n_0 ,\state_reg[0]_i_44_n_1 ,\state_reg[0]_i_44_n_2 ,\state_reg[0]_i_44_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_44_O_UNCONNECTED [3:0]),
        .S({\state[0]_i_49_n_0 ,\state[0]_i_50_n_0 ,\state[0]_i_51_n_0 ,\state[0]_i_52_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE \state_reg[1] 
       (.C(can_clk),
        .CE(E),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SYNC_RST_TL));
  (* FSM_ENCODING = "none" *) 
  FDRE \state_reg[2] 
       (.C(can_clk),
        .CE(E),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(SYNC_RST_TL));
  (* FSM_ENCODING = "none" *) 
  FDRE \state_reg[3] 
       (.C(can_clk),
        .CE(E),
        .D(\state[3]_i_1_n_0 ),
        .Q(\state_reg_n_0_[3] ),
        .R(SYNC_RST_TL));
  (* FSM_ENCODING = "none" *) 
  FDRE \state_reg[4] 
       (.C(can_clk),
        .CE(E),
        .D(\state[4]_i_1_n_0 ),
        .Q(\state_reg_n_0_[4] ),
        .R(SYNC_RST_TL));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl
   (TXING_BRS_EN_BTR_D1,
    TDC_SSP_SAMP_PT_reg,
    TDC_SSP_SAMP_PT_D1,
    CAN_PHY_RX_D,
    RXE_BTL_HSYNC_FD1,
    BRS_EN_BTR_D1,
    BRSD_P_ERR_1TQ_FD,
    BTL_SAMP_EN_FD2,
    E,
    O,
    BRS_L_SP_FE_reg,
    BRS_L_SP_FE_reg_0,
    i__carry_i_3__2,
    i__carry_i_3__1,
    BTL_TRNSMT_EN_FD13_carry_i_3_0,
    CO,
    RSYNC_OCCR_D_reg_0,
    CAN_PHY_TX_LP_reg_0,
    SSP_RCVD_RXBIT,
    SSP_BTL_TXBIT_I,
    FBR_ERR_1TQ,
    BIS_HSYNC_FLG_I_reg_0,
    BTL_RXBIT_I_reg_0,
    HSYNC_FLG_I_reg_0,
    BSP_TXBIT_FD_reg_0,
    CAN_PHY_TX_POS_FLOP_X2_reg_0,
    CAN_PHY_TX_POS_FLOP_reg_0,
    \MEM_reg[3] ,
    SR,
    BTL_COUNTER_I,
    BSP_TXBIT_FD_reg_1,
    CAN_PHY_TX_POS_FLOP_X2,
    BTL_TRNSMT_EN_FD1_reg_0,
    CAN_PHY_TX_POS_FLOP_X2135_out__0,
    \ic_reg_n_brpr_cdc_tig_reg[7] ,
    \ic_reg_f_brpr_cdc_tig_reg[7] ,
    FBR_ERR_1TQ_reg_0,
    RSYNC_OCCR_I,
    HSYNC_FLG_I_reg_1,
    BTL_SAMP_EN_D1_reg_0,
    BTL_SAMP_EN_D1_reg_1,
    p_192_in,
    RSYNC_FLG_I_reg_0,
    TXE_TXING_reg,
    \TDC_COUNTER_reg[6] ,
    \PIPELINED_BITS_reg[0] ,
    \PIPELINED_BITS_reg[1] ,
    IC_REG_IFF5_EN_FS2_reg,
    \arststages_ff_reg[1] ,
    BTL_COUNTER_I1__0,
    \BTL_COUNTER_I_REG_reg[6]_0 ,
    BTL_RXBIT_I_reg_1,
    ERR_TXBERR_I_FD_SSP_EN_1_reg,
    SYNC_RST_TL,
    TXING_BRS_EN_BTR_D1_reg,
    can_clk,
    FAST_TRANSMT_PT,
    BTL_TRNSMT_EN_FD1_reg_1,
    D,
    RXE_BTL_HSYNC_EN,
    BRS_EN_BTR,
    BRSD_P_ERR_1TQ,
    SSP_EN,
    can_clk_x2,
    BTL_TRNSMT_EN_I1,
    TDC_TRIG_COND,
    DI,
    BTL_COUNTER_I17_carry_i_19,
    BTL_COUNTER_I17_carry_i_14,
    BTL_COUNTER_I17_carry_i_14_0,
    BTL_SAMP_EN_D1_reg_2,
    CAN_PHY_TX_POS_FLOP_X26_carry__0_0,
    CAN_PHY_TX_POS_FLOP_X26_carry__0_1,
    CAN_PHY_TX_LP_i_7_0,
    CAN_PHY_TX_LP_i_7_1,
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0 ,
    FAST_TRANSMT_PT_D1_i_3,
    BTL_TRNSMT_EN_FD1_i_2,
    BTL_TRNSMT_EN_FD1_i_2_0,
    BTL_TRNSMT_EN_FD1_reg_2,
    BTL_COUNTER_I16_carry__0_0,
    BTL_COUNTER_I16_carry__0_1,
    \BTL_COUNTER_I_REG[0]_i_2_0 ,
    BTL_COUNTER_I15_carry__0_0,
    BTL_COUNTER_I15_carry__0_1,
    CAN_PHY_TX_LP_reg_1,
    SSP_RCVD_RXBIT_reg,
    SSP_BTL_TXBIT_I_reg,
    BIS_HSYNC_FLG_I_reg_1,
    BTL_RXBIT_I_reg_2,
    HSYNC_FLG_I_reg_2,
    BSP_TXBIT_FD_reg_2,
    CAN_PHY_TX_POS_FLOP_X2_reg_1,
    CAN_PHY_TX_POS_FLOP_reg_1,
    \EMU_TEC_I_reg[7] ,
    dest_arst,
    Q,
    BTL_COUNTER_I15_carry_0,
    \BTL_COUNTER_I_REG_reg[0]_0 ,
    BTL_COUNTER_I16_carry_0,
    CAN_PHY_TX_INT_reg_0,
    RSYNC_FLG_I_reg_1,
    RSYNC_FLG_I_reg_2,
    IC_REG_BRPR_EQ__6,
    CAN_PHY_TX_INT_reg_1,
    CAN_PHY_TX_LP_i_10_0,
    CAN_PHY_TX_LP_i_11_0,
    BRS_EN_I,
    BSP_ERROR_I__9,
    \BTL_COUNTER_I_REG_reg[3]_0 ,
    \BTL_COUNTER_I_REG[8]_i_3_0 ,
    \BIS_COUNTER_I_reg[3] ,
    BIS_COUNTER_I3__0,
    BIS_HSYNC_FLG_I_D1,
    BIS_D1,
    MATCH_RESULT_TO_BSP,
    RXE_MSGVAL_D1_I_reg,
    FAST_TRANSMT_PT_D1_reg,
    FIRST_FAST_TRANSMT_PT_FLG_reg,
    MSR_LBACK_FS2,
    CAN_PHY_RX_I,
    \TDC_COUNTER_reg[6]_0 ,
    \TDC_COUNTER_reg[0] ,
    \TDC_COUNTER_reg[0]_0 ,
    CAN_PHY_RX_I_NEG_FLOP,
    BTL_COUNTER_I15_carry_1,
    BTL_COUNTER_I15_carry_2,
    IFF5_EN_FS2,
    \BTL_COUNTER_I_REG_reg[8]_0 ,
    BTL_SAMP_I__0,
    BTL_COUNTER_I0,
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ,
    \BTL_COUNTER_I_REG_reg[7]_0 ,
    \BTL_COUNTER_I_REG_reg[7]_1 ,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0] ,
    BTL_NTQ_I,
    BTL_COUNTER_I17_carry_i_3_0,
    S,
    BTL_COUNTER_I17_carry_i_1_0,
    \TDC_COUNTER_reg[6]_1 ,
    \PIPELINED_BITS_reg[0]_0 ,
    \RD_PTR_reg[1] ,
    ERR_TXBERR_I_FD_SSP_EN_1_reg_0,
    \BTL_COUNTER_I_REG_reg[3]_i_2_0 ,
    \BTL_COUNTER_I_REG_reg[3]_i_2_1 ,
    \BTL_COUNTER_I_REG_reg[3]_i_2_2 ,
    \BTL_COUNTER_I_REG_reg[7]_i_3_0 ,
    \BTL_COUNTER_I_REG_reg[7]_i_3_1 ,
    \BTL_COUNTER_I_REG_reg[7]_i_3_2 ,
    \BTL_COUNTER_I_REG_reg[7]_i_3_3 );
  output TXING_BRS_EN_BTR_D1;
  output TDC_SSP_SAMP_PT_reg;
  output TDC_SSP_SAMP_PT_D1;
  output CAN_PHY_RX_D;
  output RXE_BTL_HSYNC_FD1;
  output BRS_EN_BTR_D1;
  output BRSD_P_ERR_1TQ_FD;
  output BTL_SAMP_EN_FD2;
  output [0:0]E;
  output [3:0]O;
  output [0:0]BRS_L_SP_FE_reg;
  output [3:0]BRS_L_SP_FE_reg_0;
  output [0:0]i__carry_i_3__2;
  output [0:0]i__carry_i_3__1;
  output [0:0]BTL_TRNSMT_EN_FD13_carry_i_3_0;
  output [0:0]CO;
  output [0:0]RSYNC_OCCR_D_reg_0;
  output CAN_PHY_TX_LP_reg_0;
  output SSP_RCVD_RXBIT;
  output SSP_BTL_TXBIT_I;
  output FBR_ERR_1TQ;
  output BIS_HSYNC_FLG_I_reg_0;
  output BTL_RXBIT_I_reg_0;
  output HSYNC_FLG_I_reg_0;
  output BSP_TXBIT_FD_reg_0;
  output CAN_PHY_TX_POS_FLOP_X2_reg_0;
  output CAN_PHY_TX_POS_FLOP_reg_0;
  output \MEM_reg[3] ;
  output [0:0]SR;
  output [7:0]BTL_COUNTER_I;
  output BSP_TXBIT_FD_reg_1;
  output CAN_PHY_TX_POS_FLOP_X2;
  output BTL_TRNSMT_EN_FD1_reg_0;
  output CAN_PHY_TX_POS_FLOP_X2135_out__0;
  output \ic_reg_n_brpr_cdc_tig_reg[7] ;
  output \ic_reg_f_brpr_cdc_tig_reg[7] ;
  output FBR_ERR_1TQ_reg_0;
  output RSYNC_OCCR_I;
  output HSYNC_FLG_I_reg_1;
  output [0:0]BTL_SAMP_EN_D1_reg_0;
  output [0:0]BTL_SAMP_EN_D1_reg_1;
  output p_192_in;
  output RSYNC_FLG_I_reg_0;
  output TXE_TXING_reg;
  output [6:0]\TDC_COUNTER_reg[6] ;
  output \PIPELINED_BITS_reg[0] ;
  output \PIPELINED_BITS_reg[1] ;
  output IC_REG_IFF5_EN_FS2_reg;
  output [1:0]\arststages_ff_reg[1] ;
  output BTL_COUNTER_I1__0;
  output [1:0]\BTL_COUNTER_I_REG_reg[6]_0 ;
  output [0:0]BTL_RXBIT_I_reg_1;
  output ERR_TXBERR_I_FD_SSP_EN_1_reg;
  input SYNC_RST_TL;
  input TXING_BRS_EN_BTR_D1_reg;
  input can_clk;
  input FAST_TRANSMT_PT;
  input BTL_TRNSMT_EN_FD1_reg_1;
  input [0:0]D;
  input RXE_BTL_HSYNC_EN;
  input BRS_EN_BTR;
  input BRSD_P_ERR_1TQ;
  input SSP_EN;
  input can_clk_x2;
  input BTL_TRNSMT_EN_I1;
  input TDC_TRIG_COND;
  input [3:0]DI;
  input [3:0]BTL_COUNTER_I17_carry_i_19;
  input [3:0]BTL_COUNTER_I17_carry_i_14;
  input [3:0]BTL_COUNTER_I17_carry_i_14_0;
  input [0:0]BTL_SAMP_EN_D1_reg_2;
  input [3:0]CAN_PHY_TX_POS_FLOP_X26_carry__0_0;
  input [3:0]CAN_PHY_TX_POS_FLOP_X26_carry__0_1;
  input [0:0]CAN_PHY_TX_LP_i_7_0;
  input [0:0]CAN_PHY_TX_LP_i_7_1;
  input [0:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0 ;
  input [1:0]FAST_TRANSMT_PT_D1_i_3;
  input [2:0]BTL_TRNSMT_EN_FD1_i_2;
  input [2:0]BTL_TRNSMT_EN_FD1_i_2_0;
  input [0:0]BTL_TRNSMT_EN_FD1_reg_2;
  input [1:0]BTL_COUNTER_I16_carry__0_0;
  input [2:0]BTL_COUNTER_I16_carry__0_1;
  input [0:0]\BTL_COUNTER_I_REG[0]_i_2_0 ;
  input [0:0]BTL_COUNTER_I15_carry__0_0;
  input [1:0]BTL_COUNTER_I15_carry__0_1;
  input CAN_PHY_TX_LP_reg_1;
  input SSP_RCVD_RXBIT_reg;
  input SSP_BTL_TXBIT_I_reg;
  input BIS_HSYNC_FLG_I_reg_1;
  input BTL_RXBIT_I_reg_2;
  input HSYNC_FLG_I_reg_2;
  input BSP_TXBIT_FD_reg_2;
  input CAN_PHY_TX_POS_FLOP_X2_reg_1;
  input CAN_PHY_TX_POS_FLOP_reg_1;
  input \EMU_TEC_I_reg[7] ;
  input dest_arst;
  input [3:0]Q;
  input [6:0]BTL_COUNTER_I15_carry_0;
  input \BTL_COUNTER_I_REG_reg[0]_0 ;
  input [5:0]BTL_COUNTER_I16_carry_0;
  input CAN_PHY_TX_INT_reg_0;
  input RSYNC_FLG_I_reg_1;
  input RSYNC_FLG_I_reg_2;
  input IC_REG_BRPR_EQ__6;
  input CAN_PHY_TX_INT_reg_1;
  input [7:0]CAN_PHY_TX_LP_i_10_0;
  input [7:0]CAN_PHY_TX_LP_i_11_0;
  input BRS_EN_I;
  input BSP_ERROR_I__9;
  input [0:0]\BTL_COUNTER_I_REG_reg[3]_0 ;
  input \BTL_COUNTER_I_REG[8]_i_3_0 ;
  input \BIS_COUNTER_I_reg[3] ;
  input BIS_COUNTER_I3__0;
  input BIS_HSYNC_FLG_I_D1;
  input BIS_D1;
  input MATCH_RESULT_TO_BSP;
  input RXE_MSGVAL_D1_I_reg;
  input FAST_TRANSMT_PT_D1_reg;
  input FIRST_FAST_TRANSMT_PT_FLG_reg;
  input MSR_LBACK_FS2;
  input CAN_PHY_RX_I;
  input [5:0]\TDC_COUNTER_reg[6]_0 ;
  input \TDC_COUNTER_reg[0] ;
  input \TDC_COUNTER_reg[0]_0 ;
  input CAN_PHY_RX_I_NEG_FLOP;
  input BTL_COUNTER_I15_carry_1;
  input BTL_COUNTER_I15_carry_2;
  input IFF5_EN_FS2;
  input [4:0]\BTL_COUNTER_I_REG_reg[8]_0 ;
  input [0:0]BTL_SAMP_I__0;
  input [4:0]BTL_COUNTER_I0;
  input [0:0]\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ;
  input \BTL_COUNTER_I_REG_reg[7]_0 ;
  input \BTL_COUNTER_I_REG_reg[7]_1 ;
  input [0:0]\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0] ;
  input [2:0]BTL_NTQ_I;
  input [2:0]BTL_COUNTER_I17_carry_i_3_0;
  input [3:0]S;
  input [0:0]BTL_COUNTER_I17_carry_i_1_0;
  input [0:0]\TDC_COUNTER_reg[6]_1 ;
  input \PIPELINED_BITS_reg[0]_0 ;
  input \RD_PTR_reg[1] ;
  input ERR_TXBERR_I_FD_SSP_EN_1_reg_0;
  input \BTL_COUNTER_I_REG_reg[3]_i_2_0 ;
  input \BTL_COUNTER_I_REG_reg[3]_i_2_1 ;
  input \BTL_COUNTER_I_REG_reg[3]_i_2_2 ;
  input \BTL_COUNTER_I_REG_reg[7]_i_3_0 ;
  input \BTL_COUNTER_I_REG_reg[7]_i_3_1 ;
  input \BTL_COUNTER_I_REG_reg[7]_i_3_2 ;
  input \BTL_COUNTER_I_REG_reg[7]_i_3_3 ;

  wire BIS_COUNTER_I3__0;
  wire \BIS_COUNTER_I[3]_i_4_n_0 ;
  wire \BIS_COUNTER_I_reg[3] ;
  wire BIS_D1;
  wire BIS_HSYNC_FLG_I_D1;
  wire BIS_HSYNC_FLG_I_reg_0;
  wire BIS_HSYNC_FLG_I_reg_1;
  wire BRSD_P_ERR_1TQ;
  wire BRSD_P_ERR_1TQ_FD;
  wire BRS_EN_BTR;
  wire BRS_EN_BTR_D1;
  wire BRS_EN_I;
  wire [0:0]BRS_L_SP_FE_reg;
  wire [3:0]BRS_L_SP_FE_reg_0;
  wire BSP_ERROR_I__9;
  wire BSP_TXBIT_FD_reg_0;
  wire BSP_TXBIT_FD_reg_1;
  wire BSP_TXBIT_FD_reg_2;
  wire [7:0]BTL_COUNTER_I;
  wire [4:0]BTL_COUNTER_I0;
  wire BTL_COUNTER_I1114_out;
  wire BTL_COUNTER_I11__1;
  wire [6:0]BTL_COUNTER_I15_carry_0;
  wire BTL_COUNTER_I15_carry_1;
  wire BTL_COUNTER_I15_carry_2;
  wire [0:0]BTL_COUNTER_I15_carry__0_0;
  wire [1:0]BTL_COUNTER_I15_carry__0_1;
  wire BTL_COUNTER_I15_carry__0_i_1_n_0;
  wire BTL_COUNTER_I15_carry_i_1_n_0;
  wire BTL_COUNTER_I15_carry_i_2_n_0;
  wire BTL_COUNTER_I15_carry_i_4_n_0;
  wire BTL_COUNTER_I15_carry_i_5_n_0;
  wire BTL_COUNTER_I15_carry_i_6_n_0;
  wire BTL_COUNTER_I15_carry_n_0;
  wire BTL_COUNTER_I15_carry_n_1;
  wire BTL_COUNTER_I15_carry_n_2;
  wire BTL_COUNTER_I15_carry_n_3;
  wire [5:0]BTL_COUNTER_I16_carry_0;
  wire [1:0]BTL_COUNTER_I16_carry__0_0;
  wire [2:0]BTL_COUNTER_I16_carry__0_1;
  wire BTL_COUNTER_I16_carry__0_i_1_n_0;
  wire BTL_COUNTER_I16_carry_i_1_n_0;
  wire BTL_COUNTER_I16_carry_i_2_n_0;
  wire BTL_COUNTER_I16_carry_i_8_n_0;
  wire BTL_COUNTER_I16_carry_n_0;
  wire BTL_COUNTER_I16_carry_n_1;
  wire BTL_COUNTER_I16_carry_n_2;
  wire BTL_COUNTER_I16_carry_n_3;
  wire BTL_COUNTER_I17_carry_i_10_n_0;
  wire [3:0]BTL_COUNTER_I17_carry_i_14;
  wire [3:0]BTL_COUNTER_I17_carry_i_14_0;
  wire BTL_COUNTER_I17_carry_i_17_n_0;
  wire BTL_COUNTER_I17_carry_i_18_n_0;
  wire [3:0]BTL_COUNTER_I17_carry_i_19;
  wire [0:0]BTL_COUNTER_I17_carry_i_1_0;
  wire BTL_COUNTER_I17_carry_i_1_n_0;
  wire BTL_COUNTER_I17_carry_i_23_n_0;
  wire BTL_COUNTER_I17_carry_i_2_n_0;
  wire [2:0]BTL_COUNTER_I17_carry_i_3_0;
  wire BTL_COUNTER_I17_carry_i_3_n_0;
  wire BTL_COUNTER_I17_carry_i_4_n_0;
  wire BTL_COUNTER_I17_carry_i_4_n_1;
  wire BTL_COUNTER_I17_carry_i_4_n_2;
  wire BTL_COUNTER_I17_carry_i_4_n_3;
  wire BTL_COUNTER_I17_carry_i_6_n_0;
  wire BTL_COUNTER_I17_carry_i_6_n_1;
  wire BTL_COUNTER_I17_carry_i_6_n_2;
  wire BTL_COUNTER_I17_carry_i_6_n_3;
  wire BTL_COUNTER_I17_carry_i_7_n_0;
  wire BTL_COUNTER_I17_carry_i_9_n_0;
  wire BTL_COUNTER_I17_carry_n_2;
  wire BTL_COUNTER_I17_carry_n_3;
  wire BTL_COUNTER_I1__0;
  wire [8:8]BTL_COUNTER_I_REG;
  wire \BTL_COUNTER_I_REG[0]_i_1_n_0 ;
  wire [0:0]\BTL_COUNTER_I_REG[0]_i_2_0 ;
  wire \BTL_COUNTER_I_REG[0]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[1]_i_1_n_0 ;
  wire \BTL_COUNTER_I_REG[1]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[2]_i_1_n_0 ;
  wire \BTL_COUNTER_I_REG[2]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[2]_i_3_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_12_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_13_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_14_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_15_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_1_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_3_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_4_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_6_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_7_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_8_n_0 ;
  wire \BTL_COUNTER_I_REG[3]_i_9_n_0 ;
  wire \BTL_COUNTER_I_REG[4]_i_1_n_0 ;
  wire \BTL_COUNTER_I_REG[4]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[4]_i_3_n_0 ;
  wire \BTL_COUNTER_I_REG[5]_i_1_n_0 ;
  wire \BTL_COUNTER_I_REG[5]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[5]_i_4_n_0 ;
  wire \BTL_COUNTER_I_REG[6]_i_1_n_0 ;
  wire \BTL_COUNTER_I_REG[6]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_11_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_14_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_15_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_16_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_17_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_1_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_4_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_5_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_6_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_7_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_8_n_0 ;
  wire \BTL_COUNTER_I_REG[7]_i_9_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_11_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_13_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_15_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_17_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_18_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_19_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_3_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_4_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_6_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_7_n_0 ;
  wire \BTL_COUNTER_I_REG[8]_i_9_n_0 ;
  wire \BTL_COUNTER_I_REG_reg[0]_0 ;
  wire [0:0]\BTL_COUNTER_I_REG_reg[3]_0 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_10_n_0 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_10_n_1 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_10_n_2 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_10_n_3 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_2_0 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_2_1 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_2_2 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_2_n_0 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_2_n_1 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_2_n_2 ;
  wire \BTL_COUNTER_I_REG_reg[3]_i_2_n_3 ;
  wire [1:0]\BTL_COUNTER_I_REG_reg[6]_0 ;
  wire \BTL_COUNTER_I_REG_reg[7]_0 ;
  wire \BTL_COUNTER_I_REG_reg[7]_1 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_10_n_0 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_10_n_1 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_10_n_2 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_10_n_3 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_0 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_1 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_2 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_3 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_n_0 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_n_1 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_n_2 ;
  wire \BTL_COUNTER_I_REG_reg[7]_i_3_n_3 ;
  wire [4:0]\BTL_COUNTER_I_REG_reg[8]_0 ;
  wire \BTL_COUNTER_I_REG_reg_n_0_[0] ;
  wire \BTL_COUNTER_I_REG_reg_n_0_[1] ;
  wire \BTL_COUNTER_I_REG_reg_n_0_[2] ;
  wire \BTL_COUNTER_I_REG_reg_n_0_[4] ;
  wire \BTL_COUNTER_I_REG_reg_n_0_[5] ;
  wire \BTL_COUNTER_I_REG_reg_n_0_[7] ;
  wire \BTL_COUNTER_I_REG_reg_n_0_[8] ;
  wire [2:0]BTL_NTQ_I;
  wire BTL_NTQ_I0_carry__0_n_1;
  wire BTL_NTQ_I0_carry__0_n_2;
  wire BTL_NTQ_I0_carry__0_n_3;
  wire BTL_NTQ_I0_carry_n_0;
  wire BTL_NTQ_I0_carry_n_1;
  wire BTL_NTQ_I0_carry_n_2;
  wire BTL_NTQ_I0_carry_n_3;
  wire BTL_RXBIT_I_reg_0;
  wire [0:0]BTL_RXBIT_I_reg_1;
  wire BTL_RXBIT_I_reg_2;
  wire BTL_SAMP_EN_D1_X2;
  wire \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_2 ;
  wire \BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_3 ;
  wire [0:0]BTL_SAMP_EN_D1_reg_0;
  wire [0:0]BTL_SAMP_EN_D1_reg_1;
  wire [0:0]BTL_SAMP_EN_D1_reg_2;
  wire BTL_SAMP_EN_D2_X2;
  wire BTL_SAMP_EN_FD2;
  wire [0:0]BTL_SAMP_I__0;
  wire BTL_TRNSMT_EN_FD1;
  wire BTL_TRNSMT_EN_FD13_carry_i_1_n_0;
  wire [0:0]BTL_TRNSMT_EN_FD13_carry_i_3_0;
  wire BTL_TRNSMT_EN_FD13_carry_i_3_n_0;
  wire BTL_TRNSMT_EN_FD13_carry_n_1;
  wire BTL_TRNSMT_EN_FD13_carry_n_2;
  wire BTL_TRNSMT_EN_FD13_carry_n_3;
  wire [2:0]BTL_TRNSMT_EN_FD1_i_2;
  wire [2:0]BTL_TRNSMT_EN_FD1_i_2_0;
  wire BTL_TRNSMT_EN_FD1_reg_0;
  wire BTL_TRNSMT_EN_FD1_reg_1;
  wire [0:0]BTL_TRNSMT_EN_FD1_reg_2;
  wire BTL_TRNSMT_EN_I1;
  wire CAN_PHY_RX_D;
  wire CAN_PHY_RX_I;
  wire CAN_PHY_RX_I_NEG_FLOP;
  wire CAN_PHY_TX_INT_i_1_n_0;
  wire CAN_PHY_TX_INT_i_3_n_0;
  wire CAN_PHY_TX_INT_reg_0;
  wire CAN_PHY_TX_INT_reg_1;
  wire CAN_PHY_TX_INT_reg_n_0;
  wire [7:0]CAN_PHY_TX_LP_i_10_0;
  wire [7:0]CAN_PHY_TX_LP_i_11_0;
  wire CAN_PHY_TX_LP_i_15_n_0;
  wire CAN_PHY_TX_LP_i_16_n_0;
  wire [0:0]CAN_PHY_TX_LP_i_7_0;
  wire [0:0]CAN_PHY_TX_LP_i_7_1;
  wire CAN_PHY_TX_LP_i_7_n_0;
  wire CAN_PHY_TX_LP_reg_0;
  wire CAN_PHY_TX_LP_reg_1;
  wire CAN_PHY_TX_POS_FLOP_X2;
  wire CAN_PHY_TX_POS_FLOP_X2135_out__0;
  wire [0:0]\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ;
  wire \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_2 ;
  wire \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_3 ;
  wire [3:0]CAN_PHY_TX_POS_FLOP_X26_carry__0_0;
  wire [3:0]CAN_PHY_TX_POS_FLOP_X26_carry__0_1;
  wire CAN_PHY_TX_POS_FLOP_X26_carry_n_0;
  wire CAN_PHY_TX_POS_FLOP_X26_carry_n_1;
  wire CAN_PHY_TX_POS_FLOP_X26_carry_n_2;
  wire CAN_PHY_TX_POS_FLOP_X26_carry_n_3;
  wire [0:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_1 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_2 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_3 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_1 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_2 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_3 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_2 ;
  wire \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_3 ;
  wire [8:0]CAN_PHY_TX_POS_FLOP_X27;
  wire \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_2 ;
  wire \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_3 ;
  wire CAN_PHY_TX_POS_FLOP_X2_reg_0;
  wire CAN_PHY_TX_POS_FLOP_X2_reg_1;
  wire CAN_PHY_TX_POS_FLOP_reg_0;
  wire CAN_PHY_TX_POS_FLOP_reg_1;
  wire CNTR_EQ_NTMSJW_I;
  wire CNTR_EQ_SAMP2;
  wire CNTR_EQ_SAMP_I;
  wire CNTR_GT_2PSAMP_I;
  wire CNTR_GT_SAMP_I;
  wire CNTR_LEQ_SJW_I1;
  wire CNTR_LT_NTMSJW_I;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \EMU_TEC_I_reg[7] ;
  wire ERR_TXBERR_I_FD_SSP_EN_1_reg;
  wire ERR_TXBERR_I_FD_SSP_EN_1_reg_0;
  wire FAST_TRANSMT_PT;
  wire [1:0]FAST_TRANSMT_PT_D1_i_3;
  wire FAST_TRANSMT_PT_D1_reg;
  wire FBR_ERR_1TQ;
  wire FBR_ERR_1TQ_i_1_n_0;
  wire FBR_ERR_1TQ_reg_0;
  wire FIRST_FAST_TRANSMT_PT_FLG_reg;
  wire HSYNC_FLG_I_reg_0;
  wire HSYNC_FLG_I_reg_1;
  wire HSYNC_FLG_I_reg_2;
  wire HSYNC_OCCR;
  wire HSYNC_OCCR_D;
  wire HSYNC_OCCR_D_reg_n_0;
  wire IC_REG_BRPR_EQ__6;
  wire IC_REG_IFF5_EN_FS2_reg;
  wire IFF5_EN_FS2;
  wire [0:0]\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0] ;
  wire MATCH_RESULT_TO_BSP;
  wire \MEM_reg[3] ;
  wire MSR_LBACK_FS2;
  wire [3:0]O;
  wire \PIPELINED_BITS_reg[0] ;
  wire \PIPELINED_BITS_reg[0]_0 ;
  wire \PIPELINED_BITS_reg[1] ;
  wire [3:0]Q;
  wire \RD_PTR_reg[1] ;
  wire RSYNC_FLG_I;
  wire RSYNC_FLG_I_i_3_n_0;
  wire RSYNC_FLG_I_i_6_n_0;
  wire RSYNC_FLG_I_i_7_n_0;
  wire RSYNC_FLG_I_reg_0;
  wire RSYNC_FLG_I_reg_1;
  wire RSYNC_FLG_I_reg_2;
  wire RSYNC_OCCR_D;
  wire [0:0]RSYNC_OCCR_D_reg_0;
  wire RSYNC_OCCR_D_reg_n_0;
  wire RSYNC_OCCR_I;
  wire RXE_BTL_HSYNC_EN;
  wire RXE_BTL_HSYNC_FD1;
  wire RXE_MSGVAL_D1_I_reg;
  wire [3:0]S;
  wire \SM_REG_I[5]_i_2_n_0 ;
  wire \SM_REG_I[5]_i_5_n_0 ;
  wire [0:0]SR;
  wire SSP_BTL_TXBIT_I;
  wire SSP_BTL_TXBIT_I_reg;
  wire SSP_EN;
  wire SSP_EN_D1;
  wire SSP_RCVD_RXBIT;
  wire SSP_RCVD_RXBIT_reg;
  wire SYNC_RST_TL;
  wire \TDC_COUNTER_reg[0] ;
  wire \TDC_COUNTER_reg[0]_0 ;
  wire [6:0]\TDC_COUNTER_reg[6] ;
  wire [5:0]\TDC_COUNTER_reg[6]_0 ;
  wire [0:0]\TDC_COUNTER_reg[6]_1 ;
  wire TDC_SSP_SAMP_PT_D1;
  wire TDC_SSP_SAMP_PT_reg;
  wire TDC_TRIG_COND;
  wire TDC_TRIG_COND_D1;
  wire TXE_TXING_reg;
  wire TXING_BRS_EN_BTR_D1;
  wire TXING_BRS_EN_BTR_D1_reg;
  wire [1:0]\arststages_ff_reg[1] ;
  wire can_clk;
  wire can_clk_x2;
  wire [8:0]data0;
  wire [8:0]data1;
  wire dest_arst;
  wire hsyn_occured_new_flag;
  wire hsyn_occured_new_flag_i_1_n_0;
  wire hsyn_occured_new_flag_i_2_n_0;
  wire i__carry_i_1__4_n_0;
  wire [0:0]i__carry_i_3__1;
  wire [0:0]i__carry_i_3__2;
  wire i__carry_i_3__4_n_0;
  wire \ic_reg_f_brpr_cdc_tig_reg[7] ;
  wire \ic_reg_n_brpr_cdc_tig_reg[7] ;
  wire p_192_in;
  wire tdc_n_20;
  wire tdc_n_26;
  wire tdc_n_27;
  wire tdc_n_28;
  wire tdc_n_29;
  wire tdc_n_30;
  wire tdc_n_31;
  wire tdc_n_32;
  wire tdc_n_33;
  wire tdc_n_34;
  wire tdc_n_35;
  wire tdc_n_36;
  wire tdc_n_41;
  wire tdc_n_6;
  wire [3:0]NLW_BTL_COUNTER_I15_carry_O_UNCONNECTED;
  wire [3:1]NLW_BTL_COUNTER_I15_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_BTL_COUNTER_I15_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_BTL_COUNTER_I16_carry_O_UNCONNECTED;
  wire [3:1]NLW_BTL_COUNTER_I16_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_BTL_COUNTER_I16_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_BTL_COUNTER_I17_carry_CO_UNCONNECTED;
  wire [3:0]NLW_BTL_COUNTER_I17_carry_O_UNCONNECTED;
  wire [3:0]NLW_BTL_COUNTER_I17_carry_i_5_CO_UNCONNECTED;
  wire [3:1]NLW_BTL_COUNTER_I17_carry_i_5_O_UNCONNECTED;
  wire [3:0]\NLW_BTL_COUNTER_I_REG_reg[8]_i_14_CO_UNCONNECTED ;
  wire [3:1]\NLW_BTL_COUNTER_I_REG_reg[8]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_BTL_COUNTER_I_REG_reg[8]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_BTL_COUNTER_I_REG_reg[8]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_BTL_TRNSMT_EN_FD13_carry_O_UNCONNECTED;
  wire [3:3]\NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_CAN_PHY_TX_POS_FLOP_X26_carry_O_UNCONNECTED;
  wire [3:1]NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \BIS_COUNTER_I[3]_i_1 
       (.I0(\BIS_COUNTER_I[3]_i_4_n_0 ),
        .I1(BIS_COUNTER_I3__0),
        .I2(E),
        .I3(BIS_HSYNC_FLG_I_D1),
        .I4(BIS_HSYNC_FLG_I_reg_0),
        .O(BTL_SAMP_EN_D1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \BIS_COUNTER_I[3]_i_2 
       (.I0(E),
        .I1(BTL_RXBIT_I_reg_0),
        .I2(\BIS_COUNTER_I_reg[3] ),
        .O(BTL_SAMP_EN_D1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    \BIS_COUNTER_I[3]_i_4 
       (.I0(dest_arst),
        .I1(E),
        .I2(BTL_RXBIT_I_reg_0),
        .I3(BIS_D1),
        .I4(\BIS_COUNTER_I_reg[3] ),
        .O(\BIS_COUNTER_I[3]_i_4_n_0 ));
  FDSE BIS_HSYNC_FLG_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BIS_HSYNC_FLG_I_reg_1),
        .Q(BIS_HSYNC_FLG_I_reg_0),
        .S(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    BRSD_P_ERR_1TQ_FD_i_6
       (.I0(FBR_ERR_1TQ),
        .I1(BTL_TRNSMT_EN_FD1_reg_1),
        .O(FBR_ERR_1TQ_reg_0));
  FDRE BRSD_P_ERR_1TQ_FD_reg
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(BRSD_P_ERR_1TQ),
        .Q(BRSD_P_ERR_1TQ_FD),
        .R(SYNC_RST_TL));
  FDRE BRS_EN_BTR_D1_reg
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(BRS_EN_BTR),
        .Q(BRS_EN_BTR_D1),
        .R(SYNC_RST_TL));
  FDSE BSP_TXBIT_FD_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BSP_TXBIT_FD_reg_2),
        .Q(BSP_TXBIT_FD_reg_0),
        .S(SYNC_RST_TL));
  CARRY4 BTL_COUNTER_I15_carry
       (.CI(1'b0),
        .CO({BTL_COUNTER_I15_carry_n_0,BTL_COUNTER_I15_carry_n_1,BTL_COUNTER_I15_carry_n_2,BTL_COUNTER_I15_carry_n_3}),
        .CYINIT(1'b1),
        .DI({BTL_COUNTER_I15_carry_i_1_n_0,BTL_COUNTER_I15_carry_i_2_n_0,BTL_COUNTER_I15_carry__0_0,BTL_COUNTER_I15_carry_i_4_n_0}),
        .O(NLW_BTL_COUNTER_I15_carry_O_UNCONNECTED[3:0]),
        .S({BTL_COUNTER_I15_carry_i_5_n_0,BTL_COUNTER_I15_carry_i_6_n_0,BTL_COUNTER_I15_carry__0_1}));
  CARRY4 BTL_COUNTER_I15_carry__0
       (.CI(BTL_COUNTER_I15_carry_n_0),
        .CO({NLW_BTL_COUNTER_I15_carry__0_CO_UNCONNECTED[3:1],CNTR_LEQ_SJW_I1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BTL_COUNTER_I15_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,BTL_COUNTER_I15_carry__0_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    BTL_COUNTER_I15_carry__0_i_1
       (.I0(BTL_COUNTER_I[7]),
        .O(BTL_COUNTER_I15_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    BTL_COUNTER_I15_carry_i_1
       (.I0(dest_arst),
        .I1(BRS_EN_BTR),
        .I2(BTL_COUNTER_I15_carry_0[6]),
        .I3(BTL_COUNTER_I[5]),
        .I4(BTL_COUNTER_I[6]),
        .O(BTL_COUNTER_I15_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00004F0000000400)) 
    BTL_COUNTER_I15_carry_i_2
       (.I0(BTL_COUNTER_I[3]),
        .I1(BTL_COUNTER_I15_carry_0[4]),
        .I2(BTL_COUNTER_I[4]),
        .I3(dest_arst),
        .I4(BRS_EN_BTR),
        .I5(BTL_COUNTER_I15_carry_0[5]),
        .O(BTL_COUNTER_I15_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    BTL_COUNTER_I15_carry_i_4
       (.I0(BTL_COUNTER_I[0]),
        .I1(BTL_COUNTER_I15_carry_1),
        .I2(BTL_COUNTER_I[1]),
        .I3(BTL_COUNTER_I15_carry_2),
        .O(BTL_COUNTER_I15_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h04005155)) 
    BTL_COUNTER_I15_carry_i_5
       (.I0(BTL_COUNTER_I[6]),
        .I1(BTL_COUNTER_I15_carry_0[6]),
        .I2(BRS_EN_BTR),
        .I3(dest_arst),
        .I4(BTL_COUNTER_I[5]),
        .O(BTL_COUNTER_I15_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h2010000000CF20DF)) 
    BTL_COUNTER_I15_carry_i_6
       (.I0(BTL_COUNTER_I15_carry_0[5]),
        .I1(BRS_EN_BTR),
        .I2(dest_arst),
        .I3(BTL_COUNTER_I[4]),
        .I4(BTL_COUNTER_I15_carry_0[4]),
        .I5(BTL_COUNTER_I[3]),
        .O(BTL_COUNTER_I15_carry_i_6_n_0));
  CARRY4 BTL_COUNTER_I16_carry
       (.CI(1'b0),
        .CO({BTL_COUNTER_I16_carry_n_0,BTL_COUNTER_I16_carry_n_1,BTL_COUNTER_I16_carry_n_2,BTL_COUNTER_I16_carry_n_3}),
        .CYINIT(1'b0),
        .DI({BTL_COUNTER_I16_carry_i_1_n_0,BTL_COUNTER_I16_carry_i_2_n_0,BTL_COUNTER_I16_carry__0_0}),
        .O(NLW_BTL_COUNTER_I16_carry_O_UNCONNECTED[3:0]),
        .S({BTL_COUNTER_I16_carry__0_1,BTL_COUNTER_I16_carry_i_8_n_0}));
  CARRY4 BTL_COUNTER_I16_carry__0
       (.CI(BTL_COUNTER_I16_carry_n_0),
        .CO({NLW_BTL_COUNTER_I16_carry__0_CO_UNCONNECTED[3:1],CNTR_GT_SAMP_I}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,BTL_COUNTER_I16_carry__0_i_1_n_0}),
        .O(NLW_BTL_COUNTER_I16_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\BTL_COUNTER_I_REG[0]_i_2_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    BTL_COUNTER_I16_carry__0_i_1
       (.I0(BTL_COUNTER_I[7]),
        .I1(BTL_SAMP_I__0),
        .O(BTL_COUNTER_I16_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    BTL_COUNTER_I16_carry_i_1
       (.I0(BTL_COUNTER_I[6]),
        .I1(BTL_COUNTER_I16_carry_0[5]),
        .I2(BTL_COUNTER_I[5]),
        .I3(BTL_COUNTER_I16_carry_0[4]),
        .O(BTL_COUNTER_I16_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    BTL_COUNTER_I16_carry_i_2
       (.I0(BTL_COUNTER_I[4]),
        .I1(BTL_COUNTER_I16_carry_0[3]),
        .I2(BTL_COUNTER_I[3]),
        .I3(BTL_COUNTER_I16_carry_0[2]),
        .O(BTL_COUNTER_I16_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    BTL_COUNTER_I16_carry_i_8
       (.I0(BTL_COUNTER_I[0]),
        .I1(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .I2(BTL_COUNTER_I16_carry_0[0]),
        .I3(BTL_COUNTER_I[1]),
        .O(BTL_COUNTER_I16_carry_i_8_n_0));
  CARRY4 BTL_COUNTER_I17_carry
       (.CI(1'b0),
        .CO({NLW_BTL_COUNTER_I17_carry_CO_UNCONNECTED[3],CNTR_EQ_NTMSJW_I,BTL_COUNTER_I17_carry_n_2,BTL_COUNTER_I17_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BTL_COUNTER_I17_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,BTL_COUNTER_I17_carry_i_1_n_0,BTL_COUNTER_I17_carry_i_2_n_0,BTL_COUNTER_I17_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BTL_COUNTER_I17_carry_i_1
       (.I0(CAN_PHY_TX_POS_FLOP_X27[6]),
        .I1(BTL_COUNTER_I[5]),
        .I2(CAN_PHY_TX_POS_FLOP_X27[7]),
        .I3(BTL_COUNTER_I[6]),
        .I4(BTL_COUNTER_I[7]),
        .I5(CAN_PHY_TX_POS_FLOP_X27[8]),
        .O(BTL_COUNTER_I17_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_10
       (.I0(BRS_L_SP_FE_reg_0[0]),
        .I1(dest_arst),
        .O(BTL_COUNTER_I17_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_17
       (.I0(O[2]),
        .I1(dest_arst),
        .O(BTL_COUNTER_I17_carry_i_17_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_18
       (.I0(O[1]),
        .I1(dest_arst),
        .O(BTL_COUNTER_I17_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BTL_COUNTER_I17_carry_i_2
       (.I0(\arststages_ff_reg[1] [1]),
        .I1(\BTL_COUNTER_I_REG_reg[3]_0 ),
        .I2(CAN_PHY_TX_POS_FLOP_X27[4]),
        .I3(BTL_COUNTER_I[3]),
        .I4(BTL_COUNTER_I[4]),
        .I5(CAN_PHY_TX_POS_FLOP_X27[5]),
        .O(BTL_COUNTER_I17_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h656AFFFF)) 
    BTL_COUNTER_I17_carry_i_23
       (.I0(O[0]),
        .I1(Q[0]),
        .I2(BRS_EN_BTR),
        .I3(BTL_COUNTER_I15_carry_0[0]),
        .I4(dest_arst),
        .O(BTL_COUNTER_I17_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BTL_COUNTER_I17_carry_i_3
       (.I0(CAN_PHY_TX_POS_FLOP_X27[0]),
        .I1(BTL_COUNTER_I[0]),
        .I2(CAN_PHY_TX_POS_FLOP_X27[1]),
        .I3(BTL_COUNTER_I[1]),
        .I4(BTL_COUNTER_I[2]),
        .I5(\arststages_ff_reg[1] [0]),
        .O(BTL_COUNTER_I17_carry_i_3_n_0));
  CARRY4 BTL_COUNTER_I17_carry_i_4
       (.CI(BTL_COUNTER_I17_carry_i_6_n_0),
        .CO({BTL_COUNTER_I17_carry_i_4_n_0,BTL_COUNTER_I17_carry_i_4_n_1,BTL_COUNTER_I17_carry_i_4_n_2,BTL_COUNTER_I17_carry_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({BTL_COUNTER_I17_carry_i_7_n_0,BTL_NTQ_I[2],BTL_COUNTER_I17_carry_i_9_n_0,BTL_COUNTER_I17_carry_i_10_n_0}),
        .O(CAN_PHY_TX_POS_FLOP_X27[7:4]),
        .S(S));
  CARRY4 BTL_COUNTER_I17_carry_i_5
       (.CI(BTL_COUNTER_I17_carry_i_4_n_0),
        .CO(NLW_BTL_COUNTER_I17_carry_i_5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_BTL_COUNTER_I17_carry_i_5_O_UNCONNECTED[3:1],CAN_PHY_TX_POS_FLOP_X27[8]}),
        .S({1'b0,1'b0,1'b0,BTL_COUNTER_I17_carry_i_1_0}));
  CARRY4 BTL_COUNTER_I17_carry_i_6
       (.CI(1'b0),
        .CO({BTL_COUNTER_I17_carry_i_6_n_0,BTL_COUNTER_I17_carry_i_6_n_1,BTL_COUNTER_I17_carry_i_6_n_2,BTL_COUNTER_I17_carry_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({BTL_NTQ_I[1],BTL_COUNTER_I17_carry_i_17_n_0,BTL_COUNTER_I17_carry_i_18_n_0,BTL_NTQ_I[0]}),
        .O({\arststages_ff_reg[1] ,CAN_PHY_TX_POS_FLOP_X27[1:0]}),
        .S({BTL_COUNTER_I17_carry_i_3_0,BTL_COUNTER_I17_carry_i_23_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_7
       (.I0(BRS_L_SP_FE_reg_0[3]),
        .I1(dest_arst),
        .O(BTL_COUNTER_I17_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    BTL_COUNTER_I17_carry_i_9
       (.I0(BRS_L_SP_FE_reg_0[1]),
        .I1(dest_arst),
        .O(BTL_COUNTER_I17_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \BTL_COUNTER_I_REG[0]_i_1 
       (.I0(\BTL_COUNTER_I_REG[0]_i_2_n_0 ),
        .I1(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .I2(BTL_COUNTER_I[0]),
        .I3(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I4(data1[0]),
        .O(\BTL_COUNTER_I_REG[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hCCCECCCC)) 
    \BTL_COUNTER_I_REG[0]_i_2 
       (.I0(data0[0]),
        .I1(BTL_COUNTER_I1114_out),
        .I2(CNTR_LEQ_SJW_I1),
        .I3(CNTR_GT_SAMP_I),
        .I4(RSYNC_OCCR_I),
        .O(\BTL_COUNTER_I_REG[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \BTL_COUNTER_I_REG[1]_i_1 
       (.I0(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I1(data1[1]),
        .I2(\BTL_COUNTER_I_REG[1]_i_2_n_0 ),
        .I3(BTL_COUNTER_I[1]),
        .I4(BTL_COUNTER_I[0]),
        .I5(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .O(\BTL_COUNTER_I_REG[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BTL_COUNTER_I_REG[1]_i_2 
       (.I0(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I1(data0[1]),
        .O(\BTL_COUNTER_I_REG[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8FFF8F8F8F8)) 
    \BTL_COUNTER_I_REG[2]_i_1 
       (.I0(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I1(data1[2]),
        .I2(\BTL_COUNTER_I_REG[2]_i_2_n_0 ),
        .I3(\BTL_COUNTER_I_REG[2]_i_3_n_0 ),
        .I4(BTL_COUNTER_I[2]),
        .I5(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .O(\BTL_COUNTER_I_REG[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BTL_COUNTER_I_REG[2]_i_2 
       (.I0(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I1(data0[2]),
        .O(\BTL_COUNTER_I_REG[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BTL_COUNTER_I_REG[2]_i_3 
       (.I0(BTL_COUNTER_I[1]),
        .I1(BTL_COUNTER_I[0]),
        .O(\BTL_COUNTER_I_REG[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8FFF8F8F8F8)) 
    \BTL_COUNTER_I_REG[3]_i_1 
       (.I0(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I1(data1[3]),
        .I2(\BTL_COUNTER_I_REG[3]_i_3_n_0 ),
        .I3(\BTL_COUNTER_I_REG[3]_i_4_n_0 ),
        .I4(\BTL_COUNTER_I_REG_reg[3]_0 ),
        .I5(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .O(\BTL_COUNTER_I_REG[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h95999555)) 
    \BTL_COUNTER_I_REG[3]_i_12 
       (.I0(\BTL_COUNTER_I_REG_reg[3]_0 ),
        .I1(dest_arst),
        .I2(Q[3]),
        .I3(BRS_EN_BTR),
        .I4(BTL_COUNTER_I15_carry_0[3]),
        .O(\BTL_COUNTER_I_REG[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h95999555)) 
    \BTL_COUNTER_I_REG[3]_i_13 
       (.I0(BTL_COUNTER_I[2]),
        .I1(dest_arst),
        .I2(Q[2]),
        .I3(BRS_EN_BTR),
        .I4(BTL_COUNTER_I15_carry_0[2]),
        .O(\BTL_COUNTER_I_REG[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h95999555)) 
    \BTL_COUNTER_I_REG[3]_i_14 
       (.I0(BTL_COUNTER_I[1]),
        .I1(dest_arst),
        .I2(Q[1]),
        .I3(BRS_EN_BTR),
        .I4(BTL_COUNTER_I15_carry_0[1]),
        .O(\BTL_COUNTER_I_REG[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h95999555)) 
    \BTL_COUNTER_I_REG[3]_i_15 
       (.I0(BTL_COUNTER_I[0]),
        .I1(dest_arst),
        .I2(Q[0]),
        .I3(BRS_EN_BTR),
        .I4(BTL_COUNTER_I15_carry_0[0]),
        .O(\BTL_COUNTER_I_REG[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BTL_COUNTER_I_REG[3]_i_3 
       (.I0(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I1(data0[3]),
        .O(\BTL_COUNTER_I_REG[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \BTL_COUNTER_I_REG[3]_i_4 
       (.I0(BTL_COUNTER_I[0]),
        .I1(BTL_COUNTER_I[1]),
        .I2(BTL_COUNTER_I[2]),
        .O(\BTL_COUNTER_I_REG[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[3]_i_6 
       (.I0(\BTL_COUNTER_I_REG_reg[3]_0 ),
        .I1(\BTL_COUNTER_I_REG_reg[3]_i_2_2 ),
        .O(\BTL_COUNTER_I_REG[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[3]_i_7 
       (.I0(BTL_COUNTER_I[2]),
        .I1(\BTL_COUNTER_I_REG_reg[3]_i_2_1 ),
        .O(\BTL_COUNTER_I_REG[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[3]_i_8 
       (.I0(BTL_COUNTER_I[1]),
        .I1(\BTL_COUNTER_I_REG_reg[3]_i_2_0 ),
        .O(\BTL_COUNTER_I_REG[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \BTL_COUNTER_I_REG[3]_i_9 
       (.I0(BTL_COUNTER_I[0]),
        .I1(Q[0]),
        .I2(BRS_EN_BTR),
        .I3(BTL_COUNTER_I15_carry_0[0]),
        .I4(dest_arst),
        .O(\BTL_COUNTER_I_REG[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8FFF8F8F8F8)) 
    \BTL_COUNTER_I_REG[4]_i_1 
       (.I0(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I1(data1[4]),
        .I2(\BTL_COUNTER_I_REG[4]_i_2_n_0 ),
        .I3(\BTL_COUNTER_I_REG[4]_i_3_n_0 ),
        .I4(BTL_COUNTER_I[3]),
        .I5(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .O(\BTL_COUNTER_I_REG[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \BTL_COUNTER_I_REG[4]_i_2 
       (.I0(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I1(data0[4]),
        .O(\BTL_COUNTER_I_REG[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \BTL_COUNTER_I_REG[4]_i_3 
       (.I0(BTL_COUNTER_I[2]),
        .I1(BTL_COUNTER_I[1]),
        .I2(BTL_COUNTER_I[0]),
        .I3(\BTL_COUNTER_I_REG_reg[3]_0 ),
        .O(\BTL_COUNTER_I_REG[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \BTL_COUNTER_I_REG[5]_i_1 
       (.I0(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I1(data1[5]),
        .I2(\BTL_COUNTER_I_REG[5]_i_2_n_0 ),
        .I3(BTL_COUNTER_I[4]),
        .I4(\BTL_COUNTER_I_REG[5]_i_4_n_0 ),
        .I5(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .O(\BTL_COUNTER_I_REG[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BTL_COUNTER_I_REG[5]_i_2 
       (.I0(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I1(data0[5]),
        .O(\BTL_COUNTER_I_REG[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \BTL_COUNTER_I_REG[5]_i_4 
       (.I0(BTL_COUNTER_I[3]),
        .I1(\BTL_COUNTER_I_REG_reg[3]_0 ),
        .I2(BTL_COUNTER_I[0]),
        .I3(BTL_COUNTER_I[1]),
        .I4(BTL_COUNTER_I[2]),
        .O(\BTL_COUNTER_I_REG[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8FFF8F8F8F8)) 
    \BTL_COUNTER_I_REG[6]_i_1 
       (.I0(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I1(data1[6]),
        .I2(\BTL_COUNTER_I_REG[6]_i_2_n_0 ),
        .I3(\BTL_COUNTER_I_REG[8]_i_9_n_0 ),
        .I4(BTL_COUNTER_I[5]),
        .I5(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .O(\BTL_COUNTER_I_REG[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BTL_COUNTER_I_REG[6]_i_2 
       (.I0(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I1(data0[6]),
        .O(\BTL_COUNTER_I_REG[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8FFF8F8F8F8)) 
    \BTL_COUNTER_I_REG[7]_i_1 
       (.I0(\BTL_COUNTER_I_REG[7]_i_2_n_0 ),
        .I1(data1[7]),
        .I2(\BTL_COUNTER_I_REG[7]_i_4_n_0 ),
        .I3(\BTL_COUNTER_I_REG[7]_i_5_n_0 ),
        .I4(BTL_COUNTER_I[6]),
        .I5(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .O(\BTL_COUNTER_I_REG[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \BTL_COUNTER_I_REG[7]_i_11 
       (.I0(BRS_EN_BTR),
        .I1(BRS_EN_BTR_D1),
        .I2(BRSD_P_ERR_1TQ_FD),
        .O(\BTL_COUNTER_I_REG[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \BTL_COUNTER_I_REG[7]_i_14 
       (.I0(BTL_COUNTER_I[6]),
        .O(\BTL_COUNTER_I_REG[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h5955)) 
    \BTL_COUNTER_I_REG[7]_i_15 
       (.I0(BTL_COUNTER_I[5]),
        .I1(BTL_COUNTER_I15_carry_0[6]),
        .I2(BRS_EN_BTR),
        .I3(dest_arst),
        .O(\BTL_COUNTER_I_REG[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h5955)) 
    \BTL_COUNTER_I_REG[7]_i_16 
       (.I0(BTL_COUNTER_I[4]),
        .I1(BTL_COUNTER_I15_carry_0[5]),
        .I2(BRS_EN_BTR),
        .I3(dest_arst),
        .O(\BTL_COUNTER_I_REG[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h5955)) 
    \BTL_COUNTER_I_REG[7]_i_17 
       (.I0(BTL_COUNTER_I[3]),
        .I1(BTL_COUNTER_I15_carry_0[4]),
        .I2(BRS_EN_BTR),
        .I3(dest_arst),
        .O(\BTL_COUNTER_I_REG[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \BTL_COUNTER_I_REG[7]_i_2 
       (.I0(RSYNC_OCCR_I),
        .I1(CNTR_LT_NTMSJW_I),
        .I2(CNTR_GT_SAMP_I),
        .I3(\BTL_COUNTER_I_REG[8]_i_17_n_0 ),
        .O(\BTL_COUNTER_I_REG[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BTL_COUNTER_I_REG[7]_i_4 
       (.I0(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I1(data0[7]),
        .O(\BTL_COUNTER_I_REG[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h777777777FFFFF7F)) 
    \BTL_COUNTER_I_REG[7]_i_5 
       (.I0(BTL_COUNTER_I[4]),
        .I1(\BTL_COUNTER_I_REG[5]_i_4_n_0 ),
        .I2(\BTL_COUNTER_I_REG[7]_i_11_n_0 ),
        .I3(BTL_COUNTER_I16_carry_0[4]),
        .I4(\BTL_COUNTER_I_REG_reg[7]_0 ),
        .I5(\BTL_COUNTER_I_REG_reg[7]_1 ),
        .O(\BTL_COUNTER_I_REG[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[7]_i_6 
       (.I0(BTL_COUNTER_I[6]),
        .I1(\BTL_COUNTER_I_REG_reg[7]_i_3_3 ),
        .O(\BTL_COUNTER_I_REG[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[7]_i_7 
       (.I0(BTL_COUNTER_I[5]),
        .I1(\BTL_COUNTER_I_REG_reg[7]_i_3_2 ),
        .O(\BTL_COUNTER_I_REG[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[7]_i_8 
       (.I0(BTL_COUNTER_I[4]),
        .I1(\BTL_COUNTER_I_REG_reg[7]_i_3_1 ),
        .O(\BTL_COUNTER_I_REG[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[7]_i_9 
       (.I0(BTL_COUNTER_I[3]),
        .I1(\BTL_COUNTER_I_REG_reg[7]_i_3_0 ),
        .O(\BTL_COUNTER_I_REG[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hDDFD5555DDDD5555)) 
    \BTL_COUNTER_I_REG[8]_i_1 
       (.I0(dest_arst),
        .I1(BTL_COUNTER_I1114_out),
        .I2(\BTL_COUNTER_I_REG[8]_i_4_n_0 ),
        .I3(BTL_COUNTER_I11__1),
        .I4(BTL_TRNSMT_EN_FD1_reg_1),
        .I5(\BTL_COUNTER_I_REG[8]_i_6_n_0 ),
        .O(BTL_COUNTER_I_REG));
  LUT6 #(
    .INIT(64'h0003010303030303)) 
    \BTL_COUNTER_I_REG[8]_i_11 
       (.I0(CNTR_EQ_NTMSJW_I),
        .I1(CO),
        .I2(\BTL_COUNTER_I_REG[8]_i_17_n_0 ),
        .I3(RSYNC_OCCR_I),
        .I4(CNTR_LT_NTMSJW_I),
        .I5(CNTR_GT_SAMP_I),
        .O(\BTL_COUNTER_I_REG[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \BTL_COUNTER_I_REG[8]_i_13 
       (.I0(BIS_HSYNC_FLG_I_reg_0),
        .I1(D),
        .I2(CAN_PHY_RX_D),
        .I3(\BTL_COUNTER_I_REG[8]_i_3_0 ),
        .I4(HSYNC_FLG_I_reg_1),
        .O(\BTL_COUNTER_I_REG[8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \BTL_COUNTER_I_REG[8]_i_15 
       (.I0(RSYNC_OCCR_I),
        .I1(CNTR_GT_SAMP_I),
        .I2(CNTR_LEQ_SJW_I1),
        .I3(BTL_COUNTER_I1114_out),
        .O(\BTL_COUNTER_I_REG[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \BTL_COUNTER_I_REG[8]_i_17 
       (.I0(BTL_COUNTER_I1114_out),
        .I1(CNTR_LEQ_SJW_I1),
        .I2(CNTR_GT_SAMP_I),
        .I3(RSYNC_OCCR_I),
        .O(\BTL_COUNTER_I_REG[8]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \BTL_COUNTER_I_REG[8]_i_18 
       (.I0(BTL_COUNTER_I[7]),
        .O(\BTL_COUNTER_I_REG[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF6900000F690)) 
    \BTL_COUNTER_I_REG[8]_i_19 
       (.I0(BRS_EN_BTR_D1),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG_reg_n_0_[8] ),
        .I3(BTL_COUNTER_I0[4]),
        .I4(BRSD_P_ERR_1TQ_FD),
        .I5(\BTL_COUNTER_I_REG_reg[8]_0 [4]),
        .O(\BTL_COUNTER_I_REG[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAAAAAEAAAAAA)) 
    \BTL_COUNTER_I_REG[8]_i_2 
       (.I0(\BTL_COUNTER_I_REG[8]_i_7_n_0 ),
        .I1(BTL_COUNTER_I[5]),
        .I2(\BTL_COUNTER_I_REG[8]_i_9_n_0 ),
        .I3(BTL_COUNTER_I[6]),
        .I4(\BTL_COUNTER_I_REG[8]_i_11_n_0 ),
        .I5(BTL_COUNTER_I[7]),
        .O(\BTL_COUNTER_I_REG[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080808C8)) 
    \BTL_COUNTER_I_REG[8]_i_3 
       (.I0(CNTR_LEQ_SJW_I1),
        .I1(RSYNC_OCCR_I),
        .I2(CNTR_GT_SAMP_I),
        .I3(CNTR_EQ_NTMSJW_I),
        .I4(CNTR_LT_NTMSJW_I),
        .I5(\BTL_COUNTER_I_REG[8]_i_13_n_0 ),
        .O(BTL_COUNTER_I1114_out));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \BTL_COUNTER_I_REG[8]_i_4 
       (.I0(RSYNC_OCCR_I),
        .I1(CNTR_EQ_NTMSJW_I),
        .I2(CNTR_GT_SAMP_I),
        .I3(CO),
        .O(\BTL_COUNTER_I_REG[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \BTL_COUNTER_I_REG[8]_i_5 
       (.I0(CNTR_GT_SAMP_I),
        .I1(CNTR_LT_NTMSJW_I),
        .I2(RSYNC_OCCR_I),
        .O(BTL_COUNTER_I11__1));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \BTL_COUNTER_I_REG[8]_i_6 
       (.I0(RSYNC_OCCR_I),
        .I1(CNTR_GT_SAMP_I),
        .I2(CNTR_LEQ_SJW_I1),
        .O(\BTL_COUNTER_I_REG[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \BTL_COUNTER_I_REG[8]_i_7 
       (.I0(data0[8]),
        .I1(\BTL_COUNTER_I_REG[8]_i_15_n_0 ),
        .I2(data1[8]),
        .I3(BTL_COUNTER_I11__1),
        .I4(\BTL_COUNTER_I_REG[8]_i_17_n_0 ),
        .O(\BTL_COUNTER_I_REG[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \BTL_COUNTER_I_REG[8]_i_9 
       (.I0(BTL_COUNTER_I[2]),
        .I1(BTL_COUNTER_I[1]),
        .I2(BTL_COUNTER_I[0]),
        .I3(\BTL_COUNTER_I_REG_reg[3]_0 ),
        .I4(BTL_COUNTER_I[3]),
        .I5(BTL_COUNTER_I[4]),
        .O(\BTL_COUNTER_I_REG[8]_i_9_n_0 ));
  FDRE \BTL_COUNTER_I_REG_reg[0] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[0]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg_n_0_[0] ),
        .R(SYNC_RST_TL));
  FDRE \BTL_COUNTER_I_REG_reg[1] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[1]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg_n_0_[1] ),
        .R(BTL_COUNTER_I_REG));
  FDRE \BTL_COUNTER_I_REG_reg[2] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[2]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg_n_0_[2] ),
        .R(BTL_COUNTER_I_REG));
  FDRE \BTL_COUNTER_I_REG_reg[3] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[3]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg[6]_0 [0]),
        .R(BTL_COUNTER_I_REG));
  CARRY4 \BTL_COUNTER_I_REG_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\BTL_COUNTER_I_REG_reg[3]_i_10_n_0 ,\BTL_COUNTER_I_REG_reg[3]_i_10_n_1 ,\BTL_COUNTER_I_REG_reg[3]_i_10_n_2 ,\BTL_COUNTER_I_REG_reg[3]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\BTL_COUNTER_I_REG_reg[3]_0 ,BTL_COUNTER_I[2:0]}),
        .O(data0[3:0]),
        .S({\BTL_COUNTER_I_REG[3]_i_12_n_0 ,\BTL_COUNTER_I_REG[3]_i_13_n_0 ,\BTL_COUNTER_I_REG[3]_i_14_n_0 ,\BTL_COUNTER_I_REG[3]_i_15_n_0 }));
  CARRY4 \BTL_COUNTER_I_REG_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\BTL_COUNTER_I_REG_reg[3]_i_2_n_0 ,\BTL_COUNTER_I_REG_reg[3]_i_2_n_1 ,\BTL_COUNTER_I_REG_reg[3]_i_2_n_2 ,\BTL_COUNTER_I_REG_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\BTL_COUNTER_I_REG_reg[3]_0 ,BTL_COUNTER_I[2:0]}),
        .O(data1[3:0]),
        .S({\BTL_COUNTER_I_REG[3]_i_6_n_0 ,\BTL_COUNTER_I_REG[3]_i_7_n_0 ,\BTL_COUNTER_I_REG[3]_i_8_n_0 ,\BTL_COUNTER_I_REG[3]_i_9_n_0 }));
  FDRE \BTL_COUNTER_I_REG_reg[4] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[4]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg_n_0_[4] ),
        .R(BTL_COUNTER_I_REG));
  FDRE \BTL_COUNTER_I_REG_reg[5] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[5]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg_n_0_[5] ),
        .R(BTL_COUNTER_I_REG));
  FDRE \BTL_COUNTER_I_REG_reg[6] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[6]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg[6]_0 [1]),
        .R(BTL_COUNTER_I_REG));
  FDRE \BTL_COUNTER_I_REG_reg[7] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[7]_i_1_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg_n_0_[7] ),
        .R(BTL_COUNTER_I_REG));
  CARRY4 \BTL_COUNTER_I_REG_reg[7]_i_10 
       (.CI(\BTL_COUNTER_I_REG_reg[3]_i_10_n_0 ),
        .CO({\BTL_COUNTER_I_REG_reg[7]_i_10_n_0 ,\BTL_COUNTER_I_REG_reg[7]_i_10_n_1 ,\BTL_COUNTER_I_REG_reg[7]_i_10_n_2 ,\BTL_COUNTER_I_REG_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(BTL_COUNTER_I[6:3]),
        .O(data0[7:4]),
        .S({\BTL_COUNTER_I_REG[7]_i_14_n_0 ,\BTL_COUNTER_I_REG[7]_i_15_n_0 ,\BTL_COUNTER_I_REG[7]_i_16_n_0 ,\BTL_COUNTER_I_REG[7]_i_17_n_0 }));
  CARRY4 \BTL_COUNTER_I_REG_reg[7]_i_3 
       (.CI(\BTL_COUNTER_I_REG_reg[3]_i_2_n_0 ),
        .CO({\BTL_COUNTER_I_REG_reg[7]_i_3_n_0 ,\BTL_COUNTER_I_REG_reg[7]_i_3_n_1 ,\BTL_COUNTER_I_REG_reg[7]_i_3_n_2 ,\BTL_COUNTER_I_REG_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(BTL_COUNTER_I[6:3]),
        .O(data1[7:4]),
        .S({\BTL_COUNTER_I_REG[7]_i_6_n_0 ,\BTL_COUNTER_I_REG[7]_i_7_n_0 ,\BTL_COUNTER_I_REG[7]_i_8_n_0 ,\BTL_COUNTER_I_REG[7]_i_9_n_0 }));
  FDRE \BTL_COUNTER_I_REG_reg[8] 
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(\BTL_COUNTER_I_REG[8]_i_2_n_0 ),
        .Q(\BTL_COUNTER_I_REG_reg_n_0_[8] ),
        .R(BTL_COUNTER_I_REG));
  CARRY4 \BTL_COUNTER_I_REG_reg[8]_i_14 
       (.CI(\BTL_COUNTER_I_REG_reg[7]_i_10_n_0 ),
        .CO(\NLW_BTL_COUNTER_I_REG_reg[8]_i_14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BTL_COUNTER_I_REG_reg[8]_i_14_O_UNCONNECTED [3:1],data0[8]}),
        .S({1'b0,1'b0,1'b0,\BTL_COUNTER_I_REG[8]_i_18_n_0 }));
  CARRY4 \BTL_COUNTER_I_REG_reg[8]_i_16 
       (.CI(\BTL_COUNTER_I_REG_reg[7]_i_3_n_0 ),
        .CO(\NLW_BTL_COUNTER_I_REG_reg[8]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BTL_COUNTER_I_REG_reg[8]_i_16_O_UNCONNECTED [3:1],data1[8]}),
        .S({1'b0,1'b0,1'b0,\BTL_COUNTER_I_REG[8]_i_19_n_0 }));
  CARRY4 BTL_NTQ_I0_carry
       (.CI(1'b0),
        .CO({BTL_NTQ_I0_carry_n_0,BTL_NTQ_I0_carry_n_1,BTL_NTQ_I0_carry_n_2,BTL_NTQ_I0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(O),
        .S(BTL_COUNTER_I17_carry_i_19));
  CARRY4 BTL_NTQ_I0_carry__0
       (.CI(BTL_NTQ_I0_carry_n_0),
        .CO({BRS_L_SP_FE_reg,BTL_NTQ_I0_carry__0_n_1,BTL_NTQ_I0_carry__0_n_2,BTL_NTQ_I0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(BTL_COUNTER_I17_carry_i_14),
        .O(BRS_L_SP_FE_reg_0),
        .S(BTL_COUNTER_I17_carry_i_14_0));
  FDSE BTL_RXBIT_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(BTL_RXBIT_I_reg_2),
        .Q(BTL_RXBIT_I_reg_0),
        .S(SYNC_RST_TL));
  CARRY4 \BTL_SAMP_EN_D1_X22_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_CO_UNCONNECTED [3],CNTR_EQ_SAMP_I,\BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_2 ,\BTL_SAMP_EN_D1_X22_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_BTL_SAMP_EN_D1_X22_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry_i_1__4_n_0,BTL_SAMP_EN_D1_reg_2,i__carry_i_3__4_n_0}));
  FDRE BTL_SAMP_EN_D1_X2_reg
       (.C(can_clk_x2),
        .CE(1'b1),
        .D(RSYNC_OCCR_D_reg_0),
        .Q(BTL_SAMP_EN_D1_X2),
        .R(SYNC_RST_TL));
  FDRE BTL_SAMP_EN_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RSYNC_OCCR_D_reg_0),
        .Q(E),
        .R(SYNC_RST_TL));
  FDRE BTL_SAMP_EN_D2_X2_reg
       (.C(can_clk_x2),
        .CE(1'b1),
        .D(BTL_SAMP_EN_D1_X2),
        .Q(BTL_SAMP_EN_D2_X2),
        .R(SYNC_RST_TL));
  FDRE BTL_SAMP_EN_D2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(E),
        .Q(BTL_SAMP_EN_FD2),
        .R(SYNC_RST_TL));
  CARRY4 BTL_TRNSMT_EN_FD13_carry
       (.CI(1'b0),
        .CO({BTL_TRNSMT_EN_FD13_carry_i_3_0,BTL_TRNSMT_EN_FD13_carry_n_1,BTL_TRNSMT_EN_FD13_carry_n_2,BTL_TRNSMT_EN_FD13_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BTL_TRNSMT_EN_FD13_carry_O_UNCONNECTED[3:0]),
        .S({1'b1,BTL_TRNSMT_EN_FD13_carry_i_1_n_0,BTL_TRNSMT_EN_FD1_reg_2,BTL_TRNSMT_EN_FD13_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BTL_TRNSMT_EN_FD13_carry_i_1
       (.I0(BTL_COUNTER_I[5]),
        .I1(BTL_COUNTER_I0[2]),
        .I2(BTL_COUNTER_I[6]),
        .I3(BTL_COUNTER_I0[3]),
        .I4(BTL_COUNTER_I0[4]),
        .I5(BTL_COUNTER_I[7]),
        .O(BTL_TRNSMT_EN_FD13_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h8204001000108204)) 
    BTL_TRNSMT_EN_FD13_carry_i_3
       (.I0(BTL_COUNTER_I[0]),
        .I1(BTL_COUNTER_I[1]),
        .I2(BTL_COUNTER_I16_carry_0[0]),
        .I3(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .I4(BTL_COUNTER_I16_carry_0[1]),
        .I5(BTL_COUNTER_I[2]),
        .O(BTL_TRNSMT_EN_FD13_carry_i_3_n_0));
  FDRE BTL_TRNSMT_EN_FD1_reg
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(BTL_TRNSMT_EN_I1),
        .Q(BTL_TRNSMT_EN_FD1),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h01)) 
    CANCEL_CONFIRMED_TL2OL_I_i_2
       (.I0(FIRST_FAST_TRANSMT_PT_FLG_reg),
        .I1(E),
        .I2(RSYNC_OCCR_D_reg_0),
        .O(TXE_TXING_reg));
  FDSE CAN_PHY_RX_D_reg
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(D),
        .Q(CAN_PHY_RX_D),
        .S(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFD55)) 
    CAN_PHY_TX_INT_i_1
       (.I0(dest_arst),
        .I1(BSP_TXBIT_FD_reg_1),
        .I2(CAN_PHY_TX_INT_reg_0),
        .I3(CAN_PHY_TX_POS_FLOP_X2),
        .I4(CAN_PHY_TX_INT_reg_n_0),
        .I5(CAN_PHY_TX_INT_i_3_n_0),
        .O(CAN_PHY_TX_INT_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h08)) 
    CAN_PHY_TX_INT_i_3
       (.I0(BTL_TRNSMT_EN_FD1_reg_1),
        .I1(BTL_SAMP_EN_D1_X2),
        .I2(BTL_SAMP_EN_D2_X2),
        .O(CAN_PHY_TX_INT_i_3_n_0));
  FDRE CAN_PHY_TX_INT_reg
       (.C(can_clk_x2),
        .CE(1'b1),
        .D(CAN_PHY_TX_INT_i_1_n_0),
        .Q(CAN_PHY_TX_INT_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    CAN_PHY_TX_LP_i_10
       (.I0(CAN_PHY_TX_LP_i_15_n_0),
        .I1(CAN_PHY_TX_LP_i_10_0[0]),
        .I2(CAN_PHY_TX_LP_i_10_0[1]),
        .I3(CAN_PHY_TX_LP_i_10_0[2]),
        .O(\ic_reg_f_brpr_cdc_tig_reg[7] ));
  LUT4 #(
    .INIT(16'h0002)) 
    CAN_PHY_TX_LP_i_11
       (.I0(CAN_PHY_TX_LP_i_16_n_0),
        .I1(CAN_PHY_TX_LP_i_11_0[0]),
        .I2(CAN_PHY_TX_LP_i_11_0[1]),
        .I3(CAN_PHY_TX_LP_i_11_0[2]),
        .O(\ic_reg_n_brpr_cdc_tig_reg[7] ));
  LUT4 #(
    .INIT(16'h0001)) 
    CAN_PHY_TX_LP_i_15
       (.I0(CAN_PHY_TX_LP_i_10_0[7]),
        .I1(CAN_PHY_TX_LP_i_10_0[6]),
        .I2(CAN_PHY_TX_LP_i_10_0[4]),
        .I3(CAN_PHY_TX_LP_i_10_0[3]),
        .O(CAN_PHY_TX_LP_i_15_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    CAN_PHY_TX_LP_i_16
       (.I0(CAN_PHY_TX_LP_i_11_0[7]),
        .I1(CAN_PHY_TX_LP_i_11_0[6]),
        .I2(CAN_PHY_TX_LP_i_11_0[4]),
        .I3(CAN_PHY_TX_LP_i_11_0[3]),
        .O(CAN_PHY_TX_LP_i_16_n_0));
  LUT5 #(
    .INIT(32'h3300BF00)) 
    CAN_PHY_TX_LP_i_2
       (.I0(CAN_PHY_TX_LP_i_7_n_0),
        .I1(IC_REG_BRPR_EQ__6),
        .I2(CAN_PHY_TX_INT_reg_1),
        .I3(BSP_TXBIT_FD_reg_0),
        .I4(BTL_TRNSMT_EN_FD1_reg_0),
        .O(BSP_TXBIT_FD_reg_1));
  LUT6 #(
    .INIT(64'h22220A0000000A00)) 
    CAN_PHY_TX_LP_i_4
       (.I0(BTL_TRNSMT_EN_FD1_reg_0),
        .I1(CAN_PHY_TX_LP_i_10_0[5]),
        .I2(CAN_PHY_TX_LP_i_11_0[5]),
        .I3(\ic_reg_n_brpr_cdc_tig_reg[7] ),
        .I4(BRS_EN_I),
        .I5(\ic_reg_f_brpr_cdc_tig_reg[7] ),
        .O(CAN_PHY_TX_POS_FLOP_X2135_out__0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    CAN_PHY_TX_LP_i_6
       (.I0(RSYNC_FLG_I_reg_0),
        .I1(BTL_TRNSMT_EN_FD1_reg_1),
        .I2(BTL_TRNSMT_EN_FD1_reg_0),
        .O(CAN_PHY_TX_POS_FLOP_X2));
  LUT5 #(
    .INIT(32'h00007757)) 
    CAN_PHY_TX_LP_i_7
       (.I0(CNTR_GT_2PSAMP_I),
        .I1(HSYNC_FLG_I_reg_1),
        .I2(RSYNC_OCCR_I),
        .I3(CNTR_LT_NTMSJW_I),
        .I4(CO),
        .O(CAN_PHY_TX_LP_i_7_n_0));
  FDSE CAN_PHY_TX_LP_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CAN_PHY_TX_LP_reg_1),
        .Q(CAN_PHY_TX_LP_reg_0),
        .S(SYNC_RST_TL));
  CARRY4 \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_CO_UNCONNECTED [3],CO,\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_2 ,\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,tdc_n_27,tdc_n_28,tdc_n_29}));
  CARRY4 CAN_PHY_TX_POS_FLOP_X26_carry
       (.CI(1'b0),
        .CO({CAN_PHY_TX_POS_FLOP_X26_carry_n_0,CAN_PHY_TX_POS_FLOP_X26_carry_n_1,CAN_PHY_TX_POS_FLOP_X26_carry_n_2,CAN_PHY_TX_POS_FLOP_X26_carry_n_3}),
        .CYINIT(1'b0),
        .DI(CAN_PHY_TX_POS_FLOP_X26_carry__0_0),
        .O(NLW_CAN_PHY_TX_POS_FLOP_X26_carry_O_UNCONNECTED[3:0]),
        .S(CAN_PHY_TX_POS_FLOP_X26_carry__0_1));
  CARRY4 CAN_PHY_TX_POS_FLOP_X26_carry__0
       (.CI(CAN_PHY_TX_POS_FLOP_X26_carry_n_0),
        .CO({NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_CO_UNCONNECTED[3:1],CNTR_GT_2PSAMP_I}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,CAN_PHY_TX_LP_i_7_0}),
        .O(NLW_CAN_PHY_TX_POS_FLOP_X26_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,CAN_PHY_TX_LP_i_7_1}));
  CARRY4 \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0 ,\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_1 ,\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_2 ,\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({tdc_n_34,tdc_n_35,\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0 ,tdc_n_36}),
        .O(\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({tdc_n_30,tdc_n_31,tdc_n_32,tdc_n_33}));
  CARRY4 \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0 
       (.CI(\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_n_0 ),
        .CO({\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],CNTR_LT_NTMSJW_I}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tdc_n_26}),
        .O(\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,tdc_n_41}));
  CARRY4 \CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({CNTR_EQ_SAMP2,\CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_1 ,\CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_2 ,\CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b1,tdc_n_20,FAST_TRANSMT_PT_D1_i_3}));
  CARRY4 \CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_CO_UNCONNECTED [3],i__carry_i_3__1,\CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_2 ,\CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_CAN_PHY_TX_POS_FLOP_X26_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,BTL_TRNSMT_EN_FD1_i_2_0}));
  CARRY4 \CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_CO_UNCONNECTED [3],i__carry_i_3__2,\CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_2 ,\CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_CAN_PHY_TX_POS_FLOP_X27_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,BTL_TRNSMT_EN_FD1_i_2}));
  FDRE CAN_PHY_TX_POS_FLOP_X2_reg
       (.C(can_clk_x2),
        .CE(1'b1),
        .D(CAN_PHY_TX_POS_FLOP_X2_reg_1),
        .Q(CAN_PHY_TX_POS_FLOP_X2_reg_0),
        .R(1'b0));
  FDRE CAN_PHY_TX_POS_FLOP_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CAN_PHY_TX_POS_FLOP_reg_1),
        .Q(CAN_PHY_TX_POS_FLOP_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \EMU_REC_I[7]_i_1 
       (.I0(E),
        .I1(\EMU_TEC_I_reg[7] ),
        .I2(dest_arst),
        .O(SR));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    FBR_ERR_1TQ_i_1
       (.I0(BTL_TRNSMT_EN_FD1_reg_1),
        .I1(dest_arst),
        .I2(FBR_ERR_1TQ),
        .I3(BRS_EN_BTR),
        .I4(E),
        .I5(BSP_ERROR_I__9),
        .O(FBR_ERR_1TQ_i_1_n_0));
  FDRE FBR_ERR_1TQ_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(FBR_ERR_1TQ_i_1_n_0),
        .Q(FBR_ERR_1TQ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    HSYNC_FLG_I_i_5
       (.I0(IFF5_EN_FS2),
        .I1(hsyn_occured_new_flag),
        .I2(E),
        .I3(BTL_RXBIT_I_reg_0),
        .O(IC_REG_IFF5_EN_FS2_reg));
  FDRE HSYNC_FLG_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(HSYNC_FLG_I_reg_2),
        .Q(HSYNC_FLG_I_reg_0),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    HSYNC_OCCR_D_i_1
       (.I0(HSYNC_OCCR_D_reg_n_0),
        .I1(HSYNC_FLG_I_reg_0),
        .I2(D),
        .I3(BTL_RXBIT_I_reg_0),
        .I4(CAN_PHY_TX_INT_reg_n_0),
        .O(HSYNC_OCCR_D));
  FDRE HSYNC_OCCR_D_reg
       (.C(can_clk_x2),
        .CE(1'b1),
        .D(HSYNC_OCCR_D),
        .Q(HSYNC_OCCR_D_reg_n_0),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ISO_CRC.CRC21_FD_CRCWORD_I1[0]_i_1 
       (.I0(BTL_RXBIT_I_reg_0),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0] ),
        .O(BTL_RXBIT_I_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFD55)) 
    RSYNC_FLG_I_i_3
       (.I0(dest_arst),
        .I1(BIS_HSYNC_FLG_I_reg_0),
        .I2(HSYNC_FLG_I_reg_0),
        .I3(BTL_TRNSMT_EN_FD1_reg_1),
        .O(RSYNC_FLG_I_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RSYNC_FLG_I_i_6
       (.I0(CO),
        .I1(RSYNC_FLG_I),
        .I2(BTL_TRNSMT_EN_FD1_reg_1),
        .O(RSYNC_FLG_I_i_6_n_0));
  LUT5 #(
    .INIT(32'h00080808)) 
    RSYNC_FLG_I_i_7
       (.I0(BTL_TRNSMT_EN_FD1_reg_1),
        .I1(CNTR_EQ_SAMP_I),
        .I2(RSYNC_OCCR_D_reg_n_0),
        .I3(hsyn_occured_new_flag_i_2_n_0),
        .I4(RSYNC_FLG_I),
        .O(RSYNC_FLG_I_i_7_n_0));
  FDRE RSYNC_FLG_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(tdc_n_6),
        .Q(RSYNC_FLG_I),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    RSYNC_OCCR_D_i_1
       (.I0(RSYNC_OCCR_D_reg_n_0),
        .I1(RSYNC_FLG_I),
        .I2(D),
        .I3(BTL_RXBIT_I_reg_0),
        .I4(CAN_PHY_TX_INT_reg_n_0),
        .O(RSYNC_OCCR_D));
  FDRE RSYNC_OCCR_D_reg
       (.C(can_clk_x2),
        .CE(1'b1),
        .D(RSYNC_OCCR_D),
        .Q(RSYNC_OCCR_D_reg_n_0),
        .R(SYNC_RST_TL));
  FDRE RXE_BTL_HSYNC_FD1_reg
       (.C(can_clk),
        .CE(BTL_TRNSMT_EN_FD1_reg_1),
        .D(RXE_BTL_HSYNC_EN),
        .Q(RXE_BTL_HSYNC_FD1),
        .R(SYNC_RST_TL));
  LUT3 #(
    .INIT(8'h08)) 
    RXE_MSGVAL_FD1_i_1
       (.I0(BTL_RXBIT_I_reg_0),
        .I1(MATCH_RESULT_TO_BSP),
        .I2(RXE_MSGVAL_D1_I_reg),
        .O(p_192_in));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \SM_REG_I[5]_i_1 
       (.I0(\SM_REG_I[5]_i_2_n_0 ),
        .I1(RSYNC_OCCR_D_reg_n_0),
        .I2(CNTR_EQ_SAMP_I),
        .I3(BTL_TRNSMT_EN_FD1_reg_1),
        .I4(HSYNC_OCCR_D_reg_n_0),
        .I5(HSYNC_OCCR),
        .O(RSYNC_OCCR_D_reg_0));
  LUT6 #(
    .INIT(64'h5457000000000000)) 
    \SM_REG_I[5]_i_2 
       (.I0(CAN_PHY_TX_LP_reg_0),
        .I1(MSR_LBACK_FS2),
        .I2(SSP_EN),
        .I3(CAN_PHY_RX_I),
        .I4(\SM_REG_I[5]_i_5_n_0 ),
        .I5(RSYNC_FLG_I),
        .O(\SM_REG_I[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5457000000000000)) 
    \SM_REG_I[5]_i_3 
       (.I0(CAN_PHY_TX_LP_reg_0),
        .I1(MSR_LBACK_FS2),
        .I2(SSP_EN),
        .I3(CAN_PHY_RX_I),
        .I4(\SM_REG_I[5]_i_5_n_0 ),
        .I5(HSYNC_FLG_I_reg_0),
        .O(HSYNC_OCCR));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SM_REG_I[5]_i_5 
       (.I0(BTL_RXBIT_I_reg_0),
        .I1(CAN_PHY_TX_INT_reg_n_0),
        .O(\SM_REG_I[5]_i_5_n_0 ));
  FDRE SSP_EN_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(SSP_EN),
        .Q(SSP_EN_D1),
        .R(SYNC_RST_TL));
  FDRE TDC_TRIG_COND_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TDC_TRIG_COND),
        .Q(TDC_TRIG_COND_D1),
        .R(SYNC_RST_TL));
  LUT5 #(
    .INIT(32'h44404040)) 
    hsyn_occured_new_flag_i_1
       (.I0(E),
        .I1(dest_arst),
        .I2(hsyn_occured_new_flag),
        .I3(hsyn_occured_new_flag_i_2_n_0),
        .I4(HSYNC_FLG_I_reg_0),
        .O(hsyn_occured_new_flag_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000888888808)) 
    hsyn_occured_new_flag_i_2
       (.I0(CAN_PHY_TX_INT_reg_n_0),
        .I1(BTL_RXBIT_I_reg_0),
        .I2(CAN_PHY_RX_I),
        .I3(SSP_EN),
        .I4(MSR_LBACK_FS2),
        .I5(CAN_PHY_TX_LP_reg_0),
        .O(hsyn_occured_new_flag_i_2_n_0));
  FDRE hsyn_occured_new_flag_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(hsyn_occured_new_flag_i_1_n_0),
        .Q(hsyn_occured_new_flag),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__4
       (.I0(BTL_COUNTER_I[5]),
        .I1(BTL_COUNTER_I16_carry_0[4]),
        .I2(BTL_COUNTER_I[6]),
        .I3(BTL_COUNTER_I16_carry_0[5]),
        .I4(BTL_SAMP_I__0),
        .I5(BTL_COUNTER_I[7]),
        .O(i__carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    i__carry_i_3__4
       (.I0(BTL_COUNTER_I[1]),
        .I1(BTL_COUNTER_I16_carry_0[0]),
        .I2(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .I3(BTL_COUNTER_I[0]),
        .I4(BTL_COUNTER_I16_carry_0[1]),
        .I5(BTL_COUNTER_I[2]),
        .O(i__carry_i_3__4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc tdc
       (.BRS_EN_BTR(BRS_EN_BTR),
        .BRS_EN_BTR_D1_reg(BTL_COUNTER_I[7]),
        .BRS_EN_BTR_D1_reg_0(tdc_n_26),
        .BRS_EN_BTR_D1_reg_1(tdc_n_41),
        .BTL_COUNTER_I0(BTL_COUNTER_I0),
        .BTL_COUNTER_I1__0(BTL_COUNTER_I1__0),
        .\BTL_COUNTER_I_REG_reg[0] (BRS_EN_BTR_D1),
        .\BTL_COUNTER_I_REG_reg[0]_0 (BRSD_P_ERR_1TQ_FD),
        .\BTL_COUNTER_I_REG_reg[0]_1 (\BTL_COUNTER_I_REG_reg[0]_0 ),
        .\BTL_COUNTER_I_REG_reg[2] (BTL_COUNTER_I[2:0]),
        .\BTL_COUNTER_I_REG_reg[2]_0 (BTL_COUNTER_I16_carry_0[1:0]),
        .\BTL_COUNTER_I_REG_reg[7] ({tdc_n_30,tdc_n_31,tdc_n_32,tdc_n_33}),
        .\BTL_COUNTER_I_REG_reg[7]_0 ({tdc_n_34,tdc_n_35,tdc_n_36}),
        .\BTL_COUNTER_I_REG_reg[8] (\BTL_COUNTER_I_REG_reg[8]_0 ),
        .\BTL_COUNTER_I_REG_reg[8]_0 ({\BTL_COUNTER_I_REG_reg_n_0_[8] ,\BTL_COUNTER_I_REG_reg_n_0_[7] ,\BTL_COUNTER_I_REG_reg[6]_0 [1],\BTL_COUNTER_I_REG_reg_n_0_[5] ,\BTL_COUNTER_I_REG_reg_n_0_[4] ,\BTL_COUNTER_I_REG_reg_n_0_[2] ,\BTL_COUNTER_I_REG_reg_n_0_[1] ,\BTL_COUNTER_I_REG_reg_n_0_[0] }),
        .BTL_TRNSMT_EN_FD1(BTL_TRNSMT_EN_FD1),
        .BTL_TRNSMT_EN_FD1_i_2(RSYNC_OCCR_D_reg_n_0),
        .BTL_TRNSMT_EN_FD1_reg(BTL_TRNSMT_EN_FD1_reg_0),
        .CAN_PHY_RX_I_NEG_FLOP(CAN_PHY_RX_I_NEG_FLOP),
        .\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry (BRS_L_SP_FE_reg_0),
        .\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 (\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ),
        .\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry (\arststages_ff_reg[1] ),
        .\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0 (\BTL_COUNTER_I_REG_reg[3]_0 ),
        .CAN_PHY_TX_POS_FLOP_X27({CAN_PHY_TX_POS_FLOP_X27[8:4],CAN_PHY_TX_POS_FLOP_X27[1:0]}),
        .CO(CNTR_GT_2PSAMP_I),
        .D(D),
        .DI(BTL_COUNTER_I[6:3]),
        .ERR_TXBERR_I_FD_SSP_EN_1_reg_0(ERR_TXBERR_I_FD_SSP_EN_1_reg),
        .ERR_TXBERR_I_FD_SSP_EN_1_reg_1(ERR_TXBERR_I_FD_SSP_EN_1_reg_0),
        .FAST_TRANSMT_PT(FAST_TRANSMT_PT),
        .FAST_TRANSMT_PT_D1_i_3_0(i__carry_i_3__1),
        .FAST_TRANSMT_PT_D1_i_3_1(i__carry_i_3__2),
        .FAST_TRANSMT_PT_D1_reg_0(CNTR_LT_NTMSJW_I),
        .FAST_TRANSMT_PT_D1_reg_1(CO),
        .FAST_TRANSMT_PT_D1_reg_2(CNTR_EQ_SAMP2),
        .FAST_TRANSMT_PT_D1_reg_3(FAST_TRANSMT_PT_D1_reg),
        .FIRST_FAST_TRANSMT_PT_FLG_reg_0(FIRST_FAST_TRANSMT_PT_FLG_reg),
        .HSYNC_FLG_I_reg(HSYNC_FLG_I_reg_1),
        .HSYNC_FLG_I_reg_0(CAN_PHY_TX_INT_reg_n_0),
        .HSYNC_FLG_I_reg_1(BTL_RXBIT_I_reg_0),
        .HSYNC_FLG_I_reg_2(HSYNC_FLG_I_reg_0),
        .HSYNC_FLG_I_reg_3(HSYNC_OCCR_D_reg_n_0),
        .\MEM_reg[0]_0 (CAN_PHY_TX_LP_reg_0),
        .\MEM_reg[3]_0 (\MEM_reg[3] ),
        .O(O),
        .\PIPELINED_BITS_reg[0]_0 (\PIPELINED_BITS_reg[0] ),
        .\PIPELINED_BITS_reg[0]_1 (\PIPELINED_BITS_reg[0]_0 ),
        .\PIPELINED_BITS_reg[1]_0 (\PIPELINED_BITS_reg[1] ),
        .Q(\TDC_COUNTER_reg[6] ),
        .\RD_PTR_reg[1]_0 (\RD_PTR_reg[1] ),
        .RSYNC_FLG_I(RSYNC_FLG_I),
        .RSYNC_FLG_I_reg(tdc_n_6),
        .RSYNC_FLG_I_reg_0(RSYNC_OCCR_I),
        .RSYNC_FLG_I_reg_1(RSYNC_FLG_I_reg_0),
        .RSYNC_FLG_I_reg_2(RSYNC_FLG_I_i_3_n_0),
        .RSYNC_FLG_I_reg_3(RSYNC_FLG_I_reg_1),
        .RSYNC_FLG_I_reg_4(RSYNC_FLG_I_reg_2),
        .RSYNC_FLG_I_reg_5(RSYNC_FLG_I_i_6_n_0),
        .RSYNC_FLG_I_reg_6(RSYNC_FLG_I_i_7_n_0),
        .S(tdc_n_20),
        .SSP_BTL_TXBIT_I(SSP_BTL_TXBIT_I),
        .SSP_BTL_TXBIT_I_reg_0(SSP_BTL_TXBIT_I_reg),
        .SSP_EN(SSP_EN),
        .SSP_EN_D1(SSP_EN_D1),
        .SSP_RCVD_RXBIT(SSP_RCVD_RXBIT),
        .SSP_RCVD_RXBIT_reg_0(SSP_RCVD_RXBIT_reg),
        .SYNC_RST_TL(SYNC_RST_TL),
        .\TDC_COUNTER_reg[0]_0 (\TDC_COUNTER_reg[0] ),
        .\TDC_COUNTER_reg[0]_1 (\TDC_COUNTER_reg[0]_0 ),
        .\TDC_COUNTER_reg[6]_0 (\TDC_COUNTER_reg[6]_0 ),
        .\TDC_COUNTER_reg[6]_1 (\TDC_COUNTER_reg[6]_1 ),
        .TDC_SSP_SAMP_PT_D1(TDC_SSP_SAMP_PT_D1),
        .TDC_SSP_SAMP_PT_reg_0(TDC_SSP_SAMP_PT_reg),
        .TDC_TRIG_COND_D1(TDC_TRIG_COND_D1),
        .TXING_BRS_EN_BTR_D1(TXING_BRS_EN_BTR_D1),
        .TXING_BRS_EN_BTR_D1_reg_0(TXING_BRS_EN_BTR_D1_reg),
        .\WR_PTR_reg[1]_0 (E),
        .\arststages_ff_reg[1] ({tdc_n_27,tdc_n_28,tdc_n_29}),
        .can_clk(can_clk),
        .dest_arst(dest_arst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv
   (CLKM_EN_reg_0,
    \CLKD_COUNTER_I_reg[0]_0 ,
    \CLKD_COUNTER_I_reg[2]_0 ,
    \CLKD_COUNTER_I_reg[3]_0 ,
    CLKM_EN_reg_1,
    SYNC_RST_TL,
    CLKD_CMP_I,
    can_clk,
    \CLKD_COUNTER_I_reg[0]_1 ,
    dest_arst,
    Q,
    BRS_EN_I,
    \CLKD_COUNTER_I_reg[7]_0 ,
    \CLKD_COUNTER_I_reg[7]_1 ,
    \CLKD_COUNTER_I_reg[7]_2 ,
    \CLKD_COUNTER_I_reg[7]_3 ,
    IC_REG_BRPR,
    BRS_EN_BTR);
  output CLKM_EN_reg_0;
  output [5:0]\CLKD_COUNTER_I_reg[0]_0 ;
  output \CLKD_COUNTER_I_reg[2]_0 ;
  output \CLKD_COUNTER_I_reg[3]_0 ;
  output CLKM_EN_reg_1;
  input SYNC_RST_TL;
  input CLKD_CMP_I;
  input can_clk;
  input \CLKD_COUNTER_I_reg[0]_1 ;
  input dest_arst;
  input [3:0]Q;
  input BRS_EN_I;
  input [3:0]\CLKD_COUNTER_I_reg[7]_0 ;
  input \CLKD_COUNTER_I_reg[7]_1 ;
  input \CLKD_COUNTER_I_reg[7]_2 ;
  input \CLKD_COUNTER_I_reg[7]_3 ;
  input [0:0]IC_REG_BRPR;
  input BRS_EN_BTR;

  wire BRS_EN_BTR;
  wire BRS_EN_I;
  wire CLKD_CMP_I;
  wire \CLKD_COUNTER_I[0]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[0]_i_3_n_0 ;
  wire \CLKD_COUNTER_I[0]_i_4_n_0 ;
  wire \CLKD_COUNTER_I[1]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[1]_i_2_n_0 ;
  wire \CLKD_COUNTER_I[2]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[2]_i_2_n_0 ;
  wire \CLKD_COUNTER_I[3]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[3]_i_2_n_0 ;
  wire \CLKD_COUNTER_I[4]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[4]_i_2_n_0 ;
  wire \CLKD_COUNTER_I[5]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[5]_i_2_n_0 ;
  wire \CLKD_COUNTER_I[6]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[7]_i_1_n_0 ;
  wire \CLKD_COUNTER_I[7]_i_2_n_0 ;
  wire [2:5]CLKD_COUNTER_I_reg;
  wire [5:0]\CLKD_COUNTER_I_reg[0]_0 ;
  wire \CLKD_COUNTER_I_reg[0]_1 ;
  wire \CLKD_COUNTER_I_reg[2]_0 ;
  wire \CLKD_COUNTER_I_reg[3]_0 ;
  wire [3:0]\CLKD_COUNTER_I_reg[7]_0 ;
  wire \CLKD_COUNTER_I_reg[7]_1 ;
  wire \CLKD_COUNTER_I_reg[7]_2 ;
  wire \CLKD_COUNTER_I_reg[7]_3 ;
  wire CLKM_EN_reg_0;
  wire CLKM_EN_reg_1;
  wire [0:0]IC_REG_BRPR;
  wire [3:0]Q;
  wire SYNC_RST_TL;
  wire can_clk;
  wire dest_arst;

  LUT2 #(
    .INIT(4'h8)) 
    BRSD_P_ERR_1TQ_FD_i_5
       (.I0(CLKM_EN_reg_0),
        .I1(BRS_EN_BTR),
        .O(CLKM_EN_reg_1));
  LUT6 #(
    .INIT(64'hFE0000000000FE00)) 
    \CLKD_COUNTER_I[0]_i_1 
       (.I0(\CLKD_COUNTER_I_reg[0]_1 ),
        .I1(\CLKD_COUNTER_I_reg[2]_0 ),
        .I2(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I3(dest_arst),
        .I4(\CLKD_COUNTER_I[0]_i_4_n_0 ),
        .I5(\CLKD_COUNTER_I_reg[0]_0 [5]),
        .O(\CLKD_COUNTER_I[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    \CLKD_COUNTER_I[0]_i_3 
       (.I0(\CLKD_COUNTER_I_reg[0]_0 [5]),
        .I1(Q[3]),
        .I2(BRS_EN_I),
        .I3(\CLKD_COUNTER_I_reg[7]_0 [3]),
        .I4(\CLKD_COUNTER_I_reg[0]_0 [4]),
        .I5(\CLKD_COUNTER_I_reg[7]_1 ),
        .O(\CLKD_COUNTER_I[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \CLKD_COUNTER_I[0]_i_4 
       (.I0(\CLKD_COUNTER_I[1]_i_2_n_0 ),
        .I1(\CLKD_COUNTER_I_reg[0]_0 [4]),
        .O(\CLKD_COUNTER_I[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFE0000000000FE00)) 
    \CLKD_COUNTER_I[1]_i_1 
       (.I0(\CLKD_COUNTER_I_reg[0]_1 ),
        .I1(\CLKD_COUNTER_I_reg[2]_0 ),
        .I2(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I3(dest_arst),
        .I4(\CLKD_COUNTER_I[1]_i_2_n_0 ),
        .I5(\CLKD_COUNTER_I_reg[0]_0 [4]),
        .O(\CLKD_COUNTER_I[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \CLKD_COUNTER_I[1]_i_2 
       (.I0(CLKD_COUNTER_I_reg[5]),
        .I1(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .I2(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .I3(\CLKD_COUNTER_I_reg[0]_0 [2]),
        .I4(\CLKD_COUNTER_I_reg[0]_0 [3]),
        .I5(CLKD_COUNTER_I_reg[2]),
        .O(\CLKD_COUNTER_I[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE00FE000000)) 
    \CLKD_COUNTER_I[2]_i_1 
       (.I0(\CLKD_COUNTER_I_reg[0]_1 ),
        .I1(\CLKD_COUNTER_I_reg[2]_0 ),
        .I2(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I3(dest_arst),
        .I4(\CLKD_COUNTER_I[2]_i_2_n_0 ),
        .I5(CLKD_COUNTER_I_reg[2]),
        .O(\CLKD_COUNTER_I[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \CLKD_COUNTER_I[2]_i_2 
       (.I0(\CLKD_COUNTER_I_reg[0]_0 [3]),
        .I1(\CLKD_COUNTER_I_reg[0]_0 [2]),
        .I2(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .I3(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .I4(CLKD_COUNTER_I_reg[5]),
        .O(\CLKD_COUNTER_I[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE0000000000FE00)) 
    \CLKD_COUNTER_I[3]_i_1 
       (.I0(\CLKD_COUNTER_I_reg[0]_1 ),
        .I1(\CLKD_COUNTER_I_reg[2]_0 ),
        .I2(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I3(dest_arst),
        .I4(\CLKD_COUNTER_I[3]_i_2_n_0 ),
        .I5(\CLKD_COUNTER_I_reg[0]_0 [3]),
        .O(\CLKD_COUNTER_I[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \CLKD_COUNTER_I[3]_i_2 
       (.I0(CLKD_COUNTER_I_reg[5]),
        .I1(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .I2(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .I3(\CLKD_COUNTER_I_reg[0]_0 [2]),
        .O(\CLKD_COUNTER_I[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE0000000000FE00)) 
    \CLKD_COUNTER_I[4]_i_1 
       (.I0(\CLKD_COUNTER_I_reg[0]_1 ),
        .I1(\CLKD_COUNTER_I_reg[2]_0 ),
        .I2(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I3(dest_arst),
        .I4(\CLKD_COUNTER_I[4]_i_2_n_0 ),
        .I5(\CLKD_COUNTER_I_reg[0]_0 [2]),
        .O(\CLKD_COUNTER_I[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \CLKD_COUNTER_I[4]_i_2 
       (.I0(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .I1(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .I2(CLKD_COUNTER_I_reg[5]),
        .O(\CLKD_COUNTER_I[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE0000000000FE00)) 
    \CLKD_COUNTER_I[5]_i_1 
       (.I0(\CLKD_COUNTER_I_reg[0]_1 ),
        .I1(\CLKD_COUNTER_I_reg[2]_0 ),
        .I2(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I3(dest_arst),
        .I4(\CLKD_COUNTER_I[5]_i_2_n_0 ),
        .I5(CLKD_COUNTER_I_reg[5]),
        .O(\CLKD_COUNTER_I[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \CLKD_COUNTER_I[5]_i_2 
       (.I0(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .I1(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .O(\CLKD_COUNTER_I[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE00FE000000)) 
    \CLKD_COUNTER_I[6]_i_1 
       (.I0(\CLKD_COUNTER_I_reg[0]_1 ),
        .I1(\CLKD_COUNTER_I_reg[2]_0 ),
        .I2(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I3(dest_arst),
        .I4(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .I5(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .O(\CLKD_COUNTER_I[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \CLKD_COUNTER_I[7]_i_1 
       (.I0(dest_arst),
        .I1(\CLKD_COUNTER_I[0]_i_3_n_0 ),
        .I2(\CLKD_COUNTER_I_reg[2]_0 ),
        .I3(\CLKD_COUNTER_I[7]_i_2_n_0 ),
        .I4(\CLKD_COUNTER_I_reg[3]_0 ),
        .I5(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .O(\CLKD_COUNTER_I[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    \CLKD_COUNTER_I[7]_i_2 
       (.I0(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .I1(Q[0]),
        .I2(BRS_EN_I),
        .I3(\CLKD_COUNTER_I_reg[7]_0 [0]),
        .I4(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .I5(\CLKD_COUNTER_I_reg[7]_2 ),
        .O(\CLKD_COUNTER_I[7]_i_2_n_0 ));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[0]_i_1_n_0 ),
        .Q(\CLKD_COUNTER_I_reg[0]_0 [5]),
        .R(1'b0));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[1]_i_1_n_0 ),
        .Q(\CLKD_COUNTER_I_reg[0]_0 [4]),
        .R(1'b0));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[2]_i_1_n_0 ),
        .Q(CLKD_COUNTER_I_reg[2]),
        .R(1'b0));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[3]_i_1_n_0 ),
        .Q(\CLKD_COUNTER_I_reg[0]_0 [3]),
        .R(1'b0));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[4]_i_1_n_0 ),
        .Q(\CLKD_COUNTER_I_reg[0]_0 [2]),
        .R(1'b0));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[5]_i_1_n_0 ),
        .Q(CLKD_COUNTER_I_reg[5]),
        .R(1'b0));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[6]_i_1_n_0 ),
        .Q(\CLKD_COUNTER_I_reg[0]_0 [1]),
        .R(1'b0));
  (* EXTRACT_RESET = 0 *) 
  FDRE \CLKD_COUNTER_I_reg[7] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\CLKD_COUNTER_I[7]_i_1_n_0 ),
        .Q(\CLKD_COUNTER_I_reg[0]_0 [0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6FF66F6F6FF6F6F6)) 
    CLKM_EN_i_4
       (.I0(CLKD_COUNTER_I_reg[2]),
        .I1(IC_REG_BRPR),
        .I2(CLKD_COUNTER_I_reg[5]),
        .I3(Q[1]),
        .I4(BRS_EN_I),
        .I5(\CLKD_COUNTER_I_reg[7]_0 [1]),
        .O(\CLKD_COUNTER_I_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    CLKM_EN_i_7
       (.I0(\CLKD_COUNTER_I_reg[0]_0 [3]),
        .I1(Q[2]),
        .I2(BRS_EN_I),
        .I3(\CLKD_COUNTER_I_reg[7]_0 [2]),
        .I4(\CLKD_COUNTER_I_reg[0]_0 [2]),
        .I5(\CLKD_COUNTER_I_reg[7]_3 ),
        .O(\CLKD_COUNTER_I_reg[3]_0 ));
  FDRE CLKM_EN_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CLKD_CMP_I),
        .Q(CLKM_EN_reg_0),
        .R(SYNC_RST_TL));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om
   (SM_FLAG_I,
    SM_FLAG_I_FSB,
    EMU_CTR_FLG_I_reg_0,
    IC_SYNC_ECR_WEN,
    Q,
    \EMU_REC_I_reg[7]_0 ,
    \state_reg[0] ,
    BSP_TXBIT_I1262_out__0,
    SM_STUFFBIT_PD,
    \EMU_TEC_I_reg[7]_0 ,
    SM_STUFFERR,
    SM_STUFFBIT_I__11,
    BTL_SAMP_EN_D1_reg,
    SM_FLAG_I_FSB_reg_0,
    SM_FLAG_I_FSB_reg_1,
    IC_REG_MSR_DPEE_FS2_reg,
    \SM_REG_I_reg[1]_0 ,
    SM_FLAG_I_FSB_reg_2,
    SM_FLAG_I_FSB_reg_3,
    SM_FLAG_I_FSB_reg_4,
    \SM_REG_I_reg[0]_0 ,
    \CRC_CRCWORD_I1_reg[5]_0 ,
    \CRC_CRCWORD_I1_reg[14]_0 ,
    \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0 ,
    \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 ,
    BSP_TXBIT_I02_in,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0 ,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 ,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0 ,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0 ,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0 ,
    \SM_REG_I_reg[1]_1 ,
    \EMU_REC_I_reg[7]_1 ,
    EMU_ERRWRN,
    EMU_STAT1,
    \EMU_TEC_I_reg[3]_0 ,
    EMU_REC_ERRACT,
    \EMU_OL_ECR_I_reg[0]_0 ,
    \syncstages_ff_reg[0] ,
    can_clk,
    SYNC_RST_TL,
    \EMU_OL_ECR_I_reg[0]_1 ,
    SM_FLAG_I_reg_0,
    SM_FLAG_I_FSB_reg_5,
    EMU_OL_ECR_WEN_I_reg_0,
    TXE_TX_REN_I_CFD_D1_i_39,
    EMU_REC_I20_carry_0,
    EMU_REC_I1117_out__0,
    RXE_REC_DEC1,
    TXE_TX_REN_I_CFD_D1_i_39_0,
    dest_arst,
    E,
    EMU_CTR_EVENT_I,
    TXE_TEC_DEC1,
    \EMU_OL_ECR_I_reg[12]_0 ,
    RXE_CRC_EN,
    \RXE_DLC_I_reg[3] ,
    CO,
    MSR_DPEE_FS2,
    CAN_PHY_TX_LP_i_17,
    p_1_in146_in,
    BSP_IC_FRM_ERROR_I_i_4,
    BSP_IC_FRM_ERROR_I_i_4_0,
    \state[1]_i_9 ,
    \state[1]_i_9_0 ,
    \state[1]_i_9_1 ,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ,
    BSP_IC_F_FRM_ERROR_I_reg,
    TXE_TX_REN_I_CFD_D1_i_33,
    TXE_TX_REN_I_CFD_D1_i_33_0,
    TXE_TX_REN_I_CFD_D1_i_33_1,
    MSR_SNOOP_FS2,
    \PREV_COUNTER_I_reg[0]_0 ,
    D,
    \COUNTER_I_reg[1]_0 ,
    CRC_CRCWORD_I1,
    \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1 ,
    SR,
    \EMU_OL_ECR_I_reg[15]_0 );
  output SM_FLAG_I;
  output SM_FLAG_I_FSB;
  output EMU_CTR_FLG_I_reg_0;
  output IC_SYNC_ECR_WEN;
  output [0:0]Q;
  output \EMU_REC_I_reg[7]_0 ;
  output \state_reg[0] ;
  output BSP_TXBIT_I1262_out__0;
  output SM_STUFFBIT_PD;
  output [0:0]\EMU_TEC_I_reg[7]_0 ;
  output SM_STUFFERR;
  output SM_STUFFBIT_I__11;
  output [0:0]BTL_SAMP_EN_D1_reg;
  output SM_FLAG_I_FSB_reg_0;
  output SM_FLAG_I_FSB_reg_1;
  output IC_REG_MSR_DPEE_FS2_reg;
  output \SM_REG_I_reg[1]_0 ;
  output SM_FLAG_I_FSB_reg_2;
  output SM_FLAG_I_FSB_reg_3;
  output SM_FLAG_I_FSB_reg_4;
  output \SM_REG_I_reg[0]_0 ;
  output \CRC_CRCWORD_I1_reg[5]_0 ;
  output [10:0]\CRC_CRCWORD_I1_reg[14]_0 ;
  output \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0 ;
  output [5:0]\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 ;
  output BSP_TXBIT_I02_in;
  output \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0 ;
  output [5:0]\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 ;
  output \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0 ;
  output \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0 ;
  output \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0 ;
  output \SM_REG_I_reg[1]_1 ;
  output \EMU_REC_I_reg[7]_1 ;
  output EMU_ERRWRN;
  output EMU_STAT1;
  output \EMU_TEC_I_reg[3]_0 ;
  output EMU_REC_ERRACT;
  output [15:0]\EMU_OL_ECR_I_reg[0]_0 ;
  input \syncstages_ff_reg[0] ;
  input can_clk;
  input SYNC_RST_TL;
  input [0:0]\EMU_OL_ECR_I_reg[0]_1 ;
  input SM_FLAG_I_reg_0;
  input SM_FLAG_I_FSB_reg_5;
  input EMU_OL_ECR_WEN_I_reg_0;
  input TXE_TX_REN_I_CFD_D1_i_39;
  input EMU_REC_I20_carry_0;
  input EMU_REC_I1117_out__0;
  input RXE_REC_DEC1;
  input [0:0]TXE_TX_REN_I_CFD_D1_i_39_0;
  input dest_arst;
  input [0:0]E;
  input EMU_CTR_EVENT_I;
  input TXE_TEC_DEC1;
  input \EMU_OL_ECR_I_reg[12]_0 ;
  input RXE_CRC_EN;
  input \RXE_DLC_I_reg[3] ;
  input [0:0]CO;
  input MSR_DPEE_FS2;
  input CAN_PHY_TX_LP_i_17;
  input p_1_in146_in;
  input BSP_IC_FRM_ERROR_I_i_4;
  input BSP_IC_FRM_ERROR_I_i_4_0;
  input \state[1]_i_9 ;
  input [2:0]\state[1]_i_9_0 ;
  input \state[1]_i_9_1 ;
  input \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ;
  input BSP_IC_F_FRM_ERROR_I_reg;
  input TXE_TX_REN_I_CFD_D1_i_33;
  input TXE_TX_REN_I_CFD_D1_i_33_0;
  input TXE_TX_REN_I_CFD_D1_i_33_1;
  input MSR_SNOOP_FS2;
  input [0:0]\PREV_COUNTER_I_reg[0]_0 ;
  input [0:0]D;
  input \COUNTER_I_reg[1]_0 ;
  input CRC_CRCWORD_I1;
  input [0:0]\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1 ;
  input [0:0]SR;
  input [0:0]\EMU_OL_ECR_I_reg[15]_0 ;

  wire BSP_IC_FRM_ERROR_I_i_4;
  wire BSP_IC_FRM_ERROR_I_i_4_0;
  wire BSP_IC_F_FRM_ERROR_I_reg;
  wire BSP_TXBIT_I02_in;
  wire BSP_TXBIT_I1262_out__0;
  wire [0:0]BTL_SAMP_EN_D1_reg;
  wire CAN_PHY_TX_LP_i_17;
  wire [0:0]CO;
  wire [1:0]COUNTER_I;
  wire \COUNTER_I[0]_i_1_n_0 ;
  wire \COUNTER_I[1]_i_1_n_0 ;
  wire \COUNTER_I_reg[1]_0 ;
  wire [2:16]CRC17_CRCWORD;
  wire [16:1]CRC17_FD_CRCWORD_I;
  wire CRC17_FD_CRCWORD_I10;
  wire [6:20]CRC21_CRCWORD;
  wire [20:3]CRC21_FD_CRCWORD_I;
  wire [8:11]CRC_CRCWORD;
  wire [14:3]CRC_CRCWORD_I;
  wire CRC_CRCWORD_I1;
  wire CRC_CRCWORD_I10;
  wire \CRC_CRCWORD_I1[14]_i_2_n_0 ;
  wire \CRC_CRCWORD_I1[14]_i_6_n_0 ;
  wire \CRC_CRCWORD_I1[14]_i_7_n_0 ;
  wire [10:0]\CRC_CRCWORD_I1_reg[14]_0 ;
  wire \CRC_CRCWORD_I1_reg[5]_0 ;
  wire [0:0]D;
  wire [0:0]E;
  wire EMU_CTR_EVENT_I;
  wire EMU_CTR_FLG_I_i_1_n_0;
  wire EMU_CTR_FLG_I_reg_0;
  wire EMU_ERRWRN;
  wire \EMU_OL_ECR_I[15]_i_1_n_0 ;
  wire \EMU_OL_ECR_I[15]_i_2_n_0 ;
  wire [15:0]\EMU_OL_ECR_I_reg[0]_0 ;
  wire [0:0]\EMU_OL_ECR_I_reg[0]_1 ;
  wire \EMU_OL_ECR_I_reg[12]_0 ;
  wire [0:0]\EMU_OL_ECR_I_reg[15]_0 ;
  wire EMU_OL_ECR_WEN_I0;
  wire EMU_OL_ECR_WEN_I_reg_0;
  wire EMU_REC_ERRACT;
  wire EMU_REC_I1117_out__0;
  wire [7:0]EMU_REC_I2;
  wire [7:0]EMU_REC_I20;
  wire EMU_REC_I20_carry_0;
  wire EMU_REC_I20_carry__0_i_2_n_0;
  wire EMU_REC_I20_carry__0_i_3_n_0;
  wire EMU_REC_I20_carry__0_i_4_n_0;
  wire EMU_REC_I20_carry__0_n_1;
  wire EMU_REC_I20_carry__0_n_2;
  wire EMU_REC_I20_carry__0_n_3;
  wire EMU_REC_I20_carry_i_1_n_0;
  wire EMU_REC_I20_carry_i_2_n_0;
  wire EMU_REC_I20_carry_i_3_n_0;
  wire EMU_REC_I20_carry_i_4_n_0;
  wire EMU_REC_I20_carry_n_0;
  wire EMU_REC_I20_carry_n_1;
  wire EMU_REC_I20_carry_n_2;
  wire EMU_REC_I20_carry_n_3;
  wire \EMU_REC_I_reg[7]_0 ;
  wire \EMU_REC_I_reg[7]_1 ;
  wire \EMU_REC_I_reg_n_0_[0] ;
  wire \EMU_REC_I_reg_n_0_[1] ;
  wire \EMU_REC_I_reg_n_0_[2] ;
  wire \EMU_REC_I_reg_n_0_[3] ;
  wire \EMU_REC_I_reg_n_0_[4] ;
  wire \EMU_REC_I_reg_n_0_[5] ;
  wire \EMU_REC_I_reg_n_0_[6] ;
  wire EMU_STAT1;
  wire [7:0]EMU_TEC_I2;
  wire [7:1]EMU_TEC_I2_0;
  wire EMU_TEC_I2__0_carry__0_i_1_n_0;
  wire EMU_TEC_I2__0_carry__0_i_2_n_0;
  wire EMU_TEC_I2__0_carry__0_i_3_n_0;
  wire EMU_TEC_I2__0_carry__0_i_4_n_0;
  wire EMU_TEC_I2__0_carry__0_n_1;
  wire EMU_TEC_I2__0_carry__0_n_2;
  wire EMU_TEC_I2__0_carry__0_n_3;
  wire EMU_TEC_I2__0_carry_i_1_n_0;
  wire EMU_TEC_I2__0_carry_i_2_n_0;
  wire EMU_TEC_I2__0_carry_i_3_n_0;
  wire EMU_TEC_I2__0_carry_i_4_n_0;
  wire EMU_TEC_I2__0_carry_n_0;
  wire EMU_TEC_I2__0_carry_n_1;
  wire EMU_TEC_I2__0_carry_n_2;
  wire EMU_TEC_I2__0_carry_n_3;
  wire EMU_TEC_I2_carry__0_i_1_n_0;
  wire EMU_TEC_I2_carry__0_i_2_n_0;
  wire EMU_TEC_I2_carry__0_i_3_n_0;
  wire EMU_TEC_I2_carry__0_i_4_n_0;
  wire EMU_TEC_I2_carry__0_n_1;
  wire EMU_TEC_I2_carry__0_n_2;
  wire EMU_TEC_I2_carry__0_n_3;
  wire EMU_TEC_I2_carry_i_1_n_0;
  wire EMU_TEC_I2_carry_i_2_n_0;
  wire EMU_TEC_I2_carry_i_3_n_0;
  wire EMU_TEC_I2_carry_i_4_n_0;
  wire EMU_TEC_I2_carry_i_6_n_0;
  wire EMU_TEC_I2_carry_n_0;
  wire EMU_TEC_I2_carry_n_1;
  wire EMU_TEC_I2_carry_n_2;
  wire EMU_TEC_I2_carry_n_3;
  wire [6:0]EMU_TEC_I_reg;
  wire \EMU_TEC_I_reg[3]_0 ;
  wire [0:0]\EMU_TEC_I_reg[7]_0 ;
  wire EMU_WR_ACK_FS2;
  wire EMU_WR_ACK_FS3;
  wire IC_REG_MSR_DPEE_FS2_reg;
  wire IC_SYNC_ECR_WEN;
  wire IC_SYNC_SR_ERRWRN_i_2_n_0;
  wire IC_SYNC_SR_ERRWRN_i_3_n_0;
  wire IC_SYNC_SR_ERRWRN_i_4_n_0;
  wire \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ;
  wire [5:0]\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 ;
  wire \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0 ;
  wire \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0 ;
  wire [0:0]\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1 ;
  wire \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0 ;
  wire [5:0]\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 ;
  wire \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0 ;
  wire \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ;
  wire \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0 ;
  wire \ISO_CRC.SBC0 ;
  wire \ISO_CRC.SBC[0]_i_1_n_0 ;
  wire \ISO_CRC.SBC[1]_i_1_n_0 ;
  wire \ISO_CRC.SBC[2]_i_1_n_0 ;
  wire \ISO_CRC.SBC_SEQ_CMB0 ;
  wire \ISO_CRC.SBC_SEQ_CMB01_out ;
  wire \ISO_CRC.SBC_reg_n_0_[1] ;
  wire MSR_DPEE_FS2;
  wire MSR_SNOOP_FS2;
  wire [1:0]PREV_COUNTER_I;
  wire [0:0]\PREV_COUNTER_I_reg[0]_0 ;
  wire [0:0]Q;
  wire RXE_CRC_EN;
  wire \RXE_DLC_I_reg[3] ;
  wire RXE_REC_DEC1;
  wire [0:3]SBC_SEQ;
  wire SM_FLAG_I;
  wire SM_FLAG_I_FSB;
  wire SM_FLAG_I_FSB_reg_0;
  wire SM_FLAG_I_FSB_reg_1;
  wire SM_FLAG_I_FSB_reg_2;
  wire SM_FLAG_I_FSB_reg_3;
  wire SM_FLAG_I_FSB_reg_4;
  wire SM_FLAG_I_FSB_reg_5;
  wire SM_FLAG_I_reg_0;
  wire \SM_REG_I_reg[0]_0 ;
  wire \SM_REG_I_reg[1]_0 ;
  wire \SM_REG_I_reg[1]_1 ;
  wire \SM_REG_I_reg_n_0_[0] ;
  wire \SM_REG_I_reg_n_0_[2] ;
  wire \SM_REG_I_reg_n_0_[3] ;
  wire \SM_REG_I_reg_n_0_[4] ;
  wire \SM_REG_I_reg_n_0_[5] ;
  wire SM_STUFFBIT_I__11;
  wire SM_STUFFBIT_PD;
  wire SM_STUFFBIT_PD1_i_2_n_0;
  wire SM_STUFFERR;
  wire [0:0]SR;
  wire SYNC_RST_TL;
  wire TXE_TEC_DEC1;
  wire TXE_TXING_i_8_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_33;
  wire TXE_TX_REN_I_CFD_D1_i_33_0;
  wire TXE_TX_REN_I_CFD_D1_i_33_1;
  wire TXE_TX_REN_I_CFD_D1_i_34_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_39;
  wire [0:0]TXE_TX_REN_I_CFD_D1_i_39_0;
  wire TXE_TX_REN_I_CFD_D1_i_71_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_72_n_0;
  wire TXE_TX_REN_I_CFD_D1_i_73_n_0;
  wire can_clk;
  wire dest_arst;
  wire [0:0]p_0_out;
  wire p_16_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire p_1_in146_in;
  wire \state[1]_i_9 ;
  wire [2:0]\state[1]_i_9_0 ;
  wire \state[1]_i_9_1 ;
  wire \state_reg[0] ;
  wire \syncstages_ff_reg[0] ;
  wire [3:3]NLW_EMU_REC_I20_carry__0_CO_UNCONNECTED;
  wire [0:0]NLW_EMU_TEC_I2__0_carry_O_UNCONNECTED;
  wire [3:3]NLW_EMU_TEC_I2__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_EMU_TEC_I2_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFD1000000)) 
    BRSD_P_ERR_1TQ_FD_i_12
       (.I0(SM_STUFFBIT_I__11),
        .I1(SM_FLAG_I_FSB),
        .I2(\SM_REG_I_reg[1]_0 ),
        .I3(p_1_in146_in),
        .I4(BSP_IC_FRM_ERROR_I_i_4),
        .I5(BSP_IC_FRM_ERROR_I_i_4_0),
        .O(SM_FLAG_I_FSB_reg_3));
  LUT3 #(
    .INIT(8'h82)) 
    BRSD_P_ERR_1TQ_FD_i_16
       (.I0(p_16_in),
        .I1(p_1_in),
        .I2(\SM_REG_I_reg_n_0_[0] ),
        .O(\SM_REG_I_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2EFFFF)) 
    BSP_CRCERR_I_CAN_FLG_i_5
       (.I0(SM_STUFFBIT_I__11),
        .I1(SM_FLAG_I_FSB),
        .I2(\SM_REG_I_reg[1]_0 ),
        .I3(\state[1]_i_9 ),
        .I4(\state[1]_i_9_0 [2]),
        .I5(\state[1]_i_9_1 ),
        .O(SM_FLAG_I_FSB_reg_4));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    BSP_CRCERR_I_CAN_FLG_i_7
       (.I0(CRC_CRCWORD[9]),
        .I1(CRC_CRCWORD[11]),
        .I2(CRC_CRCWORD[8]),
        .I3(\state[1]_i_9_0 [1]),
        .I4(\state[1]_i_9_0 [0]),
        .I5(CRC_CRCWORD[10]),
        .O(\CRC_CRCWORD_I1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h90FF9090)) 
    BSP_IC_FRM_ERROR_I_i_2
       (.I0(\SM_REG_I_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(p_16_in),
        .I3(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I4(BSP_IC_F_FRM_ERROR_I_reg),
        .O(\SM_REG_I_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h83008000)) 
    BSP_IC_STUFF_ERROR_I_i_2
       (.I0(\CRC_CRCWORD_I1[14]_i_6_n_0 ),
        .I1(p_1_in),
        .I2(\SM_REG_I_reg_n_0_[0] ),
        .I3(SM_FLAG_I),
        .I4(\CRC_CRCWORD_I1[14]_i_7_n_0 ),
        .O(SM_STUFFERR));
  LUT6 #(
    .INIT(64'h0000A20200000000)) 
    CAN_PHY_TX_LP_i_19
       (.I0(MSR_DPEE_FS2),
        .I1(SM_STUFFBIT_I__11),
        .I2(SM_FLAG_I_FSB),
        .I3(\SM_REG_I_reg[1]_0 ),
        .I4(TXE_TX_REN_I_CFD_D1_i_39),
        .I5(CAN_PHY_TX_LP_i_17),
        .O(IC_REG_MSR_DPEE_FS2_reg));
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \COUNTER_I[0]_i_1 
       (.I0(COUNTER_I[0]),
        .I1(SM_FLAG_I_FSB),
        .I2(\SM_REG_I_reg[1]_0 ),
        .I3(\PREV_COUNTER_I_reg[0]_0 ),
        .I4(\COUNTER_I_reg[1]_0 ),
        .O(\COUNTER_I[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF6AAAAAAA)) 
    \COUNTER_I[1]_i_1 
       (.I0(COUNTER_I[1]),
        .I1(\PREV_COUNTER_I_reg[0]_0 ),
        .I2(\SM_REG_I_reg[1]_0 ),
        .I3(SM_FLAG_I_FSB),
        .I4(COUNTER_I[0]),
        .I5(\COUNTER_I_reg[1]_0 ),
        .O(\COUNTER_I[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \COUNTER_I[1]_i_2 
       (.I0(p_1_in),
        .I1(\SM_REG_I_reg_n_0_[0] ),
        .I2(p_16_in),
        .O(\SM_REG_I_reg[1]_0 ));
  FDRE \COUNTER_I_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\COUNTER_I[0]_i_1_n_0 ),
        .Q(COUNTER_I[0]),
        .R(1'b0));
  FDRE \COUNTER_I_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\COUNTER_I[1]_i_1_n_0 ),
        .Q(COUNTER_I[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \CRC_CRCWORD_I1[0]_i_1 
       (.I0(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC_CRCWORD_I10));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_CRCWORD_I1[10]_i_1 
       (.I0(\CRC_CRCWORD_I1_reg[14]_0 [5]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .O(CRC_CRCWORD_I[10]));
  LUT3 #(
    .INIT(8'h40)) 
    \CRC_CRCWORD_I1[14]_i_2 
       (.I0(SM_STUFFBIT_I__11),
        .I1(E),
        .I2(RXE_CRC_EN),
        .O(\CRC_CRCWORD_I1[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_CRCWORD_I1[14]_i_3 
       (.I0(\CRC_CRCWORD_I1_reg[14]_0 [9]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .O(CRC_CRCWORD_I[14]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h38000800)) 
    \CRC_CRCWORD_I1[14]_i_4 
       (.I0(\CRC_CRCWORD_I1[14]_i_6_n_0 ),
        .I1(p_1_in),
        .I2(\SM_REG_I_reg_n_0_[0] ),
        .I3(SM_FLAG_I),
        .I4(\CRC_CRCWORD_I1[14]_i_7_n_0 ),
        .O(SM_STUFFBIT_I__11));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \CRC_CRCWORD_I1[14]_i_6 
       (.I0(\SM_REG_I_reg_n_0_[5] ),
        .I1(\SM_REG_I_reg_n_0_[4] ),
        .I2(\SM_REG_I_reg_n_0_[3] ),
        .I3(\SM_REG_I_reg_n_0_[2] ),
        .O(\CRC_CRCWORD_I1[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \CRC_CRCWORD_I1[14]_i_7 
       (.I0(\SM_REG_I_reg_n_0_[5] ),
        .I1(\SM_REG_I_reg_n_0_[4] ),
        .I2(\SM_REG_I_reg_n_0_[3] ),
        .I3(\SM_REG_I_reg_n_0_[2] ),
        .O(\CRC_CRCWORD_I1[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_CRCWORD_I1[3]_i_1 
       (.I0(\CRC_CRCWORD_I1_reg[14]_0 [2]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .O(CRC_CRCWORD_I[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_CRCWORD_I1[4]_i_1 
       (.I0(CRC_CRCWORD[11]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .O(CRC_CRCWORD_I[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_CRCWORD_I1[7]_i_1 
       (.I0(CRC_CRCWORD[8]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .O(CRC_CRCWORD_I[7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \CRC_CRCWORD_I1[8]_i_1 
       (.I0(\CRC_CRCWORD_I1_reg[14]_0 [3]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .O(CRC_CRCWORD_I[8]));
  FDRE \CRC_CRCWORD_I1_reg[0] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD_I10),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [0]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[10] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD_I[10]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [6]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[11] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(\CRC_CRCWORD_I1_reg[14]_0 [6]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [7]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[12] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(\CRC_CRCWORD_I1_reg[14]_0 [7]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [8]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[13] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(\CRC_CRCWORD_I1_reg[14]_0 [8]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [9]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[14] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD_I[14]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [10]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[1] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(\CRC_CRCWORD_I1_reg[14]_0 [0]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [1]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[2] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(\CRC_CRCWORD_I1_reg[14]_0 [1]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [2]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[3] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD_I[3]),
        .Q(CRC_CRCWORD[11]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[4] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD_I[4]),
        .Q(CRC_CRCWORD[10]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[5] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD[10]),
        .Q(CRC_CRCWORD[9]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[6] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD[9]),
        .Q(CRC_CRCWORD[8]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[7] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD_I[7]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [3]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[8] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(CRC_CRCWORD_I[8]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [4]),
        .R(CRC_CRCWORD_I1));
  FDRE \CRC_CRCWORD_I1_reg[9] 
       (.C(can_clk),
        .CE(\CRC_CRCWORD_I1[14]_i_2_n_0 ),
        .D(\CRC_CRCWORD_I1_reg[14]_0 [4]),
        .Q(\CRC_CRCWORD_I1_reg[14]_0 [5]),
        .R(CRC_CRCWORD_I1));
  LUT6 #(
    .INIT(64'hAA8000000000AA80)) 
    EMU_CTR_FLG_I_i_1
       (.I0(dest_arst),
        .I1(E),
        .I2(EMU_CTR_EVENT_I),
        .I3(EMU_CTR_FLG_I_reg_0),
        .I4(EMU_WR_ACK_FS2),
        .I5(EMU_WR_ACK_FS3),
        .O(EMU_CTR_FLG_I_i_1_n_0));
  FDRE EMU_CTR_FLG_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(EMU_CTR_FLG_I_i_1_n_0),
        .Q(EMU_CTR_FLG_I_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \EMU_OL_ECR_I[0]_i_2 
       (.I0(EMU_CTR_FLG_I_reg_0),
        .I1(E),
        .I2(EMU_CTR_EVENT_I),
        .O(EMU_OL_ECR_WEN_I0));
  LUT2 #(
    .INIT(4'h9)) 
    \EMU_OL_ECR_I[15]_i_1 
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[0]),
        .O(\EMU_OL_ECR_I[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555557FFFFFFFF)) 
    \EMU_OL_ECR_I[15]_i_2 
       (.I0(TXE_TEC_DEC1),
        .I1(EMU_TEC_I_reg[5]),
        .I2(EMU_TEC_I_reg[6]),
        .I3(\EMU_TEC_I_reg[7]_0 ),
        .I4(IC_SYNC_SR_ERRWRN_i_2_n_0),
        .I5(\EMU_OL_ECR_I_reg[12]_0 ),
        .O(\EMU_OL_ECR_I[15]_i_2_n_0 ));
  FDRE \EMU_OL_ECR_I_reg[0] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[7]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [15]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[10] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_TEC_I2_0[5]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [5]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[11] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_TEC_I2_0[4]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [4]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[12] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_TEC_I2_0[3]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [3]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[13] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_TEC_I2_0[2]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [2]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[14] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_TEC_I2_0[1]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [1]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[15] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(\EMU_OL_ECR_I[15]_i_1_n_0 ),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [0]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[1] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[6]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [14]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[2] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[5]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [13]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[3] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[4]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [12]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[4] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[3]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [11]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[5] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[2]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [10]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[6] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[1]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [9]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[7] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_REC_I2[0]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [8]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[8] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_TEC_I2_0[7]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [7]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE \EMU_OL_ECR_I_reg[9] 
       (.C(can_clk),
        .CE(EMU_OL_ECR_WEN_I0),
        .D(EMU_TEC_I2_0[6]),
        .Q(\EMU_OL_ECR_I_reg[0]_0 [6]),
        .R(\EMU_OL_ECR_I_reg[15]_0 ));
  FDRE EMU_OL_ECR_WEN_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(EMU_OL_ECR_WEN_I_reg_0),
        .Q(IC_SYNC_ECR_WEN),
        .R(SYNC_RST_TL));
  CARRY4 EMU_REC_I20_carry
       (.CI(1'b0),
        .CO({EMU_REC_I20_carry_n_0,EMU_REC_I20_carry_n_1,EMU_REC_I20_carry_n_2,EMU_REC_I20_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\EMU_REC_I_reg_n_0_[3] ,\EMU_REC_I_reg_n_0_[2] ,\EMU_REC_I_reg_n_0_[1] ,\EMU_REC_I_reg_n_0_[0] }),
        .O(EMU_REC_I20[3:0]),
        .S({EMU_REC_I20_carry_i_1_n_0,EMU_REC_I20_carry_i_2_n_0,EMU_REC_I20_carry_i_3_n_0,EMU_REC_I20_carry_i_4_n_0}));
  CARRY4 EMU_REC_I20_carry__0
       (.CI(EMU_REC_I20_carry_n_0),
        .CO({NLW_EMU_REC_I20_carry__0_CO_UNCONNECTED[3],EMU_REC_I20_carry__0_n_1,EMU_REC_I20_carry__0_n_2,EMU_REC_I20_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\EMU_REC_I_reg_n_0_[6] ,\EMU_REC_I_reg_n_0_[5] ,\EMU_REC_I_reg_n_0_[4] }),
        .O(EMU_REC_I20[7:4]),
        .S({\EMU_OL_ECR_I_reg[0]_1 ,EMU_REC_I20_carry__0_i_2_n_0,EMU_REC_I20_carry__0_i_3_n_0,EMU_REC_I20_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFF10000000EF)) 
    EMU_REC_I20_carry__0_i_2
       (.I0(Q),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(EMU_REC_I20_carry_0),
        .I3(\EMU_REC_I_reg[7]_0 ),
        .I4(EMU_REC_I1117_out__0),
        .I5(\EMU_REC_I_reg_n_0_[6] ),
        .O(EMU_REC_I20_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF10000000EF)) 
    EMU_REC_I20_carry__0_i_3
       (.I0(Q),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(EMU_REC_I20_carry_0),
        .I3(\EMU_REC_I_reg[7]_0 ),
        .I4(EMU_REC_I1117_out__0),
        .I5(\EMU_REC_I_reg_n_0_[5] ),
        .O(EMU_REC_I20_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF10000000EF)) 
    EMU_REC_I20_carry__0_i_4
       (.I0(Q),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(EMU_REC_I20_carry_0),
        .I3(\EMU_REC_I_reg[7]_0 ),
        .I4(EMU_REC_I1117_out__0),
        .I5(\EMU_REC_I_reg_n_0_[4] ),
        .O(EMU_REC_I20_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF00001000FF)) 
    EMU_REC_I20_carry_i_1
       (.I0(Q),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(EMU_REC_I20_carry_0),
        .I3(EMU_REC_I1117_out__0),
        .I4(\EMU_REC_I_reg[7]_0 ),
        .I5(\EMU_REC_I_reg_n_0_[3] ),
        .O(EMU_REC_I20_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF10000000EF)) 
    EMU_REC_I20_carry_i_2
       (.I0(Q),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(EMU_REC_I20_carry_0),
        .I3(\EMU_REC_I_reg[7]_0 ),
        .I4(EMU_REC_I1117_out__0),
        .I5(\EMU_REC_I_reg_n_0_[2] ),
        .O(EMU_REC_I20_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF10000000EF)) 
    EMU_REC_I20_carry_i_3
       (.I0(Q),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(EMU_REC_I20_carry_0),
        .I3(\EMU_REC_I_reg[7]_0 ),
        .I4(EMU_REC_I1117_out__0),
        .I5(\EMU_REC_I_reg_n_0_[1] ),
        .O(EMU_REC_I20_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000FF10FFFF00EF)) 
    EMU_REC_I20_carry_i_4
       (.I0(Q),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(EMU_REC_I20_carry_0),
        .I3(\EMU_REC_I_reg[7]_0 ),
        .I4(EMU_REC_I1117_out__0),
        .I5(\EMU_REC_I_reg_n_0_[0] ),
        .O(EMU_REC_I20_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    EMU_REC_I20_carry_i_7
       (.I0(IC_SYNC_SR_ERRWRN_i_4_n_0),
        .I1(Q),
        .I2(\EMU_REC_I_reg_n_0_[6] ),
        .I3(\EMU_REC_I_reg_n_0_[5] ),
        .I4(RXE_REC_DEC1),
        .O(\EMU_REC_I_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \EMU_REC_I[0]_i_1 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[0]),
        .O(EMU_REC_I2[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \EMU_REC_I[1]_i_1 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[1]),
        .O(EMU_REC_I2[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \EMU_REC_I[2]_i_1 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[2]),
        .O(EMU_REC_I2[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \EMU_REC_I[3]_i_1 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[3]),
        .O(EMU_REC_I2[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \EMU_REC_I[4]_i_1 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[4]),
        .O(EMU_REC_I2[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \EMU_REC_I[5]_i_1 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[5]),
        .O(EMU_REC_I2[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \EMU_REC_I[6]_i_1 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[6]),
        .O(EMU_REC_I2[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \EMU_REC_I[7]_i_2 
       (.I0(RXE_REC_DEC1),
        .I1(Q),
        .I2(EMU_REC_I20[7]),
        .O(EMU_REC_I2[7]));
  FDRE \EMU_REC_I_reg[0] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[0]),
        .Q(\EMU_REC_I_reg_n_0_[0] ),
        .R(SR));
  FDRE \EMU_REC_I_reg[1] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[1]),
        .Q(\EMU_REC_I_reg_n_0_[1] ),
        .R(SR));
  FDRE \EMU_REC_I_reg[2] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[2]),
        .Q(\EMU_REC_I_reg_n_0_[2] ),
        .R(SR));
  FDRE \EMU_REC_I_reg[3] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[3]),
        .Q(\EMU_REC_I_reg_n_0_[3] ),
        .R(SR));
  FDRE \EMU_REC_I_reg[4] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[4]),
        .Q(\EMU_REC_I_reg_n_0_[4] ),
        .R(SR));
  FDRE \EMU_REC_I_reg[5] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[5]),
        .Q(\EMU_REC_I_reg_n_0_[5] ),
        .R(SR));
  FDRE \EMU_REC_I_reg[6] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[6]),
        .Q(\EMU_REC_I_reg_n_0_[6] ),
        .R(SR));
  FDRE \EMU_REC_I_reg[7] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_REC_I2[7]),
        .Q(Q),
        .R(SR));
  CARRY4 EMU_TEC_I2__0_carry
       (.CI(1'b0),
        .CO({EMU_TEC_I2__0_carry_n_0,EMU_TEC_I2__0_carry_n_1,EMU_TEC_I2__0_carry_n_2,EMU_TEC_I2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(EMU_TEC_I_reg[3:0]),
        .O({EMU_TEC_I2_0[3:1],NLW_EMU_TEC_I2__0_carry_O_UNCONNECTED[0]}),
        .S({EMU_TEC_I2__0_carry_i_1_n_0,EMU_TEC_I2__0_carry_i_2_n_0,EMU_TEC_I2__0_carry_i_3_n_0,EMU_TEC_I2__0_carry_i_4_n_0}));
  CARRY4 EMU_TEC_I2__0_carry__0
       (.CI(EMU_TEC_I2__0_carry_n_0),
        .CO({NLW_EMU_TEC_I2__0_carry__0_CO_UNCONNECTED[3],EMU_TEC_I2__0_carry__0_n_1,EMU_TEC_I2__0_carry__0_n_2,EMU_TEC_I2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,EMU_TEC_I_reg[6:4]}),
        .O(EMU_TEC_I2_0[7:4]),
        .S({EMU_TEC_I2__0_carry__0_i_1_n_0,EMU_TEC_I2__0_carry__0_i_2_n_0,EMU_TEC_I2__0_carry__0_i_3_n_0,EMU_TEC_I2__0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2__0_carry__0_i_1
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(\EMU_TEC_I_reg[7]_0 ),
        .O(EMU_TEC_I2__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2__0_carry__0_i_2
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[6]),
        .O(EMU_TEC_I2__0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2__0_carry__0_i_3
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[5]),
        .O(EMU_TEC_I2__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2__0_carry__0_i_4
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[4]),
        .O(EMU_TEC_I2__0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    EMU_TEC_I2__0_carry_i_1
       (.I0(\EMU_OL_ECR_I_reg[12]_0 ),
        .I1(EMU_TEC_I2_carry_i_6_n_0),
        .I2(EMU_TEC_I_reg[3]),
        .O(EMU_TEC_I2__0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2__0_carry_i_2
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[2]),
        .O(EMU_TEC_I2__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2__0_carry_i_3
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[1]),
        .O(EMU_TEC_I2__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2__0_carry_i_4
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[0]),
        .O(EMU_TEC_I2__0_carry_i_4_n_0));
  CARRY4 EMU_TEC_I2_carry
       (.CI(1'b0),
        .CO({EMU_TEC_I2_carry_n_0,EMU_TEC_I2_carry_n_1,EMU_TEC_I2_carry_n_2,EMU_TEC_I2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(EMU_TEC_I_reg[3:0]),
        .O(EMU_TEC_I2[3:0]),
        .S({EMU_TEC_I2_carry_i_1_n_0,EMU_TEC_I2_carry_i_2_n_0,EMU_TEC_I2_carry_i_3_n_0,EMU_TEC_I2_carry_i_4_n_0}));
  CARRY4 EMU_TEC_I2_carry__0
       (.CI(EMU_TEC_I2_carry_n_0),
        .CO({NLW_EMU_TEC_I2_carry__0_CO_UNCONNECTED[3],EMU_TEC_I2_carry__0_n_1,EMU_TEC_I2_carry__0_n_2,EMU_TEC_I2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,EMU_TEC_I_reg[6:4]}),
        .O(EMU_TEC_I2[7:4]),
        .S({EMU_TEC_I2_carry__0_i_1_n_0,EMU_TEC_I2_carry__0_i_2_n_0,EMU_TEC_I2_carry__0_i_3_n_0,EMU_TEC_I2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2_carry__0_i_1
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(\EMU_TEC_I_reg[7]_0 ),
        .O(EMU_TEC_I2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2_carry__0_i_2
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[6]),
        .O(EMU_TEC_I2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2_carry__0_i_3
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[5]),
        .O(EMU_TEC_I2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2_carry__0_i_4
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[4]),
        .O(EMU_TEC_I2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    EMU_TEC_I2_carry_i_1
       (.I0(\EMU_OL_ECR_I_reg[12]_0 ),
        .I1(EMU_TEC_I2_carry_i_6_n_0),
        .I2(EMU_TEC_I_reg[3]),
        .O(EMU_TEC_I2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2_carry_i_2
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[2]),
        .O(EMU_TEC_I2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2_carry_i_3
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[1]),
        .O(EMU_TEC_I2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    EMU_TEC_I2_carry_i_4
       (.I0(\EMU_OL_ECR_I[15]_i_2_n_0 ),
        .I1(EMU_TEC_I_reg[0]),
        .O(EMU_TEC_I2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    EMU_TEC_I2_carry_i_6
       (.I0(IC_SYNC_SR_ERRWRN_i_2_n_0),
        .I1(\EMU_TEC_I_reg[7]_0 ),
        .I2(EMU_TEC_I_reg[6]),
        .I3(EMU_TEC_I_reg[5]),
        .I4(TXE_TEC_DEC1),
        .O(EMU_TEC_I2_carry_i_6_n_0));
  FDRE \EMU_TEC_I_reg[0] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[0]),
        .Q(EMU_TEC_I_reg[0]),
        .R(SR));
  FDRE \EMU_TEC_I_reg[1] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[1]),
        .Q(EMU_TEC_I_reg[1]),
        .R(SR));
  FDRE \EMU_TEC_I_reg[2] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[2]),
        .Q(EMU_TEC_I_reg[2]),
        .R(SR));
  FDRE \EMU_TEC_I_reg[3] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[3]),
        .Q(EMU_TEC_I_reg[3]),
        .R(SR));
  FDRE \EMU_TEC_I_reg[4] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[4]),
        .Q(EMU_TEC_I_reg[4]),
        .R(SR));
  FDRE \EMU_TEC_I_reg[5] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[5]),
        .Q(EMU_TEC_I_reg[5]),
        .R(SR));
  FDRE \EMU_TEC_I_reg[6] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[6]),
        .Q(EMU_TEC_I_reg[6]),
        .R(SR));
  FDRE \EMU_TEC_I_reg[7] 
       (.C(can_clk),
        .CE(E),
        .D(EMU_TEC_I2[7]),
        .Q(\EMU_TEC_I_reg[7]_0 ),
        .R(SR));
  FDRE EMU_WR_ACK_FS3_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(EMU_WR_ACK_FS2),
        .Q(EMU_WR_ACK_FS3),
        .R(SYNC_RST_TL));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    IC_SYNC_SR_ERRWRN_i_1
       (.I0(EMU_STAT1),
        .I1(IC_SYNC_SR_ERRWRN_i_2_n_0),
        .I2(EMU_TEC_I_reg[6]),
        .I3(EMU_TEC_I_reg[5]),
        .I4(IC_SYNC_SR_ERRWRN_i_3_n_0),
        .I5(IC_SYNC_SR_ERRWRN_i_4_n_0),
        .O(EMU_ERRWRN));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    IC_SYNC_SR_ERRWRN_i_2
       (.I0(EMU_TEC_I_reg[1]),
        .I1(EMU_TEC_I_reg[4]),
        .I2(EMU_TEC_I_reg[3]),
        .I3(EMU_TEC_I_reg[2]),
        .I4(EMU_TEC_I_reg[0]),
        .O(IC_SYNC_SR_ERRWRN_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    IC_SYNC_SR_ERRWRN_i_3
       (.I0(\EMU_REC_I_reg_n_0_[5] ),
        .I1(\EMU_REC_I_reg_n_0_[6] ),
        .O(IC_SYNC_SR_ERRWRN_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    IC_SYNC_SR_ERRWRN_i_4
       (.I0(\EMU_REC_I_reg_n_0_[1] ),
        .I1(\EMU_REC_I_reg_n_0_[2] ),
        .I2(\EMU_REC_I_reg_n_0_[4] ),
        .I3(\EMU_REC_I_reg_n_0_[3] ),
        .I4(\EMU_REC_I_reg_n_0_[0] ),
        .O(IC_SYNC_SR_ERRWRN_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IC_SYNC_SR_ESTAT[1]_i_1 
       (.I0(\EMU_TEC_I_reg[7]_0 ),
        .I1(Q),
        .O(EMU_STAT1));
  LUT2 #(
    .INIT(4'h6)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[0]_i_1 
       (.I0(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC17_FD_CRCWORD_I10));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[11]_i_1 
       (.I0(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [3]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[11]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[13]_i_1 
       (.I0(CRC17_CRCWORD[4]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[13]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[14]_i_1 
       (.I0(CRC17_CRCWORD[3]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[14]));
  LUT5 #(
    .INIT(32'h82AA0000)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1 
       (.I0(E),
        .I1(p_1_in),
        .I2(\SM_REG_I_reg_n_0_[0] ),
        .I3(p_16_in),
        .I4(RXE_CRC_EN),
        .O(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_2 
       (.I0(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [4]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[16]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_3 
       (.I0(PREV_COUNTER_I[0]),
        .I1(PREV_COUNTER_I[1]),
        .I2(COUNTER_I[0]),
        .I3(COUNTER_I[1]),
        .I4(SM_FLAG_I_FSB),
        .O(p_16_in));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[1]_i_1 
       (.I0(CRC17_CRCWORD[16]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[3]_i_1 
       (.I0(CRC17_CRCWORD[14]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[4]_i_1 
       (.I0(CRC17_CRCWORD[13]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC17_FD_CRCWORD_I1[6]_i_1 
       (.I0(CRC17_CRCWORD[11]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .I2(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .O(CRC17_FD_CRCWORD_I[6]));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[0] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I10),
        .Q(CRC17_CRCWORD[16]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[10] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [2]),
        .Q(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [3]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[11] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[11]),
        .Q(CRC17_CRCWORD[5]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[12] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_CRCWORD[5]),
        .Q(CRC17_CRCWORD[4]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[13] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[13]),
        .Q(CRC17_CRCWORD[3]),
        .S(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[14] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[14]),
        .Q(CRC17_CRCWORD[2]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[15] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_CRCWORD[2]),
        .Q(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [4]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[16]),
        .Q(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [5]),
        .S(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[1] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[1]),
        .Q(CRC17_CRCWORD[15]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[2] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_CRCWORD[15]),
        .Q(CRC17_CRCWORD[14]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[3]),
        .Q(CRC17_CRCWORD[13]),
        .S(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[4] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[4]),
        .Q(CRC17_CRCWORD[12]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[5] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_CRCWORD[12]),
        .Q(CRC17_CRCWORD[11]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[6] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_FD_CRCWORD_I[6]),
        .Q(CRC17_CRCWORD[10]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[7] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC17_CRCWORD[10]),
        .Q(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [0]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[8] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [0]),
        .Q(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [1]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC17_FD_CRCWORD_I1_reg[9] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [1]),
        .Q(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 [2]),
        .R(CRC_CRCWORD_I1));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC21_FD_CRCWORD_I1[11]_i_1 
       (.I0(CRC21_CRCWORD[10]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [5]),
        .I2(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC21_FD_CRCWORD_I[11]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC21_FD_CRCWORD_I1[13]_i_1 
       (.I0(CRC21_CRCWORD[8]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [5]),
        .I2(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC21_FD_CRCWORD_I[13]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC21_FD_CRCWORD_I1[20]_i_1 
       (.I0(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [4]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [5]),
        .I2(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC21_FD_CRCWORD_I[20]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC21_FD_CRCWORD_I1[3]_i_1 
       (.I0(CRC21_CRCWORD[18]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [5]),
        .I2(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC21_FD_CRCWORD_I[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC21_FD_CRCWORD_I1[4]_i_1 
       (.I0(CRC21_CRCWORD[17]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [5]),
        .I2(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC21_FD_CRCWORD_I[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ISO_CRC.CRC21_FD_CRCWORD_I1[7]_i_1 
       (.I0(CRC21_CRCWORD[14]),
        .I1(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [5]),
        .I2(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 ),
        .O(CRC21_FD_CRCWORD_I[7]));
  FDSE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1 ),
        .Q(CRC21_CRCWORD[20]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[10] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[11]),
        .Q(CRC21_CRCWORD[10]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_FD_CRCWORD_I[11]),
        .Q(CRC21_CRCWORD[9]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[12] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[9]),
        .Q(CRC21_CRCWORD[8]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[13] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_FD_CRCWORD_I[13]),
        .Q(CRC21_CRCWORD[7]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[14] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[7]),
        .Q(CRC21_CRCWORD[6]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[15] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[6]),
        .Q(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [0]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[16] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [0]),
        .Q(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [1]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[17] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [1]),
        .Q(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [2]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[18] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [2]),
        .Q(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [3]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[19] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [3]),
        .Q(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [4]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[1] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[20]),
        .Q(CRC21_CRCWORD[19]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_FD_CRCWORD_I[20]),
        .Q(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 [5]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[2] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[19]),
        .Q(CRC21_CRCWORD[18]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_FD_CRCWORD_I[3]),
        .Q(CRC21_CRCWORD[17]),
        .S(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[4] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_FD_CRCWORD_I[4]),
        .Q(CRC21_CRCWORD[16]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[5] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[16]),
        .Q(CRC21_CRCWORD[15]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[6] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[15]),
        .Q(CRC21_CRCWORD[14]),
        .R(CRC_CRCWORD_I1));
  FDSE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_FD_CRCWORD_I[7]),
        .Q(CRC21_CRCWORD[13]),
        .S(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[8] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[13]),
        .Q(CRC21_CRCWORD[12]),
        .R(CRC_CRCWORD_I1));
  FDRE \ISO_CRC.CRC21_FD_CRCWORD_I1_reg[9] 
       (.C(can_clk),
        .CE(\ISO_CRC.CRC17_FD_CRCWORD_I1[16]_i_1_n_0 ),
        .D(CRC21_CRCWORD[12]),
        .Q(CRC21_CRCWORD[11]),
        .R(CRC_CRCWORD_I1));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \ISO_CRC.SBC[0]_i_1 
       (.I0(p_1_in0_in),
        .I1(\ISO_CRC.SBC0 ),
        .I2(\ISO_CRC.SBC_reg_n_0_[1] ),
        .I3(p_0_out),
        .I4(CRC_CRCWORD_I1),
        .O(\ISO_CRC.SBC[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ISO_CRC.SBC[0]_i_2 
       (.I0(SM_FLAG_I),
        .I1(E),
        .I2(SM_FLAG_I_FSB),
        .I3(SM_STUFFBIT_I__11),
        .O(\ISO_CRC.SBC0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \ISO_CRC.SBC[1]_i_1 
       (.I0(\ISO_CRC.SBC_reg_n_0_[1] ),
        .I1(\ISO_CRC.SBC0 ),
        .I2(p_0_out),
        .I3(CRC_CRCWORD_I1),
        .O(\ISO_CRC.SBC[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \ISO_CRC.SBC[2]_i_1 
       (.I0(p_0_out),
        .I1(\ISO_CRC.SBC0 ),
        .I2(CRC_CRCWORD_I1),
        .O(\ISO_CRC.SBC[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ISO_CRC.SBC_SEQ_REG[1]_i_1 
       (.I0(\ISO_CRC.SBC_reg_n_0_[1] ),
        .I1(p_1_in0_in),
        .O(\ISO_CRC.SBC_SEQ_CMB01_out ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ISO_CRC.SBC_SEQ_REG[2]_i_1 
       (.I0(\ISO_CRC.SBC_reg_n_0_[1] ),
        .I1(p_0_out),
        .O(\ISO_CRC.SBC_SEQ_CMB0 ));
  FDRE \ISO_CRC.SBC_SEQ_REG_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in0_in),
        .Q(SBC_SEQ[0]),
        .R(SYNC_RST_TL));
  FDRE \ISO_CRC.SBC_SEQ_REG_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ISO_CRC.SBC_SEQ_CMB01_out ),
        .Q(SBC_SEQ[1]),
        .R(SYNC_RST_TL));
  FDRE \ISO_CRC.SBC_SEQ_REG_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ISO_CRC.SBC_SEQ_CMB0 ),
        .Q(SBC_SEQ[2]),
        .R(SYNC_RST_TL));
  FDRE \ISO_CRC.SBC_SEQ_REG_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(SBC_SEQ[3]),
        .R(SYNC_RST_TL));
  FDRE \ISO_CRC.SBC_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ISO_CRC.SBC[0]_i_1_n_0 ),
        .Q(p_1_in0_in),
        .R(1'b0));
  FDRE \ISO_CRC.SBC_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ISO_CRC.SBC[1]_i_1_n_0 ),
        .Q(\ISO_CRC.SBC_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ISO_CRC.SBC_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ISO_CRC.SBC[2]_i_1_n_0 ),
        .Q(p_0_out),
        .R(1'b0));
  FDSE \PREV_COUNTER_I_reg[0] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(COUNTER_I[0]),
        .Q(PREV_COUNTER_I[0]),
        .S(SYNC_RST_TL));
  FDSE \PREV_COUNTER_I_reg[1] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(COUNTER_I[1]),
        .Q(PREV_COUNTER_I[1]),
        .S(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \RXE_DLC_I[3]_i_1 
       (.I0(SM_FLAG_I_FSB_reg_0),
        .I1(E),
        .I2(\RXE_DLC_I_reg[3] ),
        .O(BTL_SAMP_EN_D1_reg));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \RXE_DLC_I[3]_i_2 
       (.I0(\SM_REG_I_reg[1]_0 ),
        .I1(SM_FLAG_I_FSB),
        .I2(SM_STUFFBIT_I__11),
        .O(SM_FLAG_I_FSB_reg_0));
  FDRE SM_FLAG_I_FSB_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(SM_FLAG_I_FSB_reg_5),
        .Q(SM_FLAG_I_FSB),
        .R(1'b0));
  FDRE SM_FLAG_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(SM_FLAG_I_reg_0),
        .Q(SM_FLAG_I),
        .R(1'b0));
  FDRE \SM_REG_I_reg[0] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(D),
        .Q(\SM_REG_I_reg_n_0_[0] ),
        .R(SYNC_RST_TL));
  FDRE \SM_REG_I_reg[1] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(\SM_REG_I_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(SYNC_RST_TL));
  FDRE \SM_REG_I_reg[2] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(p_1_in),
        .Q(\SM_REG_I_reg_n_0_[2] ),
        .R(SYNC_RST_TL));
  FDRE \SM_REG_I_reg[3] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(\SM_REG_I_reg_n_0_[2] ),
        .Q(\SM_REG_I_reg_n_0_[3] ),
        .R(SYNC_RST_TL));
  FDRE \SM_REG_I_reg[4] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(\SM_REG_I_reg_n_0_[3] ),
        .Q(\SM_REG_I_reg_n_0_[4] ),
        .R(SYNC_RST_TL));
  FDRE \SM_REG_I_reg[5] 
       (.C(can_clk),
        .CE(\PREV_COUNTER_I_reg[0]_0 ),
        .D(\SM_REG_I_reg_n_0_[4] ),
        .Q(\SM_REG_I_reg_n_0_[5] ),
        .R(SYNC_RST_TL));
  LUT5 #(
    .INIT(32'h8888F000)) 
    SM_STUFFBIT_PD1_i_1
       (.I0(COUNTER_I[0]),
        .I1(COUNTER_I[1]),
        .I2(SM_STUFFBIT_PD1_i_2_n_0),
        .I3(SM_FLAG_I),
        .I4(SM_FLAG_I_FSB),
        .O(SM_STUFFBIT_PD));
  LUT6 #(
    .INIT(64'h4000000000000002)) 
    SM_STUFFBIT_PD1_i_2
       (.I0(\SM_REG_I_reg_n_0_[5] ),
        .I1(\SM_REG_I_reg_n_0_[4] ),
        .I2(p_1_in),
        .I3(\SM_REG_I_reg_n_0_[0] ),
        .I4(\SM_REG_I_reg_n_0_[3] ),
        .I5(\SM_REG_I_reg_n_0_[2] ),
        .O(SM_STUFFBIT_PD1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    TXE_PASSTX_I_i_2
       (.I0(Q),
        .I1(\EMU_TEC_I_reg[7]_0 ),
        .I2(MSR_SNOOP_FS2),
        .O(\EMU_REC_I_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    TXE_TXING_i_4
       (.I0(\EMU_REC_I_reg_n_0_[4] ),
        .I1(Q),
        .I2(\EMU_REC_I_reg_n_0_[5] ),
        .I3(\EMU_REC_I_reg_n_0_[6] ),
        .I4(TXE_TXING_i_8_n_0),
        .O(EMU_REC_ERRACT));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    TXE_TXING_i_8
       (.I0(\EMU_REC_I_reg_n_0_[1] ),
        .I1(\EMU_REC_I_reg_n_0_[0] ),
        .I2(\EMU_REC_I_reg_n_0_[3] ),
        .I3(\EMU_REC_I_reg_n_0_[2] ),
        .O(TXE_TXING_i_8_n_0));
  LUT6 #(
    .INIT(64'h2A2A2A2A222A2A2A)) 
    TXE_TX_REN_I_CFD_D1_i_15
       (.I0(TXE_TX_REN_I_CFD_D1_i_39_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_39),
        .I2(TXE_TX_REN_I_CFD_D1_i_34_n_0),
        .I3(SM_STUFFBIT_PD1_i_2_n_0),
        .I4(SM_FLAG_I),
        .I5(SM_FLAG_I_FSB),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_29
       (.I0(SBC_SEQ[1]),
        .I1(SBC_SEQ[3]),
        .I2(SBC_SEQ[0]),
        .I3(\state[1]_i_9_0 [1]),
        .I4(\state[1]_i_9_0 [0]),
        .I5(SBC_SEQ[2]),
        .O(BSP_TXBIT_I02_in));
  LUT6 #(
    .INIT(64'hEA40404000000000)) 
    TXE_TX_REN_I_CFD_D1_i_30
       (.I0(SM_FLAG_I_FSB),
        .I1(SM_FLAG_I),
        .I2(SM_STUFFBIT_PD1_i_2_n_0),
        .I3(COUNTER_I[1]),
        .I4(COUNTER_I[0]),
        .I5(TXE_TX_REN_I_CFD_D1_i_39),
        .O(BSP_TXBIT_I1262_out__0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h80)) 
    TXE_TX_REN_I_CFD_D1_i_34
       (.I0(COUNTER_I[1]),
        .I1(COUNTER_I[0]),
        .I2(SM_FLAG_I_FSB),
        .O(TXE_TX_REN_I_CFD_D1_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    TXE_TX_REN_I_CFD_D1_i_55
       (.I0(TXE_TX_REN_I_CFD_D1_i_71_n_0),
        .I1(TXE_TX_REN_I_CFD_D1_i_72_n_0),
        .I2(TXE_TX_REN_I_CFD_D1_i_73_n_0),
        .I3(TXE_TX_REN_I_CFD_D1_i_33),
        .I4(TXE_TX_REN_I_CFD_D1_i_33_0),
        .I5(TXE_TX_REN_I_CFD_D1_i_33_1),
        .O(\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_71
       (.I0(CRC17_CRCWORD[13]),
        .I1(CRC17_CRCWORD[11]),
        .I2(CRC17_CRCWORD[12]),
        .I3(\state[1]_i_9_0 [1]),
        .I4(\state[1]_i_9_0 [0]),
        .I5(CRC17_CRCWORD[10]),
        .O(TXE_TX_REN_I_CFD_D1_i_71_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_72
       (.I0(CRC17_CRCWORD[5]),
        .I1(CRC17_CRCWORD[3]),
        .I2(CRC17_CRCWORD[4]),
        .I3(\state[1]_i_9_0 [1]),
        .I4(\state[1]_i_9_0 [0]),
        .I5(CRC17_CRCWORD[2]),
        .O(TXE_TX_REN_I_CFD_D1_i_72_n_0));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    TXE_TX_REN_I_CFD_D1_i_73
       (.I0(CRC17_CRCWORD[16]),
        .I1(CRC17_CRCWORD[15]),
        .I2(\state[1]_i_9_0 [1]),
        .I3(\state[1]_i_9_0 [0]),
        .I4(CRC17_CRCWORD[14]),
        .O(TXE_TX_REN_I_CFD_D1_i_73_n_0));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_83
       (.I0(CRC21_CRCWORD[13]),
        .I1(CRC21_CRCWORD[11]),
        .I2(CRC21_CRCWORD[12]),
        .I3(\state[1]_i_9_0 [1]),
        .I4(\state[1]_i_9_0 [0]),
        .I5(CRC21_CRCWORD[10]),
        .O(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_84
       (.I0(CRC21_CRCWORD[9]),
        .I1(CRC21_CRCWORD[7]),
        .I2(CRC21_CRCWORD[8]),
        .I3(\state[1]_i_9_0 [1]),
        .I4(\state[1]_i_9_0 [0]),
        .I5(CRC21_CRCWORD[6]),
        .O(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    TXE_TX_REN_I_CFD_D1_i_85
       (.I0(CRC21_CRCWORD[20]),
        .I1(CRC21_CRCWORD[19]),
        .I2(\state[1]_i_9_0 [1]),
        .I3(\state[1]_i_9_0 [0]),
        .I4(CRC21_CRCWORD[18]),
        .O(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    TXE_TX_REN_I_CFD_D1_i_86
       (.I0(CRC21_CRCWORD[17]),
        .I1(CRC21_CRCWORD[15]),
        .I2(CRC21_CRCWORD[16]),
        .I3(\state[1]_i_9_0 [1]),
        .I4(\state[1]_i_9_0 [0]),
        .I5(CRC21_CRCWORD[14]),
        .O(\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28 \XPM_CDC_MODULES.EMU_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(EMU_WR_ACK_FS2),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'hFF2E)) 
    \state[0]_i_43 
       (.I0(SM_STUFFBIT_I__11),
        .I1(SM_FLAG_I_FSB),
        .I2(\SM_REG_I_reg[1]_0 ),
        .I3(TXE_TX_REN_I_CFD_D1_i_39),
        .O(SM_FLAG_I_FSB_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[2]_i_22 
       (.I0(SM_FLAG_I_FSB_reg_0),
        .I1(CO),
        .O(SM_FLAG_I_FSB_reg_1));
  LUT5 #(
    .INIT(32'h80000000)) 
    \state[2]_i_24 
       (.I0(EMU_TEC_I_reg[3]),
        .I1(EMU_TEC_I_reg[4]),
        .I2(\EMU_TEC_I_reg[7]_0 ),
        .I3(EMU_TEC_I_reg[6]),
        .I4(EMU_TEC_I_reg[5]),
        .O(\EMU_TEC_I_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch
   (MSR_LBACK_FS2,
    MSR_DPEE_FS2,
    MSR_SBR_FS2,
    MSR_DAR_FS2,
    IC_REG_IFF_EN_FS2_reg_0,
    IFF6_EN_FS2,
    IFF5_EN_FS2,
    MSR_BRSD_FS2,
    MSR_SLEEP_FS2,
    TDC_EN_FS2,
    MSR_SNOOP_FS2,
    IC_TIMESTAMP_RST_FS3_reg_0,
    CAN_PHY_RX_I,
    SR,
    D,
    IC_TIMESTAMP_RST_P,
    IC_REG_MSR_LBACK,
    can_clk,
    \syncstages_ff_reg[0] ,
    \syncstages_ff_reg[0]_0 ,
    \syncstages_ff_reg[0]_1 ,
    IC_REG_MSR_DAR,
    \syncstages_ff_reg[0]_2 ,
    \syncstages_ff_reg[0]_3 ,
    \syncstages_ff_reg[0]_4 ,
    \syncstages_ff_reg[0]_5 ,
    \syncstages_ff_reg[0]_6 ,
    SYNC_RST_TL,
    TS_COUNTER_SW_RST_D1,
    dest_arst,
    CAN_PHY_RX_I_NEG_FLOP,
    \SM_REG_I_reg[0] ,
    CAN_PHY_TX_LP,
    SSP_EN);
  output MSR_LBACK_FS2;
  output MSR_DPEE_FS2;
  output MSR_SBR_FS2;
  output MSR_DAR_FS2;
  output IC_REG_IFF_EN_FS2_reg_0;
  output IFF6_EN_FS2;
  output IFF5_EN_FS2;
  output MSR_BRSD_FS2;
  output MSR_SLEEP_FS2;
  output TDC_EN_FS2;
  output MSR_SNOOP_FS2;
  output IC_TIMESTAMP_RST_FS3_reg_0;
  output CAN_PHY_RX_I;
  output [0:0]SR;
  output [0:0]D;
  output IC_TIMESTAMP_RST_P;
  input IC_REG_MSR_LBACK;
  input can_clk;
  input [0:0]\syncstages_ff_reg[0] ;
  input \syncstages_ff_reg[0]_0 ;
  input \syncstages_ff_reg[0]_1 ;
  input IC_REG_MSR_DAR;
  input [2:0]\syncstages_ff_reg[0]_2 ;
  input \syncstages_ff_reg[0]_3 ;
  input \syncstages_ff_reg[0]_4 ;
  input \syncstages_ff_reg[0]_5 ;
  input \syncstages_ff_reg[0]_6 ;
  input SYNC_RST_TL;
  input TS_COUNTER_SW_RST_D1;
  input dest_arst;
  input CAN_PHY_RX_I_NEG_FLOP;
  input \SM_REG_I_reg[0] ;
  input CAN_PHY_TX_LP;
  input SSP_EN;

  wire CAN_PHY_RX_I;
  wire CAN_PHY_RX_I_NEG_FLOP;
  wire CAN_PHY_TX_LP;
  wire [0:0]D;
  wire IC_REG_F_BRPR_TDC_EN_FS2_I;
  wire IC_REG_IFF5_EN_FS2_I;
  wire IC_REG_IFF6_EN_FS2_I;
  wire IC_REG_IFF_EN_FS2_I;
  wire IC_REG_IFF_EN_FS2_reg_0;
  wire IC_REG_MSR_BRSD_FS2_I;
  wire IC_REG_MSR_DAR;
  wire IC_REG_MSR_DAR_FS2_I;
  wire IC_REG_MSR_DPEE_FS2_I;
  wire IC_REG_MSR_LBACK;
  wire IC_REG_MSR_LBACK_FS2;
  wire IC_REG_MSR_SLEEP_FS2_I;
  wire IC_REG_MSR_SNOOP_FS2;
  wire IC_REG_SBR_FS2_I;
  wire IC_TIMESTAMP_RST_FS2;
  wire IC_TIMESTAMP_RST_FS3;
  wire IC_TIMESTAMP_RST_FS3_reg_0;
  wire IC_TIMESTAMP_RST_P;
  wire IFF5_EN_FS2;
  wire IFF6_EN_FS2;
  wire MSR_BRSD_FS2;
  wire MSR_DAR_FS2;
  wire MSR_DPEE_FS2;
  wire MSR_LBACK_FS2;
  wire MSR_SBR_FS2;
  wire MSR_SLEEP_FS2;
  wire MSR_SNOOP_FS2;
  wire \SM_REG_I_reg[0] ;
  wire [0:0]SR;
  wire SSP_EN;
  wire SYNC_RST_TL;
  wire TDC_EN_FS2;
  wire TS_COUNTER_SW_RST_D1;
  wire can_clk;
  wire dest_arst;
  wire [0:0]\syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[0]_0 ;
  wire \syncstages_ff_reg[0]_1 ;
  wire [2:0]\syncstages_ff_reg[0]_2 ;
  wire \syncstages_ff_reg[0]_3 ;
  wire \syncstages_ff_reg[0]_4 ;
  wire \syncstages_ff_reg[0]_5 ;
  wire \syncstages_ff_reg[0]_6 ;

  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    CAN_PHY_RX_D_i_1
       (.I0(CAN_PHY_TX_LP),
        .I1(MSR_LBACK_FS2),
        .I2(SSP_EN),
        .I3(CAN_PHY_RX_I_NEG_FLOP),
        .I4(IC_REG_IFF_EN_FS2_reg_0),
        .I5(\SM_REG_I_reg[0] ),
        .O(D));
  FDRE IC_REG_F_BRPR_TDC_EN_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_F_BRPR_TDC_EN_FS2_I),
        .Q(TDC_EN_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_IFF5_EN_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_IFF5_EN_FS2_I),
        .Q(IFF5_EN_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_IFF6_EN_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_IFF6_EN_FS2_I),
        .Q(IFF6_EN_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_IFF_EN_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_IFF_EN_FS2_I),
        .Q(IC_REG_IFF_EN_FS2_reg_0),
        .R(SYNC_RST_TL));
  FDRE IC_REG_MSR_BRSD_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_MSR_BRSD_FS2_I),
        .Q(MSR_BRSD_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_MSR_DAR_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_MSR_DAR_FS2_I),
        .Q(MSR_DAR_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_MSR_DPEE_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_MSR_DPEE_FS2_I),
        .Q(MSR_DPEE_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_MSR_LBACK_FS2_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_MSR_LBACK_FS2),
        .Q(MSR_LBACK_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_MSR_SLEEP_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_MSR_SLEEP_FS2_I),
        .Q(MSR_SLEEP_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_MSR_SNOOP_FS2_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_MSR_SNOOP_FS2),
        .Q(MSR_SNOOP_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_REG_SBR_FS2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_SBR_FS2_I),
        .Q(MSR_SBR_FS2),
        .R(SYNC_RST_TL));
  FDRE IC_TIMESTAMP_RST_FS3_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_TIMESTAMP_RST_FS2),
        .Q(IC_TIMESTAMP_RST_FS3),
        .R(SYNC_RST_TL));
  LUT3 #(
    .INIT(8'hB8)) 
    \SM_REG_I[5]_i_4 
       (.I0(CAN_PHY_RX_I_NEG_FLOP),
        .I1(IC_REG_IFF_EN_FS2_reg_0),
        .I2(\SM_REG_I_reg[0] ),
        .O(CAN_PHY_RX_I));
  LUT2 #(
    .INIT(4'hB)) 
    \SSP_COUNT_DOWN[6]_i_1 
       (.I0(MSR_LBACK_FS2),
        .I1(dest_arst),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \TIME_STAMP_CNT[15]_i_1 
       (.I0(IC_TIMESTAMP_RST_FS3),
        .I1(IC_TIMESTAMP_RST_FS2),
        .I2(TS_COUNTER_SW_RST_D1),
        .I3(dest_arst),
        .O(IC_TIMESTAMP_RST_FS3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    TS_COUNTER_SW_RST_D1_i_1
       (.I0(IC_TIMESTAMP_RST_FS3),
        .I1(IC_TIMESTAMP_RST_FS2),
        .O(IC_TIMESTAMP_RST_P));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26 \XPM_CDC_MODULES.BRSD_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_MSR_BRSD_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_5 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20 \XPM_CDC_MODULES.DAR_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_MSR_DAR_FS2_I),
        .src_clk(1'b0),
        .src_in(IC_REG_MSR_DAR));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24 \XPM_CDC_MODULES.DPEE_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_MSR_DPEE_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_3 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23 \XPM_CDC_MODULES.IFF5_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_IFF5_EN_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_2 [2]));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22 \XPM_CDC_MODULES.IFF6_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_IFF6_EN_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_2 [1]));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21 \XPM_CDC_MODULES.IFF_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_IFF_EN_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_2 [0]));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16 \XPM_CDC_MODULES.LBACK_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_MSR_LBACK_FS2),
        .src_clk(1'b0),
        .src_in(IC_REG_MSR_LBACK));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25 \XPM_CDC_MODULES.SBR_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_SBR_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_4 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18 \XPM_CDC_MODULES.SLEEP_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_MSR_SLEEP_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_0 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19 \XPM_CDC_MODULES.SNOOP_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_MSR_SNOOP_FS2),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_1 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17 \XPM_CDC_MODULES.TDC_EN_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_REG_F_BRPR_TDC_EN_FS2_I),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27 \XPM_CDC_MODULES.TSMP_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out(IC_TIMESTAMP_RST_FS2),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0]_6 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_tdc
   (TXING_BRS_EN_BTR_D1,
    TDC_SSP_SAMP_PT_reg_0,
    TDC_SSP_SAMP_PT_D1,
    SSP_RCVD_RXBIT,
    SSP_BTL_TXBIT_I,
    \MEM_reg[3]_0 ,
    RSYNC_FLG_I_reg,
    RSYNC_FLG_I_reg_0,
    RSYNC_FLG_I_reg_1,
    HSYNC_FLG_I_reg,
    BTL_TRNSMT_EN_FD1_reg,
    Q,
    \PIPELINED_BITS_reg[0]_0 ,
    \PIPELINED_BITS_reg[1]_0 ,
    S,
    DI,
    BRS_EN_BTR_D1_reg,
    BRS_EN_BTR_D1_reg_0,
    \arststages_ff_reg[1] ,
    \BTL_COUNTER_I_REG_reg[7] ,
    \BTL_COUNTER_I_REG_reg[7]_0 ,
    BTL_COUNTER_I1__0,
    \BTL_COUNTER_I_REG_reg[2] ,
    BRS_EN_BTR_D1_reg_1,
    ERR_TXBERR_I_FD_SSP_EN_1_reg_0,
    SYNC_RST_TL,
    TXING_BRS_EN_BTR_D1_reg_0,
    can_clk,
    FAST_TRANSMT_PT,
    SSP_RCVD_RXBIT_reg_0,
    SSP_BTL_TXBIT_I_reg_0,
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry ,
    dest_arst,
    RSYNC_FLG_I,
    RSYNC_FLG_I_reg_2,
    RSYNC_FLG_I_reg_3,
    RSYNC_FLG_I_reg_4,
    RSYNC_FLG_I_reg_5,
    SSP_EN_D1,
    SSP_EN,
    RSYNC_FLG_I_reg_6,
    CO,
    FAST_TRANSMT_PT_D1_reg_0,
    FAST_TRANSMT_PT_D1_reg_1,
    FAST_TRANSMT_PT_D1_reg_2,
    FAST_TRANSMT_PT_D1_reg_3,
    BTL_TRNSMT_EN_FD1,
    HSYNC_FLG_I_reg_0,
    HSYNC_FLG_I_reg_1,
    D,
    BTL_TRNSMT_EN_FD1_i_2,
    HSYNC_FLG_I_reg_2,
    HSYNC_FLG_I_reg_3,
    TDC_TRIG_COND_D1,
    \MEM_reg[0]_0 ,
    \TDC_COUNTER_reg[6]_0 ,
    \TDC_COUNTER_reg[0]_0 ,
    \TDC_COUNTER_reg[0]_1 ,
    CAN_PHY_RX_I_NEG_FLOP,
    FAST_TRANSMT_PT_D1_i_3_0,
    FAST_TRANSMT_PT_D1_i_3_1,
    \BTL_COUNTER_I_REG_reg[8] ,
    CAN_PHY_TX_POS_FLOP_X27,
    \CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ,
    \BTL_COUNTER_I_REG_reg[0] ,
    BRS_EN_BTR,
    \BTL_COUNTER_I_REG_reg[8]_0 ,
    BTL_COUNTER_I0,
    \BTL_COUNTER_I_REG_reg[0]_0 ,
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry ,
    \CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0 ,
    O,
    \BTL_COUNTER_I_REG_reg[2]_0 ,
    \BTL_COUNTER_I_REG_reg[0]_1 ,
    \TDC_COUNTER_reg[6]_1 ,
    \PIPELINED_BITS_reg[0]_1 ,
    FIRST_FAST_TRANSMT_PT_FLG_reg_0,
    \RD_PTR_reg[1]_0 ,
    \WR_PTR_reg[1]_0 ,
    ERR_TXBERR_I_FD_SSP_EN_1_reg_1);
  output TXING_BRS_EN_BTR_D1;
  output TDC_SSP_SAMP_PT_reg_0;
  output TDC_SSP_SAMP_PT_D1;
  output SSP_RCVD_RXBIT;
  output SSP_BTL_TXBIT_I;
  output \MEM_reg[3]_0 ;
  output RSYNC_FLG_I_reg;
  output RSYNC_FLG_I_reg_0;
  output RSYNC_FLG_I_reg_1;
  output HSYNC_FLG_I_reg;
  output BTL_TRNSMT_EN_FD1_reg;
  output [6:0]Q;
  output \PIPELINED_BITS_reg[0]_0 ;
  output \PIPELINED_BITS_reg[1]_0 ;
  output [0:0]S;
  output [3:0]DI;
  output BRS_EN_BTR_D1_reg;
  output [0:0]BRS_EN_BTR_D1_reg_0;
  output [2:0]\arststages_ff_reg[1] ;
  output [3:0]\BTL_COUNTER_I_REG_reg[7] ;
  output [2:0]\BTL_COUNTER_I_REG_reg[7]_0 ;
  output BTL_COUNTER_I1__0;
  output [2:0]\BTL_COUNTER_I_REG_reg[2] ;
  output [0:0]BRS_EN_BTR_D1_reg_1;
  output ERR_TXBERR_I_FD_SSP_EN_1_reg_0;
  input SYNC_RST_TL;
  input TXING_BRS_EN_BTR_D1_reg_0;
  input can_clk;
  input FAST_TRANSMT_PT;
  input SSP_RCVD_RXBIT_reg_0;
  input SSP_BTL_TXBIT_I_reg_0;
  input [3:0]\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry ;
  input dest_arst;
  input RSYNC_FLG_I;
  input RSYNC_FLG_I_reg_2;
  input RSYNC_FLG_I_reg_3;
  input RSYNC_FLG_I_reg_4;
  input RSYNC_FLG_I_reg_5;
  input SSP_EN_D1;
  input SSP_EN;
  input RSYNC_FLG_I_reg_6;
  input [0:0]CO;
  input [0:0]FAST_TRANSMT_PT_D1_reg_0;
  input [0:0]FAST_TRANSMT_PT_D1_reg_1;
  input [0:0]FAST_TRANSMT_PT_D1_reg_2;
  input FAST_TRANSMT_PT_D1_reg_3;
  input BTL_TRNSMT_EN_FD1;
  input HSYNC_FLG_I_reg_0;
  input HSYNC_FLG_I_reg_1;
  input [0:0]D;
  input BTL_TRNSMT_EN_FD1_i_2;
  input HSYNC_FLG_I_reg_2;
  input HSYNC_FLG_I_reg_3;
  input TDC_TRIG_COND_D1;
  input \MEM_reg[0]_0 ;
  input [5:0]\TDC_COUNTER_reg[6]_0 ;
  input \TDC_COUNTER_reg[0]_0 ;
  input \TDC_COUNTER_reg[0]_1 ;
  input CAN_PHY_RX_I_NEG_FLOP;
  input [0:0]FAST_TRANSMT_PT_D1_i_3_0;
  input [0:0]FAST_TRANSMT_PT_D1_i_3_1;
  input [4:0]\BTL_COUNTER_I_REG_reg[8] ;
  input [6:0]CAN_PHY_TX_POS_FLOP_X27;
  input [0:0]\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ;
  input \BTL_COUNTER_I_REG_reg[0] ;
  input BRS_EN_BTR;
  input [7:0]\BTL_COUNTER_I_REG_reg[8]_0 ;
  input [4:0]BTL_COUNTER_I0;
  input \BTL_COUNTER_I_REG_reg[0]_0 ;
  input [1:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry ;
  input [0:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0 ;
  input [3:0]O;
  input [1:0]\BTL_COUNTER_I_REG_reg[2]_0 ;
  input \BTL_COUNTER_I_REG_reg[0]_1 ;
  input [0:0]\TDC_COUNTER_reg[6]_1 ;
  input \PIPELINED_BITS_reg[0]_1 ;
  input FIRST_FAST_TRANSMT_PT_FLG_reg_0;
  input \RD_PTR_reg[1]_0 ;
  input \WR_PTR_reg[1]_0 ;
  input ERR_TXBERR_I_FD_SSP_EN_1_reg_1;

  wire BRS_EN_BTR;
  wire BRS_EN_BTR_D1_reg;
  wire [0:0]BRS_EN_BTR_D1_reg_0;
  wire [0:0]BRS_EN_BTR_D1_reg_1;
  wire [4:0]BTL_COUNTER_I0;
  wire BTL_COUNTER_I1__0;
  wire \BTL_COUNTER_I_REG_reg[0] ;
  wire \BTL_COUNTER_I_REG_reg[0]_0 ;
  wire \BTL_COUNTER_I_REG_reg[0]_1 ;
  wire [2:0]\BTL_COUNTER_I_REG_reg[2] ;
  wire [1:0]\BTL_COUNTER_I_REG_reg[2]_0 ;
  wire [3:0]\BTL_COUNTER_I_REG_reg[7] ;
  wire [2:0]\BTL_COUNTER_I_REG_reg[7]_0 ;
  wire [4:0]\BTL_COUNTER_I_REG_reg[8] ;
  wire [7:0]\BTL_COUNTER_I_REG_reg[8]_0 ;
  wire BTL_TRNSMT_EN_FD1;
  wire BTL_TRNSMT_EN_FD1_i_2;
  wire BTL_TRNSMT_EN_FD1_reg;
  wire CAN_PHY_RX_I_NEG_FLOP;
  wire [3:0]\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry ;
  wire [0:0]\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ;
  wire [1:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry ;
  wire [0:0]\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0 ;
  wire [6:0]CAN_PHY_TX_POS_FLOP_X27;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0;
  wire ERR_TXBERR_I_FD_SSP_EN_1_reg_0;
  wire ERR_TXBERR_I_FD_SSP_EN_1_reg_1;
  wire FAST_BIT_TIME_IN_CAN_CLK_COUNTS0;
  wire \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0 ;
  wire [6:0]FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg;
  wire FAST_TRANSMT_PT;
  wire FAST_TRANSMT_PT_D1;
  wire [0:0]FAST_TRANSMT_PT_D1_i_3_0;
  wire [0:0]FAST_TRANSMT_PT_D1_i_3_1;
  wire FAST_TRANSMT_PT_D1_i_5_n_0;
  wire [0:0]FAST_TRANSMT_PT_D1_reg_0;
  wire [0:0]FAST_TRANSMT_PT_D1_reg_1;
  wire [0:0]FAST_TRANSMT_PT_D1_reg_2;
  wire FAST_TRANSMT_PT_D1_reg_3;
  wire FIRST_FAST_TRANSMT_PT_FLG;
  wire FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0;
  wire FIRST_FAST_TRANSMT_PT_FLG_reg_0;
  wire HSYNC_FLG_I_reg;
  wire HSYNC_FLG_I_reg_0;
  wire HSYNC_FLG_I_reg_1;
  wire HSYNC_FLG_I_reg_2;
  wire HSYNC_FLG_I_reg_3;
  wire [0:3]MEM;
  wire \MEM[0]_i_1_n_0 ;
  wire \MEM[1]_i_1_n_0 ;
  wire \MEM[2]_i_1_n_0 ;
  wire \MEM[3]_i_1_n_0 ;
  wire \MEM_reg[0]_0 ;
  wire \MEM_reg[3]_0 ;
  wire [3:0]O;
  wire \PIPELINED_BITS[0]_i_1_n_0 ;
  wire \PIPELINED_BITS[1]_i_1_n_0 ;
  wire \PIPELINED_BITS_reg[0]_0 ;
  wire \PIPELINED_BITS_reg[0]_1 ;
  wire \PIPELINED_BITS_reg[1]_0 ;
  wire [6:0]Q;
  wire [1:0]RD_PTR;
  wire \RD_PTR[0]_i_1_n_0 ;
  wire \RD_PTR[1]_i_2_n_0 ;
  wire \RD_PTR_reg[1]_0 ;
  wire RSYNC_FLG_I;
  wire RSYNC_FLG_I0;
  wire RSYNC_FLG_I_reg;
  wire RSYNC_FLG_I_reg_0;
  wire RSYNC_FLG_I_reg_1;
  wire RSYNC_FLG_I_reg_2;
  wire RSYNC_FLG_I_reg_3;
  wire RSYNC_FLG_I_reg_4;
  wire RSYNC_FLG_I_reg_5;
  wire RSYNC_FLG_I_reg_6;
  wire [0:0]S;
  wire SECOND_FAST_TRANSMT_PT_FLG;
  wire SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0;
  wire SSP_BTL_TXBIT_I;
  wire SSP_BTL_TXBIT_I_reg_0;
  wire SSP_COUNT_DOWN1__5;
  wire [6:0]SSP_COUNT_DOWN1_in;
  wire \SSP_COUNT_DOWN[1]_i_2_n_0 ;
  wire \SSP_COUNT_DOWN[1]_i_3_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_10_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_11_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_12_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_13_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_15_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_2_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_4_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_5_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_6_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_7_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_8_n_0 ;
  wire \SSP_COUNT_DOWN[6]_i_9_n_0 ;
  wire \SSP_COUNT_DOWN_reg_n_0_[0] ;
  wire \SSP_COUNT_DOWN_reg_n_0_[1] ;
  wire \SSP_COUNT_DOWN_reg_n_0_[2] ;
  wire \SSP_COUNT_DOWN_reg_n_0_[3] ;
  wire \SSP_COUNT_DOWN_reg_n_0_[4] ;
  wire \SSP_COUNT_DOWN_reg_n_0_[5] ;
  wire \SSP_COUNT_DOWN_reg_n_0_[6] ;
  wire SSP_EN;
  wire SSP_EN_D1;
  wire SSP_RCVD_RXBIT;
  wire SSP_RCVD_RXBIT_reg_0;
  wire SYNC_RST_TL;
  wire [6:0]TDC_COUNTER;
  wire \TDC_COUNTER[3]_i_2_n_0 ;
  wire \TDC_COUNTER[4]_i_2_n_0 ;
  wire \TDC_COUNTER[6]_i_1_n_0 ;
  wire \TDC_COUNTER[6]_i_3_n_0 ;
  wire \TDC_COUNTER[6]_i_4_n_0 ;
  wire \TDC_COUNTER[6]_i_5_n_0 ;
  wire \TDC_COUNTER_reg[0]_0 ;
  wire \TDC_COUNTER_reg[0]_1 ;
  wire [5:0]\TDC_COUNTER_reg[6]_0 ;
  wire [0:0]\TDC_COUNTER_reg[6]_1 ;
  wire TDC_COUNTING_START;
  wire TDC_COUNTING_START_D1;
  wire TDC_COUNTING_START_RE__0;
  wire TDC_SSP_SAMP_PT0;
  wire TDC_SSP_SAMP_PT_D1;
  wire TDC_SSP_SAMP_PT_reg_0;
  wire TDC_TRIG_COND_D1;
  wire TXING_BRS_EN_BTR_D1;
  wire TXING_BRS_EN_BTR_D1_reg_0;
  wire [1:0]WR_PTR;
  wire \WR_PTR[0]_i_1_n_0 ;
  wire \WR_PTR[1]_i_1_n_0 ;
  wire \WR_PTR_reg[1]_0 ;
  wire [2:0]\arststages_ff_reg[1] ;
  wire can_clk;
  wire dest_arst;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_6__6_n_0;
  wire i__carry_i_7__6_n_0;
  wire i__carry_i_8__5_n_0;
  wire [6:0]p_0_in;
  wire [0:0]p_0_out;

  LUT6 #(
    .INIT(64'h0F0F0F0FAAC3C3AA)) 
    \BTL_COUNTER_I_REG[1]_i_3 
       (.I0(\BTL_COUNTER_I_REG_reg[8]_0 [1]),
        .I1(\BTL_COUNTER_I_REG_reg[0]_1 ),
        .I2(\BTL_COUNTER_I_REG_reg[2]_0 [0]),
        .I3(BRS_EN_BTR),
        .I4(\BTL_COUNTER_I_REG_reg[0] ),
        .I5(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .O(\BTL_COUNTER_I_REG_reg[2] [1]));
  LUT5 #(
    .INIT(32'h00FFF690)) 
    \BTL_COUNTER_I_REG[1]_i_4 
       (.I0(\BTL_COUNTER_I_REG_reg[0] ),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG_reg[8]_0 [0]),
        .I3(\BTL_COUNTER_I_REG_reg[0]_1 ),
        .I4(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .O(\BTL_COUNTER_I_REG_reg[2] [0]));
  LUT6 #(
    .INIT(64'h33CC33CCF30CAAAA)) 
    \BTL_COUNTER_I_REG[2]_i_4 
       (.I0(\BTL_COUNTER_I_REG_reg[8]_0 [2]),
        .I1(\BTL_COUNTER_I_REG_reg[2]_0 [0]),
        .I2(\BTL_COUNTER_I_REG_reg[0]_1 ),
        .I3(\BTL_COUNTER_I_REG_reg[2]_0 [1]),
        .I4(BTL_COUNTER_I1__0),
        .I5(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .O(\BTL_COUNTER_I_REG_reg[2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \BTL_COUNTER_I_REG[3]_i_11 
       (.I0(\BTL_COUNTER_I_REG_reg[0] ),
        .I1(BRS_EN_BTR),
        .O(BTL_COUNTER_I1__0));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAF0F0AA)) 
    \BTL_COUNTER_I_REG[4]_i_4 
       (.I0(\BTL_COUNTER_I_REG_reg[8]_0 [3]),
        .I1(\BTL_COUNTER_I_REG_reg[8] [0]),
        .I2(BTL_COUNTER_I0[0]),
        .I3(BRS_EN_BTR),
        .I4(\BTL_COUNTER_I_REG_reg[0] ),
        .I5(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAF0F0AA)) 
    \BTL_COUNTER_I_REG[5]_i_3 
       (.I0(\BTL_COUNTER_I_REG_reg[8]_0 [4]),
        .I1(\BTL_COUNTER_I_REG_reg[8] [1]),
        .I2(BTL_COUNTER_I0[1]),
        .I3(BRS_EN_BTR),
        .I4(\BTL_COUNTER_I_REG_reg[0] ),
        .I5(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAF0F0AA)) 
    \BTL_COUNTER_I_REG[8]_i_10 
       (.I0(\BTL_COUNTER_I_REG_reg[8]_0 [6]),
        .I1(\BTL_COUNTER_I_REG_reg[8] [3]),
        .I2(BTL_COUNTER_I0[3]),
        .I3(BRS_EN_BTR),
        .I4(\BTL_COUNTER_I_REG_reg[0] ),
        .I5(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFFFFF6900000F690)) 
    \BTL_COUNTER_I_REG[8]_i_12 
       (.I0(\BTL_COUNTER_I_REG_reg[0] ),
        .I1(BRS_EN_BTR),
        .I2(\BTL_COUNTER_I_REG_reg[8]_0 [7]),
        .I3(BTL_COUNTER_I0[4]),
        .I4(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .I5(\BTL_COUNTER_I_REG_reg[8] [4]),
        .O(BRS_EN_BTR_D1_reg));
  LUT6 #(
    .INIT(64'hCCCCCCCCAAF0F0AA)) 
    \BTL_COUNTER_I_REG[8]_i_8 
       (.I0(\BTL_COUNTER_I_REG_reg[8]_0 [5]),
        .I1(\BTL_COUNTER_I_REG_reg[8] [2]),
        .I2(BTL_COUNTER_I0[2]),
        .I3(BRS_EN_BTR),
        .I4(\BTL_COUNTER_I_REG_reg[0] ),
        .I5(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hBEAA000000000000)) 
    ERR_TXBERR_I_FD_SSP_EN_1_i_1
       (.I0(ERR_TXBERR_I_FD_SSP_EN_1_reg_0),
        .I1(SSP_RCVD_RXBIT),
        .I2(SSP_BTL_TXBIT_I),
        .I3(ERR_TXBERR_I_FD_SSP_EN_1_reg_1),
        .I4(TXING_BRS_EN_BTR_D1_reg_0),
        .I5(dest_arst),
        .O(ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0));
  FDRE ERR_TXBERR_I_FD_SSP_EN_1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(ERR_TXBERR_I_FD_SSP_EN_1_i_1_n_0),
        .Q(ERR_TXBERR_I_FD_SSP_EN_1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[0]_i_1 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[1]_i_1 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .I1(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[2]_i_1 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .I1(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .I2(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[3]_i_1 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]),
        .I1(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .I2(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[4]_i_1 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]),
        .I1(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .I2(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]),
        .I4(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[5]_i_1 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4]),
        .I1(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]),
        .I2(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .I4(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]),
        .I5(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_1 
       (.I0(FIRST_FAST_TRANSMT_PT_FLG),
        .I1(SECOND_FAST_TRANSMT_PT_FLG),
        .O(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0));
  LUT3 #(
    .INIT(8'hD2)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_2 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[5]),
        .I1(\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0 ),
        .I2(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3 
       (.I0(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]),
        .I1(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .I2(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]),
        .I4(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4]),
        .O(\FAST_BIT_TIME_IN_CAN_CLK_COUNTS[6]_i_3_n_0 ));
  FDRE \FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0] 
       (.C(can_clk),
        .CE(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0),
        .D(p_0_in[0]),
        .Q(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1] 
       (.C(can_clk),
        .CE(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0),
        .D(p_0_in[1]),
        .Q(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2] 
       (.C(can_clk),
        .CE(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0),
        .D(p_0_in[2]),
        .Q(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3] 
       (.C(can_clk),
        .CE(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0),
        .D(p_0_in[3]),
        .Q(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4] 
       (.C(can_clk),
        .CE(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0),
        .D(p_0_in[4]),
        .Q(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[5] 
       (.C(can_clk),
        .CE(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0),
        .D(p_0_in[5]),
        .Q(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[5]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[6] 
       (.C(can_clk),
        .CE(FAST_BIT_TIME_IN_CAN_CLK_COUNTS0),
        .D(p_0_in[6]),
        .Q(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[6]),
        .R(\RD_PTR_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA20)) 
    FAST_TRANSMT_PT_D1_i_2
       (.I0(CO),
        .I1(FAST_TRANSMT_PT_D1_reg_0),
        .I2(RSYNC_FLG_I_reg_0),
        .I3(HSYNC_FLG_I_reg),
        .I4(FAST_TRANSMT_PT_D1_reg_1),
        .O(RSYNC_FLG_I_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA8880)) 
    FAST_TRANSMT_PT_D1_i_3
       (.I0(FAST_TRANSMT_PT_D1_reg_2),
        .I1(RSYNC_FLG_I_reg_0),
        .I2(FAST_TRANSMT_PT_D1_i_5_n_0),
        .I3(FAST_TRANSMT_PT_D1_reg_3),
        .I4(HSYNC_FLG_I_reg),
        .I5(BTL_TRNSMT_EN_FD1),
        .O(BTL_TRNSMT_EN_FD1_reg));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    FAST_TRANSMT_PT_D1_i_4
       (.I0(RSYNC_FLG_I),
        .I1(HSYNC_FLG_I_reg_0),
        .I2(HSYNC_FLG_I_reg_1),
        .I3(D),
        .I4(BTL_TRNSMT_EN_FD1_i_2),
        .O(RSYNC_FLG_I_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    FAST_TRANSMT_PT_D1_i_5
       (.I0(FAST_TRANSMT_PT_D1_i_3_0),
        .I1(FAST_TRANSMT_PT_D1_i_3_1),
        .O(FAST_TRANSMT_PT_D1_i_5_n_0));
  FDRE FAST_TRANSMT_PT_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(FAST_TRANSMT_PT),
        .Q(FAST_TRANSMT_PT_D1),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    FIRST_FAST_TRANSMT_PT_FLG_i_1
       (.I0(FIRST_FAST_TRANSMT_PT_FLG),
        .I1(FAST_TRANSMT_PT_D1),
        .I2(BRS_EN_BTR),
        .I3(FIRST_FAST_TRANSMT_PT_FLG_reg_0),
        .I4(dest_arst),
        .O(FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0));
  FDRE FIRST_FAST_TRANSMT_PT_FLG_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(FIRST_FAST_TRANSMT_PT_FLG_i_1_n_0),
        .Q(FIRST_FAST_TRANSMT_PT_FLG),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    HSYNC_FLG_I_i_3
       (.I0(HSYNC_FLG_I_reg_2),
        .I1(HSYNC_FLG_I_reg_0),
        .I2(HSYNC_FLG_I_reg_1),
        .I3(D),
        .I4(HSYNC_FLG_I_reg_3),
        .O(HSYNC_FLG_I_reg));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \MEM[0]_i_1 
       (.I0(\MEM_reg[0]_0 ),
        .I1(WR_PTR[1]),
        .I2(\WR_PTR_reg[1]_0 ),
        .I3(WR_PTR[0]),
        .I4(MEM[0]),
        .O(\MEM[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \MEM[1]_i_1 
       (.I0(\MEM_reg[0]_0 ),
        .I1(WR_PTR[1]),
        .I2(\WR_PTR_reg[1]_0 ),
        .I3(WR_PTR[0]),
        .I4(MEM[1]),
        .O(\MEM[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \MEM[2]_i_1 
       (.I0(\MEM_reg[0]_0 ),
        .I1(\WR_PTR_reg[1]_0 ),
        .I2(WR_PTR[1]),
        .I3(WR_PTR[0]),
        .I4(MEM[2]),
        .O(\MEM[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \MEM[3]_i_1 
       (.I0(\MEM_reg[0]_0 ),
        .I1(\WR_PTR_reg[1]_0 ),
        .I2(WR_PTR[1]),
        .I3(WR_PTR[0]),
        .I4(MEM[3]),
        .O(\MEM[3]_i_1_n_0 ));
  FDRE \MEM_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\MEM[0]_i_1_n_0 ),
        .Q(MEM[0]),
        .R(SYNC_RST_TL));
  FDRE \MEM_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\MEM[1]_i_1_n_0 ),
        .Q(MEM[1]),
        .R(SYNC_RST_TL));
  FDRE \MEM_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\MEM[2]_i_1_n_0 ),
        .Q(MEM[2]),
        .R(SYNC_RST_TL));
  FDRE \MEM_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\MEM[3]_i_1_n_0 ),
        .Q(MEM[3]),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h0000AD4A)) 
    \PIPELINED_BITS[0]_i_1 
       (.I0(\PIPELINED_BITS_reg[0]_0 ),
        .I1(\PIPELINED_BITS_reg[1]_0 ),
        .I2(TDC_SSP_SAMP_PT_reg_0),
        .I3(FAST_TRANSMT_PT_D1),
        .I4(\PIPELINED_BITS_reg[0]_1 ),
        .O(\PIPELINED_BITS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h0000F2B0)) 
    \PIPELINED_BITS[1]_i_1 
       (.I0(FAST_TRANSMT_PT_D1),
        .I1(TDC_SSP_SAMP_PT_reg_0),
        .I2(\PIPELINED_BITS_reg[1]_0 ),
        .I3(\PIPELINED_BITS_reg[0]_0 ),
        .I4(\PIPELINED_BITS_reg[0]_1 ),
        .O(\PIPELINED_BITS[1]_i_1_n_0 ));
  FDRE \PIPELINED_BITS_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\PIPELINED_BITS[0]_i_1_n_0 ),
        .Q(\PIPELINED_BITS_reg[0]_0 ),
        .R(1'b0));
  FDRE \PIPELINED_BITS_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\PIPELINED_BITS[1]_i_1_n_0 ),
        .Q(\PIPELINED_BITS_reg[1]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PTR[0]_i_1 
       (.I0(TDC_SSP_SAMP_PT_reg_0),
        .I1(RD_PTR[0]),
        .O(\RD_PTR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PTR[1]_i_2 
       (.I0(RD_PTR[0]),
        .I1(TDC_SSP_SAMP_PT_reg_0),
        .I2(RD_PTR[1]),
        .O(\RD_PTR[1]_i_2_n_0 ));
  FDRE \RD_PTR_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\RD_PTR[0]_i_1_n_0 ),
        .Q(RD_PTR[0]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \RD_PTR_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\RD_PTR[1]_i_2_n_0 ),
        .Q(RD_PTR[1]),
        .R(\RD_PTR_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000E000E000E)) 
    RSYNC_FLG_I_i_1
       (.I0(RSYNC_FLG_I),
        .I1(RSYNC_FLG_I0),
        .I2(RSYNC_FLG_I_reg_2),
        .I3(RSYNC_FLG_I_reg_3),
        .I4(RSYNC_FLG_I_reg_4),
        .I5(RSYNC_FLG_I_reg_5),
        .O(RSYNC_FLG_I_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004454)) 
    RSYNC_FLG_I_i_2
       (.I0(RSYNC_FLG_I_reg_0),
        .I1(SSP_EN_D1),
        .I2(TXING_BRS_EN_BTR_D1),
        .I3(TXING_BRS_EN_BTR_D1_reg_0),
        .I4(SSP_EN),
        .I5(RSYNC_FLG_I_reg_6),
        .O(RSYNC_FLG_I0));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    SECOND_FAST_TRANSMT_PT_FLG_i_1
       (.I0(SECOND_FAST_TRANSMT_PT_FLG),
        .I1(FAST_TRANSMT_PT_D1),
        .I2(FIRST_FAST_TRANSMT_PT_FLG),
        .I3(BRS_EN_BTR),
        .I4(FIRST_FAST_TRANSMT_PT_FLG_reg_0),
        .I5(dest_arst),
        .O(SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0));
  FDRE SECOND_FAST_TRANSMT_PT_FLG_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(SECOND_FAST_TRANSMT_PT_FLG_i_1_n_0),
        .Q(SECOND_FAST_TRANSMT_PT_FLG),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    SSP_BTL_TXBIT_I0
       (.I0(MEM[3]),
        .I1(MEM[2]),
        .I2(RD_PTR[1]),
        .I3(MEM[1]),
        .I4(RD_PTR[0]),
        .I5(MEM[0]),
        .O(\MEM_reg[3]_0 ));
  FDSE SSP_BTL_TXBIT_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(SSP_BTL_TXBIT_I_reg_0),
        .Q(SSP_BTL_TXBIT_I),
        .S(SYNC_RST_TL));
  LUT1 #(
    .INIT(2'h1)) 
    \SSP_COUNT_DOWN[0]_i_1 
       (.I0(\SSP_COUNT_DOWN[1]_i_3_n_0 ),
        .O(SSP_COUNT_DOWN1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SSP_COUNT_DOWN[1]_i_1 
       (.I0(\SSP_COUNT_DOWN[1]_i_2_n_0 ),
        .I1(\SSP_COUNT_DOWN[1]_i_3_n_0 ),
        .O(SSP_COUNT_DOWN1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \SSP_COUNT_DOWN[1]_i_2 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[1] ),
        .I1(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_13_n_0 ),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[1]),
        .I4(Q[1]),
        .I5(SSP_COUNT_DOWN1__5),
        .O(\SSP_COUNT_DOWN[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \SSP_COUNT_DOWN[1]_i_3 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[0] ),
        .I1(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_13_n_0 ),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[0]),
        .I4(Q[0]),
        .I5(SSP_COUNT_DOWN1__5),
        .O(\SSP_COUNT_DOWN[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \SSP_COUNT_DOWN[2]_i_1 
       (.I0(\SSP_COUNT_DOWN[6]_i_7_n_0 ),
        .I1(\SSP_COUNT_DOWN[6]_i_6_n_0 ),
        .O(SSP_COUNT_DOWN1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \SSP_COUNT_DOWN[3]_i_1 
       (.I0(\SSP_COUNT_DOWN[6]_i_6_n_0 ),
        .I1(\SSP_COUNT_DOWN[6]_i_7_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_8_n_0 ),
        .O(SSP_COUNT_DOWN1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \SSP_COUNT_DOWN[4]_i_1 
       (.I0(\SSP_COUNT_DOWN[6]_i_6_n_0 ),
        .I1(\SSP_COUNT_DOWN[6]_i_7_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_8_n_0 ),
        .I3(\SSP_COUNT_DOWN[6]_i_10_n_0 ),
        .O(SSP_COUNT_DOWN1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFF00FE01)) 
    \SSP_COUNT_DOWN[5]_i_1 
       (.I0(\SSP_COUNT_DOWN[6]_i_6_n_0 ),
        .I1(\SSP_COUNT_DOWN[6]_i_7_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_8_n_0 ),
        .I3(\SSP_COUNT_DOWN[6]_i_9_n_0 ),
        .I4(\SSP_COUNT_DOWN[6]_i_10_n_0 ),
        .O(SSP_COUNT_DOWN1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \SSP_COUNT_DOWN[6]_i_10 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[4] ),
        .I1(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_13_n_0 ),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[4]),
        .I4(Q[4]),
        .I5(SSP_COUNT_DOWN1__5),
        .O(\SSP_COUNT_DOWN[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \SSP_COUNT_DOWN[6]_i_11 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[6] ),
        .I1(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_13_n_0 ),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[6]),
        .I4(Q[6]),
        .I5(SSP_COUNT_DOWN1__5),
        .O(\SSP_COUNT_DOWN[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040554000)) 
    \SSP_COUNT_DOWN[6]_i_12 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[0] ),
        .I1(SECOND_FAST_TRANSMT_PT_FLG),
        .I2(FIRST_FAST_TRANSMT_PT_FLG),
        .I3(TXING_BRS_EN_BTR_D1_reg_0),
        .I4(\SSP_COUNT_DOWN[6]_i_15_n_0 ),
        .I5(\SSP_COUNT_DOWN[6]_i_4_n_0 ),
        .O(\SSP_COUNT_DOWN[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \SSP_COUNT_DOWN[6]_i_13 
       (.I0(\SSP_COUNT_DOWN[6]_i_12_n_0 ),
        .I1(FIRST_FAST_TRANSMT_PT_FLG),
        .I2(FAST_TRANSMT_PT_D1),
        .O(\SSP_COUNT_DOWN[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SSP_COUNT_DOWN[6]_i_14 
       (.I0(FAST_TRANSMT_PT_D1),
        .I1(FIRST_FAST_TRANSMT_PT_FLG),
        .O(SSP_COUNT_DOWN1__5));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SSP_COUNT_DOWN[6]_i_15 
       (.I0(\PIPELINED_BITS_reg[0]_0 ),
        .I1(\PIPELINED_BITS_reg[1]_0 ),
        .O(\SSP_COUNT_DOWN[6]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \SSP_COUNT_DOWN[6]_i_2 
       (.I0(\SSP_COUNT_DOWN[6]_i_4_n_0 ),
        .I1(\SSP_COUNT_DOWN_reg_n_0_[0] ),
        .I2(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .O(\SSP_COUNT_DOWN[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \SSP_COUNT_DOWN[6]_i_3 
       (.I0(\SSP_COUNT_DOWN[6]_i_6_n_0 ),
        .I1(\SSP_COUNT_DOWN[6]_i_7_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_8_n_0 ),
        .I3(\SSP_COUNT_DOWN[6]_i_9_n_0 ),
        .I4(\SSP_COUNT_DOWN[6]_i_10_n_0 ),
        .I5(\SSP_COUNT_DOWN[6]_i_11_n_0 ),
        .O(SSP_COUNT_DOWN1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SSP_COUNT_DOWN[6]_i_4 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[4] ),
        .I1(\SSP_COUNT_DOWN_reg_n_0_[6] ),
        .I2(\SSP_COUNT_DOWN_reg_n_0_[1] ),
        .I3(\SSP_COUNT_DOWN_reg_n_0_[5] ),
        .I4(\SSP_COUNT_DOWN_reg_n_0_[3] ),
        .I5(\SSP_COUNT_DOWN_reg_n_0_[2] ),
        .O(\SSP_COUNT_DOWN[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \SSP_COUNT_DOWN[6]_i_5 
       (.I0(FIRST_FAST_TRANSMT_PT_FLG),
        .I1(FAST_TRANSMT_PT_D1),
        .I2(\SSP_COUNT_DOWN[6]_i_12_n_0 ),
        .O(\SSP_COUNT_DOWN[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SSP_COUNT_DOWN[6]_i_6 
       (.I0(\SSP_COUNT_DOWN[1]_i_3_n_0 ),
        .I1(\SSP_COUNT_DOWN[1]_i_2_n_0 ),
        .O(\SSP_COUNT_DOWN[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \SSP_COUNT_DOWN[6]_i_7 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[2] ),
        .I1(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_13_n_0 ),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[2]),
        .I4(Q[2]),
        .I5(SSP_COUNT_DOWN1__5),
        .O(\SSP_COUNT_DOWN[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \SSP_COUNT_DOWN[6]_i_8 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[3] ),
        .I1(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_13_n_0 ),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[3]),
        .I4(Q[3]),
        .I5(SSP_COUNT_DOWN1__5),
        .O(\SSP_COUNT_DOWN[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \SSP_COUNT_DOWN[6]_i_9 
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[5] ),
        .I1(\SSP_COUNT_DOWN[6]_i_5_n_0 ),
        .I2(\SSP_COUNT_DOWN[6]_i_13_n_0 ),
        .I3(FAST_BIT_TIME_IN_CAN_CLK_COUNTS_reg[5]),
        .I4(Q[5]),
        .I5(SSP_COUNT_DOWN1__5),
        .O(\SSP_COUNT_DOWN[6]_i_9_n_0 ));
  FDRE \SSP_COUNT_DOWN_reg[0] 
       (.C(can_clk),
        .CE(\SSP_COUNT_DOWN[6]_i_2_n_0 ),
        .D(SSP_COUNT_DOWN1_in[0]),
        .Q(\SSP_COUNT_DOWN_reg_n_0_[0] ),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \SSP_COUNT_DOWN_reg[1] 
       (.C(can_clk),
        .CE(\SSP_COUNT_DOWN[6]_i_2_n_0 ),
        .D(SSP_COUNT_DOWN1_in[1]),
        .Q(\SSP_COUNT_DOWN_reg_n_0_[1] ),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \SSP_COUNT_DOWN_reg[2] 
       (.C(can_clk),
        .CE(\SSP_COUNT_DOWN[6]_i_2_n_0 ),
        .D(SSP_COUNT_DOWN1_in[2]),
        .Q(\SSP_COUNT_DOWN_reg_n_0_[2] ),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \SSP_COUNT_DOWN_reg[3] 
       (.C(can_clk),
        .CE(\SSP_COUNT_DOWN[6]_i_2_n_0 ),
        .D(SSP_COUNT_DOWN1_in[3]),
        .Q(\SSP_COUNT_DOWN_reg_n_0_[3] ),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \SSP_COUNT_DOWN_reg[4] 
       (.C(can_clk),
        .CE(\SSP_COUNT_DOWN[6]_i_2_n_0 ),
        .D(SSP_COUNT_DOWN1_in[4]),
        .Q(\SSP_COUNT_DOWN_reg_n_0_[4] ),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \SSP_COUNT_DOWN_reg[5] 
       (.C(can_clk),
        .CE(\SSP_COUNT_DOWN[6]_i_2_n_0 ),
        .D(SSP_COUNT_DOWN1_in[5]),
        .Q(\SSP_COUNT_DOWN_reg_n_0_[5] ),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \SSP_COUNT_DOWN_reg[6] 
       (.C(can_clk),
        .CE(\SSP_COUNT_DOWN[6]_i_2_n_0 ),
        .D(SSP_COUNT_DOWN1_in[6]),
        .Q(\SSP_COUNT_DOWN_reg_n_0_[6] ),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDSE SSP_RCVD_RXBIT_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(SSP_RCVD_RXBIT_reg_0),
        .Q(SSP_RCVD_RXBIT),
        .S(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h55455575)) 
    \TDC_COUNTER[0]_i_1 
       (.I0(Q[0]),
        .I1(TDC_COUNTING_START_D1),
        .I2(TDC_TRIG_COND_D1),
        .I3(\MEM_reg[0]_0 ),
        .I4(\TDC_COUNTER_reg[6]_0 [0]),
        .O(TDC_COUNTER[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \TDC_COUNTER[1]_i_1 
       (.I0(Q[0]),
        .I1(\TDC_COUNTER_reg[6]_0 [0]),
        .I2(Q[1]),
        .I3(TDC_COUNTING_START_RE__0),
        .I4(\TDC_COUNTER_reg[6]_0 [1]),
        .O(TDC_COUNTER[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \TDC_COUNTER[2]_i_1 
       (.I0(p_0_out),
        .I1(\TDC_COUNTER_reg[6]_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(TDC_COUNTING_START_RE__0),
        .I5(\TDC_COUNTER_reg[6]_0 [2]),
        .O(TDC_COUNTER[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \TDC_COUNTER[2]_i_2 
       (.I0(\TDC_COUNTER_reg[6]_0 [0]),
        .I1(\MEM_reg[0]_0 ),
        .I2(TDC_TRIG_COND_D1),
        .I3(TDC_COUNTING_START_D1),
        .I4(Q[0]),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \TDC_COUNTER[3]_i_1 
       (.I0(\TDC_COUNTER_reg[6]_0 [2]),
        .I1(Q[2]),
        .I2(\TDC_COUNTER[3]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(TDC_COUNTING_START_RE__0),
        .I5(\TDC_COUNTER_reg[6]_0 [3]),
        .O(TDC_COUNTER[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \TDC_COUNTER[3]_i_2 
       (.I0(Q[1]),
        .I1(\TDC_COUNTER_reg[6]_0 [1]),
        .I2(Q[0]),
        .I3(TDC_COUNTING_START_RE__0),
        .I4(\TDC_COUNTER_reg[6]_0 [0]),
        .O(\TDC_COUNTER[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \TDC_COUNTER[4]_i_1 
       (.I0(\TDC_COUNTER_reg[6]_0 [3]),
        .I1(Q[3]),
        .I2(\TDC_COUNTER[4]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(TDC_COUNTING_START_RE__0),
        .I5(\TDC_COUNTER_reg[6]_0 [4]),
        .O(TDC_COUNTER[4]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \TDC_COUNTER[4]_i_2 
       (.I0(p_0_out),
        .I1(\TDC_COUNTER_reg[6]_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(TDC_COUNTING_START_RE__0),
        .I5(\TDC_COUNTER_reg[6]_0 [2]),
        .O(\TDC_COUNTER[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55455575AABAAA8A)) 
    \TDC_COUNTER[5]_i_1 
       (.I0(Q[5]),
        .I1(TDC_COUNTING_START_D1),
        .I2(TDC_TRIG_COND_D1),
        .I3(\MEM_reg[0]_0 ),
        .I4(\TDC_COUNTER_reg[6]_0 [5]),
        .I5(\TDC_COUNTER[6]_i_5_n_0 ),
        .O(TDC_COUNTER[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70F0F0F0)) 
    \TDC_COUNTER[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\TDC_COUNTER[6]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\TDC_COUNTER[6]_i_4_n_0 ),
        .O(\TDC_COUNTER[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF06A006A)) 
    \TDC_COUNTER[6]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\TDC_COUNTER[6]_i_5_n_0 ),
        .I3(TDC_COUNTING_START_RE__0),
        .I4(\TDC_COUNTER_reg[6]_0 [5]),
        .O(TDC_COUNTER[6]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h44400040)) 
    \TDC_COUNTER[6]_i_3 
       (.I0(\MEM_reg[0]_0 ),
        .I1(TDC_TRIG_COND_D1),
        .I2(\TDC_COUNTER_reg[0]_0 ),
        .I3(\TDC_COUNTER_reg[0]_1 ),
        .I4(CAN_PHY_RX_I_NEG_FLOP),
        .O(\TDC_COUNTER[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF7F0FFF0)) 
    \TDC_COUNTER[6]_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(TDC_COUNTING_START_RE__0),
        .I3(\TDC_COUNTER[6]_i_3_n_0 ),
        .I4(Q[4]),
        .O(\TDC_COUNTER[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \TDC_COUNTER[6]_i_5 
       (.I0(Q[4]),
        .I1(\TDC_COUNTER_reg[6]_0 [4]),
        .I2(\TDC_COUNTER_reg[6]_0 [3]),
        .I3(TDC_COUNTING_START_RE__0),
        .I4(Q[3]),
        .I5(\TDC_COUNTER[4]_i_2_n_0 ),
        .O(\TDC_COUNTER[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \TDC_COUNTER[6]_i_6 
       (.I0(\MEM_reg[0]_0 ),
        .I1(TDC_TRIG_COND_D1),
        .I2(TDC_COUNTING_START_D1),
        .O(TDC_COUNTING_START_RE__0));
  FDRE \TDC_COUNTER_reg[0] 
       (.C(can_clk),
        .CE(\TDC_COUNTER[6]_i_1_n_0 ),
        .D(TDC_COUNTER[0]),
        .Q(Q[0]),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \TDC_COUNTER_reg[1] 
       (.C(can_clk),
        .CE(\TDC_COUNTER[6]_i_1_n_0 ),
        .D(TDC_COUNTER[1]),
        .Q(Q[1]),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \TDC_COUNTER_reg[2] 
       (.C(can_clk),
        .CE(\TDC_COUNTER[6]_i_1_n_0 ),
        .D(TDC_COUNTER[2]),
        .Q(Q[2]),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \TDC_COUNTER_reg[3] 
       (.C(can_clk),
        .CE(\TDC_COUNTER[6]_i_1_n_0 ),
        .D(TDC_COUNTER[3]),
        .Q(Q[3]),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \TDC_COUNTER_reg[4] 
       (.C(can_clk),
        .CE(\TDC_COUNTER[6]_i_1_n_0 ),
        .D(TDC_COUNTER[4]),
        .Q(Q[4]),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \TDC_COUNTER_reg[5] 
       (.C(can_clk),
        .CE(\TDC_COUNTER[6]_i_1_n_0 ),
        .D(TDC_COUNTER[5]),
        .Q(Q[5]),
        .R(\TDC_COUNTER_reg[6]_1 ));
  FDRE \TDC_COUNTER_reg[6] 
       (.C(can_clk),
        .CE(\TDC_COUNTER[6]_i_1_n_0 ),
        .D(TDC_COUNTER[6]),
        .Q(Q[6]),
        .R(\TDC_COUNTER_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    TDC_COUNTING_START_D1_i_1
       (.I0(TDC_TRIG_COND_D1),
        .I1(\MEM_reg[0]_0 ),
        .O(TDC_COUNTING_START));
  FDRE TDC_COUNTING_START_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TDC_COUNTING_START),
        .Q(TDC_COUNTING_START_D1),
        .R(SYNC_RST_TL));
  FDRE TDC_SSP_SAMP_PT_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TDC_SSP_SAMP_PT_reg_0),
        .Q(TDC_SSP_SAMP_PT_D1),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    TDC_SSP_SAMP_PT_i_1
       (.I0(\SSP_COUNT_DOWN_reg_n_0_[0] ),
        .I1(\PIPELINED_BITS_reg[0]_0 ),
        .I2(\PIPELINED_BITS_reg[1]_0 ),
        .I3(\SSP_COUNT_DOWN[6]_i_4_n_0 ),
        .O(TDC_SSP_SAMP_PT0));
  FDRE TDC_SSP_SAMP_PT_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TDC_SSP_SAMP_PT0),
        .Q(TDC_SSP_SAMP_PT_reg_0),
        .R(SYNC_RST_TL));
  FDRE TXING_BRS_EN_BTR_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXING_BRS_EN_BTR_D1_reg_0),
        .Q(TXING_BRS_EN_BTR_D1),
        .R(SYNC_RST_TL));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \WR_PTR[0]_i_1 
       (.I0(\WR_PTR_reg[1]_0 ),
        .I1(WR_PTR[0]),
        .O(\WR_PTR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \WR_PTR[1]_i_1 
       (.I0(WR_PTR[0]),
        .I1(\WR_PTR_reg[1]_0 ),
        .I2(WR_PTR[1]),
        .O(\WR_PTR[1]_i_1_n_0 ));
  FDRE \WR_PTR_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\WR_PTR[0]_i_1_n_0 ),
        .Q(WR_PTR[0]),
        .R(\RD_PTR_reg[1]_0 ));
  FDRE \WR_PTR_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\WR_PTR[1]_i_1_n_0 ),
        .Q(WR_PTR[1]),
        .R(\RD_PTR_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1__1
       (.I0(CAN_PHY_TX_POS_FLOP_X27[6]),
        .I1(BRS_EN_BTR_D1_reg),
        .O(BRS_EN_BTR_D1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(BRS_EN_BTR_D1_reg),
        .I1(CAN_PHY_TX_POS_FLOP_X27[6]),
        .O(BRS_EN_BTR_D1_reg_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__3
       (.I0(DI[2]),
        .I1(\BTL_COUNTER_I_REG_reg[8] [2]),
        .I2(DI[3]),
        .I3(\BTL_COUNTER_I_REG_reg[8] [3]),
        .I4(\BTL_COUNTER_I_REG_reg[8] [4]),
        .I5(BRS_EN_BTR_D1_reg),
        .O(S));
  LUT6 #(
    .INIT(64'h8400004400008444)) 
    i__carry_i_1__5
       (.I0(BRS_EN_BTR_D1_reg),
        .I1(i__carry_i_4__3_n_0),
        .I2(\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 ),
        .I3(dest_arst),
        .I4(DI[3]),
        .I5(\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry [3]),
        .O(\arststages_ff_reg[1] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__6
       (.I0(CAN_PHY_TX_POS_FLOP_X27[5]),
        .I1(DI[3]),
        .I2(CAN_PHY_TX_POS_FLOP_X27[4]),
        .I3(DI[2]),
        .O(\BTL_COUNTER_I_REG_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__5
       (.I0(CAN_PHY_TX_POS_FLOP_X27[3]),
        .I1(DI[1]),
        .I2(CAN_PHY_TX_POS_FLOP_X27[2]),
        .I3(DI[0]),
        .O(\BTL_COUNTER_I_REG_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h8400004400008444)) 
    i__carry_i_2__6
       (.I0(DI[1]),
        .I1(i__carry_i_6__6_n_0),
        .I2(\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry [1]),
        .I3(dest_arst),
        .I4(DI[0]),
        .I5(\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry [0]),
        .O(\arststages_ff_reg[1] [1]));
  LUT6 #(
    .INIT(64'h8400004400008444)) 
    i__carry_i_3__6
       (.I0(\BTL_COUNTER_I_REG_reg[2] [2]),
        .I1(i__carry_i_7__6_n_0),
        .I2(O[2]),
        .I3(dest_arst),
        .I4(\BTL_COUNTER_I_REG_reg[2] [1]),
        .I5(O[1]),
        .O(\arststages_ff_reg[1] [0]));
  LUT6 #(
    .INIT(64'h556599A956669AAA)) 
    i__carry_i_4__3
       (.I0(i__carry_i_8__5_n_0),
        .I1(\BTL_COUNTER_I_REG_reg[0]_0 ),
        .I2(BTL_COUNTER_I1__0),
        .I3(BTL_COUNTER_I0[2]),
        .I4(\BTL_COUNTER_I_REG_reg[8] [2]),
        .I5(\BTL_COUNTER_I_REG_reg[8]_0 [5]),
        .O(i__carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__6
       (.I0(CAN_PHY_TX_POS_FLOP_X27[1]),
        .I1(\BTL_COUNTER_I_REG_reg[2] [1]),
        .I2(CAN_PHY_TX_POS_FLOP_X27[0]),
        .I3(\BTL_COUNTER_I_REG_reg[2] [0]),
        .O(\BTL_COUNTER_I_REG_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__3
       (.I0(DI[3]),
        .I1(CAN_PHY_TX_POS_FLOP_X27[5]),
        .I2(DI[2]),
        .I3(CAN_PHY_TX_POS_FLOP_X27[4]),
        .O(\BTL_COUNTER_I_REG_reg[7] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__5
       (.I0(DI[1]),
        .I1(CAN_PHY_TX_POS_FLOP_X27[3]),
        .I2(DI[0]),
        .I3(CAN_PHY_TX_POS_FLOP_X27[2]),
        .O(\BTL_COUNTER_I_REG_reg[7] [2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_6__6
       (.I0(dest_arst),
        .I1(O[3]),
        .I2(\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0 ),
        .O(i__carry_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__3
       (.I0(\BTL_COUNTER_I_REG_reg[2] [2]),
        .I1(\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry [0]),
        .I2(\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry_0 ),
        .I3(\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry [1]),
        .O(\BTL_COUNTER_I_REG_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_7__6
       (.I0(dest_arst),
        .I1(O[0]),
        .I2(\BTL_COUNTER_I_REG_reg[2] [0]),
        .O(i__carry_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__4
       (.I0(\BTL_COUNTER_I_REG_reg[2] [1]),
        .I1(CAN_PHY_TX_POS_FLOP_X27[1]),
        .I2(\BTL_COUNTER_I_REG_reg[2] [0]),
        .I3(CAN_PHY_TX_POS_FLOP_X27[0]),
        .O(\BTL_COUNTER_I_REG_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_8__5
       (.I0(\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry [2]),
        .I1(dest_arst),
        .O(i__carry_i_8__5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top
   (TXING_BRS_EN_BTR,
    TDC_SSP_SAMP_PT,
    CAN_PHY_RX_D,
    CLKM_EN,
    CAN_PHY_RX_I1,
    BTL_SAMP_EN_FD2,
    BTL_SAMP_EN_FD1,
    MATCH_RESULT_FS2_D1,
    MATCH_RESULT_1_D1,
    RXE_MSGVAL_EARLY_F1,
    TS_RX_WEN_F1,
    RXE_RXMSG_VAL_F1,
    MATCH_RESULT_0_D1,
    RXE_RXMSG_INVAL_F1,
    RXE_RXMSG_VAL_F0,
    RXE_MSGVAL_EARLY_F0,
    RXE_RXMSG_INVAL_F0,
    TS_COUNTER_SW_RST_D2,
    CLKM_EN_D1,
    TS_RX_WEN,
    dest_out,
    BIS_HSYNC_FLG_I,
    TXE_TX_REN_D1_reg,
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
    TXE_MSGINVAL_I,
    RXE_MSGVAL_FD1,
    RXE_MSGVAL_FD2,
    TXE_MSGVAL_FD1,
    TXE_MSGVAL_FD2,
    IC_SYNC_ISR_ARBLST,
    TXE_IC_ARBLSS_I,
    BSP_IN_IFSPACE,
    \state_reg[2] ,
    BSP_IN_ID_STATE_I,
    BSP_IN_ID_STATE_D1,
    BSP_IDVALID_FD1,
    BSP_IDVALID_FD2,
    ID_MATCH_EN,
    BSP_IN_EOF,
    RXE_RXFIFO_WEN_FD1,
    RXE_RXFIFO_WEN_FD2,
    IFF_EN_FS2,
    IFF6_EN_FS2,
    MSR_SNOOP_FS2,
    IC_SYNC_SR_BSFR,
    IC_SYNC_SR_PEE,
    IC_SYNC_SR_RSTST,
    IC_SYNC_SR_SLEEP,
    IC_SYNC_SR_LBACK,
    IC_SYNC_SR_BIDLE,
    IC_SYNC_SR_ERRWRN,
    \IC_SYNC_SR_ESTAT_reg[1]_0 ,
    IC_SYNC_ISR_BSOFF,
    D,
    \ic_reg_n_btr_ts2_cdc_tig_reg[4]_0 ,
    O,
    CO,
    Q,
    BTL_SAMP_EN,
    CAN_PHY_TX_LP,
    SSP_RCVD_RXBIT,
    SSP_BTL_TXBIT_I,
    BTL_RXBIT,
    HSYNC_FLG_I,
    BSP_TXBIT_FD_reg,
    CAN_PHY_TX_POS_FLOP_X2_reg,
    CAN_PHY_TX_POS_FLOP_reg,
    EMU_CTR_FLG_I,
    IC_SYNC_ECR_WEN,
    IC_SYNC_ISR_MSGLST_F1,
    IC_SYNC_ISR_MSGLST,
    IC_SYNC_TSR_WEN,
    RXE_RTR_I,
    RXE_IDE_I,
    TXE_PASSTX_I,
    TXE_PREFETCH_FD,
    TXE_TX_REN_D1,
    TXE_TRNSMT_FLG_reg,
    BSP_TXBIT_FD,
    BSP_CRCERR_I_CAN_FLG,
    BSP_CRCERR_I_CANFD_FLG,
    TXE_TXING_reg,
    RXE_PASSFLG_I,
    ERR_ACKERRPASS_I,
    IC_SYNC_ISR_RXOK,
    IC_SYNC_ISR_TXOK,
    BRS_EN_I_FLAG,
    IC_SYNC_ESR_BERR,
    IC_SYNC_ESR_CRCER,
    IC_SYNC_ESR_FMER,
    IC_SYNC_ESR_STER,
    IC_SYNC_ESR_ACKER,
    IC_SYNC_ESR_F_STER,
    IC_SYNC_ESR_F_FMER,
    IC_SYNC_ESR_F_CRCER,
    IC_SYNC_ESR_F_BERR,
    MSG_ON_CAN_BUS,
    RXE_FDF_I,
    RXE_ESI_I_reg,
    RXE_BRS_I,
    TDCV_CNT_REG_WEN,
    EMU_CTR_EVENT_I,
    SM_STUFFBIT,
    \RXE_SREG_I_reg[30] ,
    \state_reg[0] ,
    SR,
    p_1_in25_in,
    \EMU_REC_I_reg[7] ,
    BTL_RXBIT_I_reg,
    p_0_in26_in,
    ERR_EXTERR_I__1,
    TXE_TX_REN_I,
    IC_REG_MSR_DPEE_FS2_reg,
    \SM_REG_I_reg[0] ,
    p_78_in,
    \EMU_REC_I_reg[7]_0 ,
    ena,
    TXE_MSGVAL_D1_I_reg,
    RXE_RXMSG_VAL_F0_reg,
    RXE_RXMSG_VAL_F0_reg_0,
    RXE_RXMSG_VAL_F1_reg,
    RXE_RXMSG_VAL_F1_reg_0,
    RXF_FULL_AT_MSG_BOUNDARY_reg,
    \RXE_DATA_STORED_AT_DLC_reg[0] ,
    \RXE_SREG_I_reg[24] ,
    TS_RX_WDATA_F1,
    BSP_TXBIT_FD_reg_0,
    \state_reg[4] ,
    CAN_PHY_TX_POS_FLOP_X2,
    p_0_in58_in,
    BSP_TXBIT_FD_reg_1,
    BSP_TXBIT_I,
    \ic_reg_f_brpr_cdc_tig_reg[7]_0 ,
    CAN_PHY_TX_POS_FLOP_X2135_out__0,
    \state_reg[4]_0 ,
    p_1_in119_in,
    \RXE_COUNTER_I_reg[5] ,
    p_1_in62_in,
    \state_reg[2]_0 ,
    EMU_REC_ERRACT,
    SM_STUFFERR,
    \RXE_COUNTER_I_reg[1] ,
    BSP_TXBIT_D1_reg,
    BTL_RXBIT_I_reg_0,
    BSP_CRCERR_I_CANFD_FLG0,
    BSP_CRCERR_I_CAN_FLG0,
    \state_reg[4]_1 ,
    RXE_RTR_I0,
    \state_reg[4]_2 ,
    p_0_in61_in,
    \state_reg[0]_0 ,
    ERR_TXBERR_I_FD_F__3,
    ERR_TXBERR_I_FD_SSP_EN_1_reg,
    \state_reg[4]_3 ,
    BSP_CRCERR_I_CANFD__1,
    p_1_in57_in,
    IC_REG_SBR_FS2_reg,
    HSYNC_OCCR_I,
    TXE_TXING15_out,
    TXE_TRNSMT_FLG_SET,
    \state_reg[0]_1 ,
    HSYNC_FLG_I0,
    TXE_TXING_reg_0,
    \TDC_COUNTER_reg[6] ,
    BTL_NTQ_I0_carry__0,
    MATCH_RESULT_1_D11__21,
    \MEM_reg[3] ,
    \EMU_OL_ECR_I_reg[0] ,
    \ID_FOR_MATCH_reg[0] ,
    IC_REG_MSR_LBACK,
    can_clk,
    \syncstages_ff_reg[0] ,
    \syncstages_ff_reg[0]_0 ,
    \syncstages_ff_reg[0]_1 ,
    IC_REG_MSR_DAR,
    \syncstages_ff_reg[0]_2 ,
    \syncstages_ff_reg[0]_3 ,
    \syncstages_ff_reg[0]_4 ,
    \syncstages_ff_reg[0]_5 ,
    \syncstages_ff_reg[0]_6 ,
    SYNC_RST_TL,
    can_clk_x2,
    \syncstages_ff_reg[0]_7 ,
    \syncstages_ff_reg[0][4] ,
    \syncstages_ff_reg[0]_8 ,
    MATCH_RESULT_TO_BSP0,
    \syncstages_ff_reg[0]_9 ,
    src_in,
    \TXE_DLC_I_reg[0] ,
    E,
    ID_MATCH_EN_reg,
    CAN_PHY_TX_LP_reg,
    SSP_RCVD_RXBIT_reg,
    SSP_BTL_TXBIT_I_reg,
    BIS_HSYNC_FLG_I_reg,
    BTL_RXBIT_I_reg_1,
    HSYNC_FLG_I_reg,
    BSP_TXBIT_FD_reg_2,
    CAN_PHY_TX_POS_FLOP_X2_reg_0,
    CAN_PHY_TX_POS_FLOP_reg_0,
    EMU_OL_ECR_WEN_I_reg,
    IC_SYNC_ISR_MSGLST_F1_reg,
    IC_SYNC_ISR_MSGLST_reg,
    TIME_STAMP_CNT_REG_WEN_reg,
    RXE_RTR_I_reg,
    RXE_IDE_I_reg,
    TXE_PASSTX_I_reg,
    TXE_TX_REN_D1_reg_0,
    BSP_TXBIT_D1_reg_0,
    BSP_CRCERR_I_CAN_FLG_reg,
    BSP_CRCERR_I_CANFD_FLG_reg,
    CANCEL_CONFIRMED_TL2OL_I_reg,
    TXE_TXING_reg_1,
    RXE_IC_RXOK_I_reg,
    TXE_IC_TXOK_I_reg,
    TXE_IC_ARBLSS_I_reg,
    BSP_IC_BIT_ERROR_I_reg,
    BSP_IC_CRC_ERROR_I_reg,
    BSP_IC_FRM_ERROR_I_reg,
    BSP_IC_STUFF_ERROR_I_reg,
    BSP_IC_ACK_ERROR_I_reg,
    BSP_IC_F_STUFF_ERROR_I_reg,
    BSP_IC_F_FRM_ERROR_I_reg,
    BSP_IC_F_CRC_ERROR_I_reg,
    BSP_IC_F_BIT_ERROR_I_reg,
    MSG_ON_CAN_BUS_reg,
    RXE_FDF_I_reg,
    RXE_ESI_I_reg_0,
    RXE_BRS_I_reg,
    TDCV_CNT_REG_WEN_reg,
    dest_arst,
    CAN_PHY_RX_I_NEG_FLOP,
    \SM_REG_I_reg[0]_0 ,
    OL_RX_FIFO_FULL,
    RXF_FULL_AT_MSG_BOUNDARY,
    TXE_BRAM_WEN,
    \addr_location_incr_count_reg[0] ,
    \wr_index_i_reg[6] ,
    \wr_index_i_reg[6]_0 ,
    RXF_FULL_AT_MSG_BOUNDARY_F1,
    OL_RX_FIFO_FULL_F1,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    ERR_ACKERRPASS_I_reg,
    TXE_TRNSMT_FLG_reg_0,
    RXE_PASSFLG_I_reg,
    TXE_PREFETCH_FD_reg,
    RXE_MSGVAL_EARLY_F0_reg,
    RXE_MSGVAL_EARLY_F1_reg,
    BTL_NTQ_I,
    S,
    \TIME_STAMP_CNT_CAPTURE_reg[15] ,
    \ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ,
    \ic_reg_n_brpr_cdc_tig_reg[0]_0 ,
    \ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 ,
    \ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 ,
    \ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 ,
    \ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 ,
    \ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 ,
    \ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 ,
    \ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 );
  output TXING_BRS_EN_BTR;
  output TDC_SSP_SAMP_PT;
  output CAN_PHY_RX_D;
  output CLKM_EN;
  output CAN_PHY_RX_I1;
  output BTL_SAMP_EN_FD2;
  output BTL_SAMP_EN_FD1;
  output MATCH_RESULT_FS2_D1;
  output MATCH_RESULT_1_D1;
  output RXE_MSGVAL_EARLY_F1;
  output TS_RX_WEN_F1;
  output RXE_RXMSG_VAL_F1;
  output MATCH_RESULT_0_D1;
  output RXE_RXMSG_INVAL_F1;
  output RXE_RXMSG_VAL_F0;
  output RXE_MSGVAL_EARLY_F0;
  output RXE_RXMSG_INVAL_F0;
  output TS_COUNTER_SW_RST_D2;
  output CLKM_EN_D1;
  output TS_RX_WEN;
  output dest_out;
  output BIS_HSYNC_FLG_I;
  output TXE_TX_REN_D1_reg;
  output CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  output TXE_MSGINVAL_I;
  output RXE_MSGVAL_FD1;
  output RXE_MSGVAL_FD2;
  output TXE_MSGVAL_FD1;
  output TXE_MSGVAL_FD2;
  output IC_SYNC_ISR_ARBLST;
  output TXE_IC_ARBLSS_I;
  output BSP_IN_IFSPACE;
  output \state_reg[2] ;
  output BSP_IN_ID_STATE_I;
  output BSP_IN_ID_STATE_D1;
  output BSP_IDVALID_FD1;
  output BSP_IDVALID_FD2;
  output ID_MATCH_EN;
  output BSP_IN_EOF;
  output RXE_RXFIFO_WEN_FD1;
  output RXE_RXFIFO_WEN_FD2;
  output IFF_EN_FS2;
  output IFF6_EN_FS2;
  output MSR_SNOOP_FS2;
  output IC_SYNC_SR_BSFR;
  output IC_SYNC_SR_PEE;
  output IC_SYNC_SR_RSTST;
  output IC_SYNC_SR_SLEEP;
  output IC_SYNC_SR_LBACK;
  output IC_SYNC_SR_BIDLE;
  output IC_SYNC_SR_ERRWRN;
  output [0:0]\IC_SYNC_SR_ESTAT_reg[1]_0 ;
  output IC_SYNC_ISR_BSOFF;
  output [15:0]D;
  output [1:0]\ic_reg_n_btr_ts2_cdc_tig_reg[4]_0 ;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]Q;
  output BTL_SAMP_EN;
  output CAN_PHY_TX_LP;
  output SSP_RCVD_RXBIT;
  output SSP_BTL_TXBIT_I;
  output BTL_RXBIT;
  output HSYNC_FLG_I;
  output BSP_TXBIT_FD_reg;
  output CAN_PHY_TX_POS_FLOP_X2_reg;
  output CAN_PHY_TX_POS_FLOP_reg;
  output EMU_CTR_FLG_I;
  output IC_SYNC_ECR_WEN;
  output IC_SYNC_ISR_MSGLST_F1;
  output IC_SYNC_ISR_MSGLST;
  output IC_SYNC_TSR_WEN;
  output RXE_RTR_I;
  output RXE_IDE_I;
  output TXE_PASSTX_I;
  output TXE_PREFETCH_FD;
  output TXE_TX_REN_D1;
  output TXE_TRNSMT_FLG_reg;
  output BSP_TXBIT_FD;
  output BSP_CRCERR_I_CAN_FLG;
  output BSP_CRCERR_I_CANFD_FLG;
  output TXE_TXING_reg;
  output RXE_PASSFLG_I;
  output ERR_ACKERRPASS_I;
  output IC_SYNC_ISR_RXOK;
  output IC_SYNC_ISR_TXOK;
  output BRS_EN_I_FLAG;
  output IC_SYNC_ESR_BERR;
  output IC_SYNC_ESR_CRCER;
  output IC_SYNC_ESR_FMER;
  output IC_SYNC_ESR_STER;
  output IC_SYNC_ESR_ACKER;
  output IC_SYNC_ESR_F_STER;
  output IC_SYNC_ESR_F_FMER;
  output IC_SYNC_ESR_F_CRCER;
  output IC_SYNC_ESR_F_BERR;
  output MSG_ON_CAN_BUS;
  output RXE_FDF_I;
  output RXE_ESI_I_reg;
  output RXE_BRS_I;
  output TDCV_CNT_REG_WEN;
  output EMU_CTR_EVENT_I;
  output SM_STUFFBIT;
  output [0:0]\RXE_SREG_I_reg[30] ;
  output \state_reg[0] ;
  output [0:0]SR;
  output p_1_in25_in;
  output [0:0]\EMU_REC_I_reg[7] ;
  output BTL_RXBIT_I_reg;
  output p_0_in26_in;
  output ERR_EXTERR_I__1;
  output TXE_TX_REN_I;
  output IC_REG_MSR_DPEE_FS2_reg;
  output \SM_REG_I_reg[0] ;
  output p_78_in;
  output \EMU_REC_I_reg[7]_0 ;
  output ena;
  output [0:0]TXE_MSGVAL_D1_I_reg;
  output RXE_RXMSG_VAL_F0_reg;
  output [0:0]RXE_RXMSG_VAL_F0_reg_0;
  output RXE_RXMSG_VAL_F1_reg;
  output [0:0]RXE_RXMSG_VAL_F1_reg_0;
  output [0:0]RXF_FULL_AT_MSG_BOUNDARY_reg;
  output [31:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  output [31:0]\RXE_SREG_I_reg[24] ;
  output [20:0]TS_RX_WDATA_F1;
  output BSP_TXBIT_FD_reg_0;
  output \state_reg[4] ;
  output CAN_PHY_TX_POS_FLOP_X2;
  output p_0_in58_in;
  output BSP_TXBIT_FD_reg_1;
  output BSP_TXBIT_I;
  output \ic_reg_f_brpr_cdc_tig_reg[7]_0 ;
  output CAN_PHY_TX_POS_FLOP_X2135_out__0;
  output \state_reg[4]_0 ;
  output p_1_in119_in;
  output \RXE_COUNTER_I_reg[5] ;
  output p_1_in62_in;
  output \state_reg[2]_0 ;
  output EMU_REC_ERRACT;
  output SM_STUFFERR;
  output \RXE_COUNTER_I_reg[1] ;
  output BSP_TXBIT_D1_reg;
  output BTL_RXBIT_I_reg_0;
  output BSP_CRCERR_I_CANFD_FLG0;
  output BSP_CRCERR_I_CAN_FLG0;
  output \state_reg[4]_1 ;
  output RXE_RTR_I0;
  output \state_reg[4]_2 ;
  output p_0_in61_in;
  output \state_reg[0]_0 ;
  output ERR_TXBERR_I_FD_F__3;
  output ERR_TXBERR_I_FD_SSP_EN_1_reg;
  output \state_reg[4]_3 ;
  output BSP_CRCERR_I_CANFD__1;
  output p_1_in57_in;
  output IC_REG_SBR_FS2_reg;
  output HSYNC_OCCR_I;
  output TXE_TXING15_out;
  output TXE_TRNSMT_FLG_SET;
  output \state_reg[0]_1 ;
  output HSYNC_FLG_I0;
  output TXE_TXING_reg_0;
  output [6:0]\TDC_COUNTER_reg[6] ;
  output [0:0]BTL_NTQ_I0_carry__0;
  output MATCH_RESULT_1_D11__21;
  output \MEM_reg[3] ;
  output [15:0]\EMU_OL_ECR_I_reg[0] ;
  output [31:0]\ID_FOR_MATCH_reg[0] ;
  input IC_REG_MSR_LBACK;
  input can_clk;
  input [14:0]\syncstages_ff_reg[0] ;
  input \syncstages_ff_reg[0]_0 ;
  input \syncstages_ff_reg[0]_1 ;
  input IC_REG_MSR_DAR;
  input [2:0]\syncstages_ff_reg[0]_2 ;
  input \syncstages_ff_reg[0]_3 ;
  input \syncstages_ff_reg[0]_4 ;
  input \syncstages_ff_reg[0]_5 ;
  input \syncstages_ff_reg[0]_6 ;
  input SYNC_RST_TL;
  input can_clk_x2;
  input \syncstages_ff_reg[0]_7 ;
  input [4:0]\syncstages_ff_reg[0][4] ;
  input \syncstages_ff_reg[0]_8 ;
  input MATCH_RESULT_TO_BSP0;
  input \syncstages_ff_reg[0]_9 ;
  input src_in;
  input [31:0]\TXE_DLC_I_reg[0] ;
  input [0:0]E;
  input ID_MATCH_EN_reg;
  input CAN_PHY_TX_LP_reg;
  input SSP_RCVD_RXBIT_reg;
  input SSP_BTL_TXBIT_I_reg;
  input BIS_HSYNC_FLG_I_reg;
  input BTL_RXBIT_I_reg_1;
  input HSYNC_FLG_I_reg;
  input BSP_TXBIT_FD_reg_2;
  input CAN_PHY_TX_POS_FLOP_X2_reg_0;
  input CAN_PHY_TX_POS_FLOP_reg_0;
  input EMU_OL_ECR_WEN_I_reg;
  input IC_SYNC_ISR_MSGLST_F1_reg;
  input IC_SYNC_ISR_MSGLST_reg;
  input TIME_STAMP_CNT_REG_WEN_reg;
  input RXE_RTR_I_reg;
  input RXE_IDE_I_reg;
  input TXE_PASSTX_I_reg;
  input TXE_TX_REN_D1_reg_0;
  input BSP_TXBIT_D1_reg_0;
  input BSP_CRCERR_I_CAN_FLG_reg;
  input BSP_CRCERR_I_CANFD_FLG_reg;
  input CANCEL_CONFIRMED_TL2OL_I_reg;
  input TXE_TXING_reg_1;
  input RXE_IC_RXOK_I_reg;
  input TXE_IC_TXOK_I_reg;
  input TXE_IC_ARBLSS_I_reg;
  input BSP_IC_BIT_ERROR_I_reg;
  input BSP_IC_CRC_ERROR_I_reg;
  input BSP_IC_FRM_ERROR_I_reg;
  input BSP_IC_STUFF_ERROR_I_reg;
  input BSP_IC_ACK_ERROR_I_reg;
  input BSP_IC_F_STUFF_ERROR_I_reg;
  input BSP_IC_F_FRM_ERROR_I_reg;
  input BSP_IC_F_CRC_ERROR_I_reg;
  input BSP_IC_F_BIT_ERROR_I_reg;
  input MSG_ON_CAN_BUS_reg;
  input RXE_FDF_I_reg;
  input RXE_ESI_I_reg_0;
  input RXE_BRS_I_reg;
  input TDCV_CNT_REG_WEN_reg;
  input dest_arst;
  input CAN_PHY_RX_I_NEG_FLOP;
  input \SM_REG_I_reg[0]_0 ;
  input OL_RX_FIFO_FULL;
  input RXF_FULL_AT_MSG_BOUNDARY;
  input TXE_BRAM_WEN;
  input \addr_location_incr_count_reg[0] ;
  input [0:0]\wr_index_i_reg[6] ;
  input [0:0]\wr_index_i_reg[6]_0 ;
  input RXF_FULL_AT_MSG_BOUNDARY_F1;
  input OL_RX_FIFO_FULL_F1;
  input [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input ERR_ACKERRPASS_I_reg;
  input TXE_TRNSMT_FLG_reg_0;
  input RXE_PASSFLG_I_reg;
  input TXE_PREFETCH_FD_reg;
  input RXE_MSGVAL_EARLY_F0_reg;
  input RXE_MSGVAL_EARLY_F1_reg;
  input [2:0]BTL_NTQ_I;
  input [0:0]S;
  input [0:0]\TIME_STAMP_CNT_CAPTURE_reg[15] ;
  input [0:0]\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ;
  input [7:0]\ic_reg_n_brpr_cdc_tig_reg[0]_0 ;
  input [7:0]\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 ;
  input [4:0]\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 ;
  input [6:0]\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 ;
  input [3:0]\ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 ;
  input [6:0]\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 ;
  input [3:0]\ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 ;
  input [4:0]\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 ;

  wire BIS_COUNTER_I0;
  wire BIS_COUNTER_I3__0;
  wire BIS_D1;
  wire BIS_HSYNC_FLG_I;
  wire BIS_HSYNC_FLG_I_D1;
  wire BIS_HSYNC_FLG_I_reg;
  wire BRSD_P_ERR_1TQ;
  wire BRSD_P_ERR_1TQ_FD;
  wire BRS_EN_BTR;
  wire BRS_EN_BTR_D1;
  wire BRS_EN_I;
  wire BRS_EN_I_FLAG;
  wire BSP_CRCERR_I_CANFD_FLG;
  wire BSP_CRCERR_I_CANFD_FLG0;
  wire BSP_CRCERR_I_CANFD_FLG_reg;
  wire BSP_CRCERR_I_CANFD__1;
  wire BSP_CRCERR_I_CAN_FLG;
  wire BSP_CRCERR_I_CAN_FLG0;
  wire BSP_CRCERR_I_CAN_FLG_reg;
  wire BSP_ERROR_I__9;
  wire BSP_IC_ACK_ERROR_I_reg;
  wire BSP_IC_BIT_ERROR_I_reg;
  wire BSP_IC_CRC_ERROR_I_reg;
  wire BSP_IC_FRM_ERROR_I_reg;
  wire BSP_IC_F_BIT_ERROR_I_reg;
  wire BSP_IC_F_CRC_ERROR_I_reg;
  wire BSP_IC_F_FRM_ERROR_I_reg;
  wire BSP_IC_F_STUFF_ERROR_I_reg;
  wire BSP_IC_STUFF_ERROR_I_reg;
  wire BSP_IDVALID_FD1;
  wire BSP_IDVALID_FD2;
  wire BSP_IN_EOF;
  wire BSP_IN_ID_STATE_D1;
  wire BSP_IN_ID_STATE_I;
  wire BSP_IN_IFSPACE;
  wire BSP_TXBIT_D1_reg;
  wire BSP_TXBIT_D1_reg_0;
  wire BSP_TXBIT_FD;
  wire BSP_TXBIT_FD_reg;
  wire BSP_TXBIT_FD_reg_0;
  wire BSP_TXBIT_FD_reg_1;
  wire BSP_TXBIT_FD_reg_2;
  wire BSP_TXBIT_I;
  wire BSP_TXBIT_I02_in;
  wire BSP_TXBIT_I1262_out__0;
  wire [8:0]BTL_COUNTER_I;
  wire [8:4]BTL_COUNTER_I0;
  wire [8:4]BTL_COUNTER_I00_in;
  wire BTL_COUNTER_I1__0;
  wire [2:0]BTL_NTQ_I;
  wire [0:0]BTL_NTQ_I0_carry__0;
  wire BTL_RXBIT;
  wire BTL_RXBIT_I_reg;
  wire BTL_RXBIT_I_reg_0;
  wire BTL_RXBIT_I_reg_1;
  wire BTL_SAMP_EN;
  wire BTL_SAMP_EN_FD1;
  wire BTL_SAMP_EN_FD2;
  wire [7:1]BTL_SAMP_I;
  wire [8:8]BTL_SAMP_I__0;
  wire BTL_TRNSMT_EN_I1;
  wire CANCEL_CONFIRMED_TL2OL_I_reg;
  wire CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  wire CAN_PHY_RX_D;
  wire CAN_PHY_RX_I;
  wire CAN_PHY_RX_I1;
  wire CAN_PHY_RX_I_NEG_FLOP;
  wire CAN_PHY_TX_LP;
  wire CAN_PHY_TX_LP_reg;
  wire CAN_PHY_TX_POS_FLOP_X2;
  wire CAN_PHY_TX_POS_FLOP_X2135_out__0;
  wire [3:2]CAN_PHY_TX_POS_FLOP_X27;
  wire CAN_PHY_TX_POS_FLOP_X2_reg;
  wire CAN_PHY_TX_POS_FLOP_X2_reg_0;
  wire CAN_PHY_TX_POS_FLOP_reg;
  wire CAN_PHY_TX_POS_FLOP_reg_0;
  wire CLKD_CMP_I;
  wire [0:7]CLKD_COUNTER_I_reg;
  wire CLKM_EN;
  wire CLKM_EN_D1;
  wire CNTR_EQ_SAMP1;
  wire [0:0]CO;
  wire [0:9]CRC17_CRCWORD;
  wire [0:5]CRC21_CRCWORD;
  wire CRC21_FD_CRCWORD_I10;
  wire [0:14]CRC_CRCWORD;
  wire CRC_CRCWORD_I1;
  wire [15:0]D;
  wire [0:0]E;
  wire EMU_CTR_EVENT_I;
  wire EMU_CTR_FLG_I;
  wire EMU_ERRWRN;
  wire [15:0]\EMU_OL_ECR_I_reg[0] ;
  wire EMU_OL_ECR_WEN_I_reg;
  wire EMU_REC_ERRACT;
  wire EMU_REC_I1117_out__0;
  wire [0:0]\EMU_REC_I_reg[7] ;
  wire \EMU_REC_I_reg[7]_0 ;
  wire EMU_STAT1;
  wire ERR_ACKERRPASS_I;
  wire ERR_ACKERRPASS_I_reg;
  wire ERR_EXTERR_I__1;
  wire ERR_TXBERR_I_FD_F__3;
  wire ERR_TXBERR_I_FD_SSP_EN_1_reg;
  wire FBR_ERR_1TQ;
  wire HSYNC_FLG_I;
  wire HSYNC_FLG_I0;
  wire HSYNC_FLG_I_reg;
  wire HSYNC_OCCR_I;
  wire [2:2]IC_REG_BRPR;
  wire IC_REG_BRPR_EQ__6;
  wire [7:7]IC_REG_BTR_TS1__0;
  wire [5:5]IC_REG_BTR_TS2;
  wire IC_REG_MSR_DAR;
  wire IC_REG_MSR_DPEE_FS2_reg;
  wire IC_REG_MSR_LBACK;
  wire IC_REG_SBR_FS2_reg;
  wire IC_SYNC_ECR_WEN;
  wire IC_SYNC_ESR_ACKER;
  wire IC_SYNC_ESR_BERR;
  wire IC_SYNC_ESR_CRCER;
  wire IC_SYNC_ESR_FMER;
  wire IC_SYNC_ESR_F_BERR;
  wire IC_SYNC_ESR_F_CRCER;
  wire IC_SYNC_ESR_F_FMER;
  wire IC_SYNC_ESR_F_STER;
  wire IC_SYNC_ESR_STER;
  wire IC_SYNC_ISR_ARBLST;
  wire IC_SYNC_ISR_BSOFF;
  wire IC_SYNC_ISR_MSGLST;
  wire IC_SYNC_ISR_MSGLST_F1;
  wire IC_SYNC_ISR_MSGLST_F1_reg;
  wire IC_SYNC_ISR_MSGLST_reg;
  wire IC_SYNC_ISR_RXOK;
  wire IC_SYNC_ISR_TXOK;
  wire IC_SYNC_SR_BIDLE;
  wire IC_SYNC_SR_BSFR;
  wire IC_SYNC_SR_ERRWRN;
  wire [0:0]\IC_SYNC_SR_ESTAT_reg[1]_0 ;
  wire IC_SYNC_SR_LBACK;
  wire IC_SYNC_SR_PEE;
  wire IC_SYNC_SR_RSTST;
  wire IC_SYNC_SR_SLEEP;
  wire IC_SYNC_TSR_WEN;
  wire IC_TIMESTAMP_RST_P;
  wire [31:0]\ID_FOR_MATCH_reg[0] ;
  wire ID_MATCH_EN;
  wire ID_MATCH_EN_reg;
  wire IFF5_EN_FS2;
  wire IFF6_EN_FS2;
  wire IFF_EN_FS2;
  wire MATCH_RESULT_0_D1;
  wire MATCH_RESULT_1_D1;
  wire MATCH_RESULT_1_D11__21;
  wire MATCH_RESULT_FS2_D1;
  wire MATCH_RESULT_TO_BSP;
  wire MATCH_RESULT_TO_BSP0;
  wire \MEM_reg[3] ;
  wire MSG_ON_CAN_BUS;
  wire MSG_ON_CAN_BUS_reg;
  wire MSR_BRSD_FS2;
  wire MSR_DAR_FS2;
  wire MSR_DPEE_FS2;
  wire MSR_LBACK_FS2;
  wire MSR_SBR_FS2;
  wire MSR_SLEEP_FS2;
  wire MSR_SNOOP_FS2;
  wire [0:0]O;
  wire OL_RX_FIFO_FULL;
  wire OL_RX_FIFO_FULL_F1;
  wire [0:0]Q;
  wire RSYNC_OCCR_I;
  wire RXE_BRS_I;
  wire RXE_BRS_I_reg;
  wire RXE_BTL_HSYNC_EN;
  wire RXE_BTL_HSYNC_FD1;
  wire \RXE_COUNTER_I_reg[1] ;
  wire \RXE_COUNTER_I_reg[5] ;
  wire RXE_COUNTER_RST30_out;
  wire RXE_CRC_EN;
  wire [31:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  wire RXE_DLC_I0;
  wire RXE_ESI_I_reg;
  wire RXE_ESI_I_reg_0;
  wire RXE_FDF_I;
  wire RXE_FDF_I_reg;
  wire RXE_IC_BSOFF;
  wire RXE_IC_RXOK_I_reg;
  wire RXE_IDE_I;
  wire RXE_IDE_I_reg;
  wire RXE_MSGVAL_EARLY_F0;
  wire RXE_MSGVAL_EARLY_F00;
  wire RXE_MSGVAL_EARLY_F0_reg;
  wire RXE_MSGVAL_EARLY_F1;
  wire RXE_MSGVAL_EARLY_F10;
  wire RXE_MSGVAL_EARLY_F1_reg;
  wire RXE_MSGVAL_FD1;
  wire RXE_MSGVAL_FD2;
  wire RXE_OL_BIDLE;
  wire RXE_OL_LBACK;
  wire RXE_OL_PEE;
  wire RXE_OL_RSTST;
  wire RXE_OL_SLEEP;
  wire RXE_PASSFLG_I;
  wire RXE_PASSFLG_I_reg;
  wire RXE_REC_DEC1;
  wire RXE_RTR_I;
  wire RXE_RTR_I0;
  wire RXE_RTR_I_reg;
  wire RXE_RXFIFO_WEN_FD1;
  wire RXE_RXFIFO_WEN_FD2;
  wire RXE_RXMSG_INVAL_F0;
  wire RXE_RXMSG_INVAL_F00;
  wire RXE_RXMSG_INVAL_F1;
  wire RXE_RXMSG_INVAL_F10;
  wire RXE_RXMSG_VAL_F0;
  wire RXE_RXMSG_VAL_F00;
  wire RXE_RXMSG_VAL_F0_reg;
  wire [0:0]RXE_RXMSG_VAL_F0_reg_0;
  wire RXE_RXMSG_VAL_F1;
  wire RXE_RXMSG_VAL_F10;
  wire RXE_RXMSG_VAL_F1_reg;
  wire [0:0]RXE_RXMSG_VAL_F1_reg_0;
  wire [31:0]\RXE_SREG_I_reg[24] ;
  wire [0:0]\RXE_SREG_I_reg[30] ;
  wire RXF_FULL_AT_MSG_BOUNDARY;
  wire RXF_FULL_AT_MSG_BOUNDARY_F1;
  wire [0:0]RXF_FULL_AT_MSG_BOUNDARY_reg;
  wire [0:0]S;
  wire SM_FLAG_I;
  wire SM_FLAG_I_FSB;
  wire \SM_REG_I_reg[0] ;
  wire \SM_REG_I_reg[0]_0 ;
  wire SM_STUFFBIT;
  wire SM_STUFFBIT_I__11;
  wire SM_STUFFBIT_PD;
  wire SM_STUFFERR;
  wire [0:0]SR;
  wire SSP_BTL_TXBIT_I;
  wire SSP_BTL_TXBIT_I_reg;
  wire SSP_EN;
  wire SSP_RCVD_RXBIT;
  wire SSP_RCVD_RXBIT_reg;
  wire SYNC_RST_TL;
  wire TDCV_CNT_REG_WEN;
  wire TDCV_CNT_REG_WEN_reg;
  wire [6:0]\TDC_COUNTER_reg[6] ;
  wire TDC_EN_FS2;
  wire TDC_SSP_SAMP_PT;
  wire TDC_TRIG_COND;
  wire [0:0]\TIME_STAMP_CNT_CAPTURE_reg[15] ;
  wire TIME_STAMP_CNT_REG_WEN_reg;
  wire TS2_EQ_SJW1;
  wire TS2_EQ_SJW2;
  wire TS_COUNTER_SW_RST_D1;
  wire TS_COUNTER_SW_RST_D2;
  wire [20:0]TS_RX_WDATA_F1;
  wire TS_RX_WEN;
  wire TS_RX_WEN_F1;
  wire TXE_BRAM_WEN;
  wire [31:0]\TXE_DLC_I_reg[0] ;
  wire TXE_IC_ARBLSS_I;
  wire TXE_IC_ARBLSS_I_reg;
  wire TXE_IC_TXOK_I_reg;
  wire TXE_MSGINVAL_I;
  wire [0:0]TXE_MSGVAL_D1_I_reg;
  wire TXE_MSGVAL_FD1;
  wire TXE_MSGVAL_FD2;
  wire TXE_PASSTX_I;
  wire TXE_PASSTX_I_reg;
  wire TXE_PREFETCH_FD;
  wire TXE_PREFETCH_FD_reg;
  wire TXE_TEC_DEC1;
  wire TXE_TRNSMT_FLG_SET;
  wire TXE_TRNSMT_FLG_reg;
  wire TXE_TRNSMT_FLG_reg_0;
  wire TXE_TXING15_out;
  wire TXE_TXING_reg;
  wire TXE_TXING_reg_0;
  wire TXE_TXING_reg_1;
  wire TXE_TX_REN_D1;
  wire TXE_TX_REN_D1_reg;
  wire TXE_TX_REN_D1_reg_0;
  wire TXE_TX_REN_I;
  wire TXING_BRS_EN_BTR;
  wire TXING_BRS_EN_BTR_D1;
  wire \addr_location_incr_count_reg[0] ;
  wire bsp_n_100;
  wire bsp_n_108;
  wire bsp_n_109;
  wire bsp_n_125;
  wire bsp_n_127;
  wire bsp_n_132;
  wire bsp_n_138;
  wire bsp_n_140;
  wire bsp_n_141;
  wire bsp_n_142;
  wire bsp_n_146;
  wire bsp_n_147;
  wire bsp_n_148;
  wire bsp_n_149;
  wire bsp_n_155;
  wire bsp_n_157;
  wire bsp_n_164;
  wire bsp_n_168;
  wire bsp_n_176;
  wire bsp_n_181;
  wire bsp_n_182;
  wire bsp_n_185;
  wire bsp_n_187;
  wire bsp_n_191;
  wire bsp_n_193;
  wire bsp_n_194;
  wire bsp_n_199;
  wire bsp_n_2;
  wire bsp_n_200;
  wire bsp_n_201;
  wire bsp_n_202;
  wire bsp_n_203;
  wire bsp_n_204;
  wire bsp_n_205;
  wire bsp_n_206;
  wire bsp_n_207;
  wire bsp_n_208;
  wire bsp_n_209;
  wire bsp_n_210;
  wire bsp_n_213;
  wire bsp_n_214;
  wire bsp_n_215;
  wire bsp_n_216;
  wire bsp_n_217;
  wire bsp_n_218;
  wire bsp_n_220;
  wire bsp_n_231;
  wire bsp_n_232;
  wire bsp_n_233;
  wire bsp_n_234;
  wire bsp_n_235;
  wire bsp_n_236;
  wire bsp_n_237;
  wire bsp_n_238;
  wire bsp_n_239;
  wire bsp_n_240;
  wire bsp_n_241;
  wire bsp_n_242;
  wire bsp_n_243;
  wire bsp_n_244;
  wire bsp_n_245;
  wire bsp_n_246;
  wire bsp_n_247;
  wire bsp_n_248;
  wire bsp_n_249;
  wire bsp_n_250;
  wire bsp_n_288;
  wire bsp_n_289;
  wire bsp_n_290;
  wire bsp_n_291;
  wire bsp_n_292;
  wire bsp_n_57;
  wire bsp_n_59;
  wire bsp_n_65;
  wire bsp_n_67;
  wire bsp_n_68;
  wire bsp_n_70;
  wire bsp_n_71;
  wire bsp_n_72;
  wire bsp_n_73;
  wire bsp_n_74;
  wire bsp_n_75;
  wire bsp_n_76;
  wire bsp_n_77;
  wire bsp_n_78;
  wire bsp_n_79;
  wire bsp_n_80;
  wire bsp_n_81;
  wire bsp_n_82;
  wire bsp_n_83;
  wire bsp_n_84;
  wire bsp_n_85;
  wire bsp_n_86;
  wire bsp_n_87;
  wire bsp_n_88;
  wire bsp_n_89;
  wire bsp_n_90;
  wire bsp_n_91;
  wire bsp_n_92;
  wire bsp_n_94;
  wire bsp_n_95;
  wire btl_n_10;
  wire btl_n_11;
  wire btl_n_13;
  wire btl_n_14;
  wire btl_n_16;
  wire btl_n_17;
  wire btl_n_34;
  wire btl_n_45;
  wire btl_n_47;
  wire btl_n_48;
  wire btl_n_49;
  wire btl_n_53;
  wire btl_n_55;
  wire btl_n_64;
  wire btl_n_65;
  wire btl_n_66;
  wire btl_n_70;
  wire btl_n_71;
  wire can_clk;
  wire can_clk_x2;
  wire clkdiv_n_7;
  wire clkdiv_n_8;
  wire clkdiv_n_9;
  wire [26:22]data0;
  wire dest_arst;
  wire dest_out;
  wire ena;
  wire [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [0:7]ic_reg_f_brpr_cdc_tig;
  wire \ic_reg_f_brpr_cdc_tig_reg[7]_0 ;
  wire [0:5]ic_reg_f_brpr_tdcoff_cdc_tig;
  wire [0:3]ic_reg_f_btr_sjw_cdc_tig;
  wire [3:0]\ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 ;
  wire [0:0]\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ;
  wire [0:4]ic_reg_f_btr_ts1_cdc_tig;
  wire [4:0]\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 ;
  wire [0:3]ic_reg_f_btr_ts2_cdc_tig;
  wire [3:0]\ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 ;
  wire [0:7]ic_reg_n_brpr_cdc_tig;
  wire [7:0]\ic_reg_n_brpr_cdc_tig_reg[0]_0 ;
  wire [0:6]ic_reg_n_btr_sjw_cdc_tig;
  wire [6:0]\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 ;
  wire [0:7]ic_reg_n_btr_ts1_cdc_tig;
  wire [7:0]\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 ;
  wire [0:6]ic_reg_n_btr_ts2_cdc_tig;
  wire [6:0]\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 ;
  wire [1:0]\ic_reg_n_btr_ts2_cdc_tig_reg[4]_0 ;
  wire [0:4]ic_reg_wmr_rxfp_cdc_tig;
  wire [4:0]\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 ;
  wire p_0_in26_in;
  wire p_0_in58_in;
  wire p_0_in61_in;
  wire p_192_in;
  wire p_1_in119_in;
  wire p_1_in146_in;
  wire p_1_in25_in;
  wire p_1_in57_in;
  wire p_1_in62_in;
  wire p_78_in;
  wire src_in;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[2] ;
  wire \state_reg[2]_0 ;
  wire \state_reg[4] ;
  wire \state_reg[4]_0 ;
  wire \state_reg[4]_1 ;
  wire \state_reg[4]_2 ;
  wire \state_reg[4]_3 ;
  wire [14:0]\syncstages_ff_reg[0] ;
  wire [4:0]\syncstages_ff_reg[0][4] ;
  wire \syncstages_ff_reg[0]_0 ;
  wire \syncstages_ff_reg[0]_1 ;
  wire [2:0]\syncstages_ff_reg[0]_2 ;
  wire \syncstages_ff_reg[0]_3 ;
  wire \syncstages_ff_reg[0]_4 ;
  wire \syncstages_ff_reg[0]_5 ;
  wire \syncstages_ff_reg[0]_6 ;
  wire \syncstages_ff_reg[0]_7 ;
  wire \syncstages_ff_reg[0]_8 ;
  wire \syncstages_ff_reg[0]_9 ;
  wire \tdc/FAST_TRANSMT_PT ;
  wire \tdc/TDC_SSP_SAMP_PT_D1 ;
  wire tlom_n_14;
  wire tlom_n_15;
  wire tlom_n_16;
  wire tlom_n_17;
  wire tlom_n_18;
  wire tlom_n_19;
  wire tlom_n_21;
  wire tlom_n_33;
  wire tlom_n_41;
  wire tlom_n_48;
  wire tlom_n_49;
  wire tlom_n_5;
  wire tlom_n_50;
  wire tlom_n_51;
  wire tlom_n_55;
  wire tlom_n_6;
  wire tlsync_n_11;
  wire [0:0]\wr_index_i_reg[6] ;
  wire [0:0]\wr_index_i_reg[6]_0 ;

  FDRE IC_SYNC_ISR_BSOFF_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_IC_BSOFF),
        .Q(IC_SYNC_ISR_BSOFF),
        .R(SYNC_RST_TL));
  FDRE IC_SYNC_SR_BIDLE_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_OL_BIDLE),
        .Q(IC_SYNC_SR_BIDLE),
        .R(SYNC_RST_TL));
  FDRE IC_SYNC_SR_BSFR_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(bsp_n_70),
        .Q(IC_SYNC_SR_BSFR),
        .R(SYNC_RST_TL));
  FDRE IC_SYNC_SR_ERRWRN_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(EMU_ERRWRN),
        .Q(IC_SYNC_SR_ERRWRN),
        .R(SYNC_RST_TL));
  FDRE \IC_SYNC_SR_ESTAT_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(EMU_STAT1),
        .Q(\IC_SYNC_SR_ESTAT_reg[1]_0 ),
        .R(SYNC_RST_TL));
  FDRE IC_SYNC_SR_LBACK_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_OL_LBACK),
        .Q(IC_SYNC_SR_LBACK),
        .R(SYNC_RST_TL));
  FDRE IC_SYNC_SR_PEE_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_OL_PEE),
        .Q(IC_SYNC_SR_PEE),
        .R(SYNC_RST_TL));
  FDSE IC_SYNC_SR_RSTST_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_OL_RSTST),
        .Q(IC_SYNC_SR_RSTST),
        .S(SYNC_RST_TL));
  FDRE IC_SYNC_SR_SLEEP_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXE_OL_SLEEP),
        .Q(IC_SYNC_SR_SLEEP),
        .R(SYNC_RST_TL));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_bsp bsp
       (.BIS_COUNTER_I3__0(BIS_COUNTER_I3__0),
        .\BIS_COUNTER_I_reg[3]_0 (btl_n_53),
        .\BIS_COUNTER_I_reg[3]_1 (BIS_COUNTER_I0),
        .BIS_D1(BIS_D1),
        .BIS_HSYNC_FLG_I_D1(BIS_HSYNC_FLG_I_D1),
        .BIS_HSYNC_FLG_I_D1_reg_0(BIS_HSYNC_FLG_I),
        .BRSD_P_ERR_1TQ(BRSD_P_ERR_1TQ),
        .BRSD_P_ERR_1TQ_FD(BRSD_P_ERR_1TQ_FD),
        .BRSD_P_ERR_1TQ_FD_reg(BTL_COUNTER_I[3]),
        .BRSD_P_ERR_1TQ_FD_reg_0(bsp_n_244),
        .BRSD_P_ERR_1TQ_FD_reg_1({bsp_n_245,bsp_n_246}),
        .BRSD_P_ERR_1TQ_FD_reg_2({bsp_n_248,bsp_n_249}),
        .BRSD_P_ERR_1TQ_FD_reg_3(bsp_n_250),
        .BRSD_P_ERR_1TQ_FD_reg_4(clkdiv_n_9),
        .BRSD_P_ERR_1TQ_FD_reg_5(btl_n_49),
        .BRSD_P_ERR_1TQ_FD_reg_6(SM_STUFFERR),
        .BRSD_P_ERR_1TQ_FD_reg_7(tlom_n_18),
        .BRSD_P_ERR_1TQ_FD_reg_8(tlom_n_51),
        .BRS_EN_BTR(BRS_EN_BTR),
        .BRS_EN_BTR_D1(BRS_EN_BTR_D1),
        .BRS_EN_I(BRS_EN_I),
        .BRS_EN_I_FLAG_reg_0(BRS_EN_I_FLAG),
        .BRS_L_SP_FE_reg_0(bsp_n_132),
        .BRS_L_SP_FE_reg_1(TXING_BRS_EN_BTR),
        .BRS_L_SP_FE_reg_2(bsp_n_207),
        .BRS_L_SP_FE_reg_3({bsp_n_213,bsp_n_214,bsp_n_215,bsp_n_216}),
        .BRS_L_SP_FE_reg_4(bsp_n_292),
        .BRS_L_SP_FE_reg_5(\SM_REG_I_reg[0] ),
        .BSP_CRCERR_I_CANFD_FLG0(BSP_CRCERR_I_CANFD_FLG0),
        .BSP_CRCERR_I_CANFD_FLG_reg_0(BSP_CRCERR_I_CANFD_FLG),
        .BSP_CRCERR_I_CANFD_FLG_reg_1(BSP_CRCERR_I_CANFD_FLG_reg),
        .BSP_CRCERR_I_CANFD__1(BSP_CRCERR_I_CANFD__1),
        .BSP_CRCERR_I_CAN_FLG0(BSP_CRCERR_I_CAN_FLG0),
        .BSP_CRCERR_I_CAN_FLG_reg_0(BSP_CRCERR_I_CAN_FLG),
        .BSP_CRCERR_I_CAN_FLG_reg_1(BSP_CRCERR_I_CAN_FLG_reg),
        .BSP_CRCERR_I_CAN_FLG_reg_2(tlom_n_19),
        .BSP_ERROR_I__9(BSP_ERROR_I__9),
        .BSP_IC_ACK_ERROR_I_reg_0(BSP_IC_ACK_ERROR_I_reg),
        .BSP_IC_BIT_ERROR_I_reg_0(BSP_IC_BIT_ERROR_I_reg),
        .BSP_IC_CRC_ERROR_I_reg_0(BSP_IC_CRC_ERROR_I_reg),
        .BSP_IC_FRM_ERROR_I_reg_0(BSP_IC_FRM_ERROR_I_reg),
        .BSP_IC_F_BIT_ERROR_I_reg_0(BSP_IC_F_BIT_ERROR_I_reg),
        .BSP_IC_F_CRC_ERROR_I_reg_0(BSP_IC_F_CRC_ERROR_I_reg),
        .BSP_IC_F_FRM_ERROR_I_reg_0(BSP_IC_F_FRM_ERROR_I_reg),
        .BSP_IC_F_STUFF_ERROR_I_reg_0(BSP_IC_F_STUFF_ERROR_I_reg),
        .BSP_IC_STUFF_ERROR_I_reg_0(BSP_IC_STUFF_ERROR_I_reg),
        .BSP_IDVALID_FD1(BSP_IDVALID_FD1),
        .BSP_IDVALID_FD2(BSP_IDVALID_FD2),
        .BSP_IN_EOF(BSP_IN_EOF),
        .BSP_IN_ID_STATE_D1(BSP_IN_ID_STATE_D1),
        .BSP_IN_ID_STATE_I(BSP_IN_ID_STATE_I),
        .BSP_IN_IFSPACE(BSP_IN_IFSPACE),
        .BSP_TXBIT_D1_reg_0(BSP_TXBIT_FD),
        .BSP_TXBIT_D1_reg_1(BSP_TXBIT_D1_reg),
        .BSP_TXBIT_D1_reg_2(BSP_TXBIT_D1_reg_0),
        .BSP_TXBIT_FD_reg(BSP_TXBIT_FD_reg_1),
        .BSP_TXBIT_I02_in(BSP_TXBIT_I02_in),
        .BSP_TXBIT_I1262_out__0(BSP_TXBIT_I1262_out__0),
        .BTL_COUNTER_I({BTL_COUNTER_I[8:4],BTL_COUNTER_I[2:0]}),
        .BTL_COUNTER_I0(BTL_COUNTER_I0),
        .BTL_COUNTER_I16_carry_i_1({ic_reg_n_btr_ts1_cdc_tig[0],ic_reg_n_btr_ts1_cdc_tig[1],ic_reg_n_btr_ts1_cdc_tig[2],ic_reg_n_btr_ts1_cdc_tig[3],ic_reg_n_btr_ts1_cdc_tig[4],ic_reg_n_btr_ts1_cdc_tig[5],ic_reg_n_btr_ts1_cdc_tig[6],ic_reg_n_btr_ts1_cdc_tig[7]}),
        .BTL_COUNTER_I17_carry_i_15(btl_n_13),
        .BTL_COUNTER_I17_carry_i_6({\ic_reg_n_btr_ts2_cdc_tig_reg[4]_0 [1],btl_n_10,btl_n_11}),
        .BTL_COUNTER_I1__0(BTL_COUNTER_I1__0),
        .\BTL_COUNTER_I_REG[7]_i_5 ({btl_n_70,btl_n_71}),
        .\BTL_COUNTER_I_REG[7]_i_6 ({ic_reg_n_btr_sjw_cdc_tig[0],ic_reg_n_btr_sjw_cdc_tig[1],ic_reg_n_btr_sjw_cdc_tig[2],ic_reg_n_btr_sjw_cdc_tig[3],ic_reg_n_btr_sjw_cdc_tig[4],ic_reg_n_btr_sjw_cdc_tig[5],ic_reg_n_btr_sjw_cdc_tig[6]}),
        .\BTL_COUNTER_I_REG_reg[2] (bsp_n_210),
        .\BTL_COUNTER_I_REG_reg[6] (bsp_n_243),
        .\BTL_COUNTER_I_REG_reg[7] ({bsp_n_239,bsp_n_240,bsp_n_241,bsp_n_242}),
        .BTL_NTQ_I0_carry__0(BTL_NTQ_I0_carry__0),
        .BTL_NTQ_I0_carry__0_0({ic_reg_n_btr_ts2_cdc_tig[0],ic_reg_n_btr_ts2_cdc_tig[1],ic_reg_n_btr_ts2_cdc_tig[2],ic_reg_n_btr_ts2_cdc_tig[3],ic_reg_n_btr_ts2_cdc_tig[4],ic_reg_n_btr_ts2_cdc_tig[5],ic_reg_n_btr_ts2_cdc_tig[6]}),
        .BTL_NTQ_I0_carry__0_i_8_0({ic_reg_f_btr_ts1_cdc_tig[0],ic_reg_f_btr_ts1_cdc_tig[1],ic_reg_f_btr_ts1_cdc_tig[2],ic_reg_f_btr_ts1_cdc_tig[3],ic_reg_f_btr_ts1_cdc_tig[4]}),
        .BTL_RXBIT_I_reg(bsp_n_95),
        .BTL_RXBIT_I_reg_0(BTL_RXBIT_I_reg),
        .BTL_RXBIT_I_reg_1(BTL_RXBIT_I_reg_0),
        .BTL_RXBIT_I_reg_2(bsp_n_168),
        .BTL_RXBIT_I_reg_3(bsp_n_176),
        .BTL_RXBIT_I_reg_4(bsp_n_191),
        .BTL_SAMP_EN_FD2(BTL_SAMP_EN_FD2),
        .BTL_SAMP_I__0(BTL_SAMP_I__0),
        .BTL_TRNSMT_EN_FD1_reg(CNTR_EQ_SAMP1),
        .BTL_TRNSMT_EN_FD1_reg_0(TS2_EQ_SJW1),
        .BTL_TRNSMT_EN_FD1_reg_1(TS2_EQ_SJW2),
        .BTL_TRNSMT_EN_FD1_reg_2(HSYNC_OCCR_I),
        .BTL_TRNSMT_EN_I1(BTL_TRNSMT_EN_I1),
        .CANCEL_CONFIRMED_TL2OL_I_reg_0(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .CANCEL_CONFIRMED_TL2OL_I_reg_1(CANCEL_CONFIRMED_TL2OL_I_reg),
        .CAN_PHY_TX_LP_i_13_0(tlom_n_15),
        .CAN_PHY_TX_LP_i_14_0({ic_reg_f_btr_ts2_cdc_tig[0],ic_reg_f_btr_ts2_cdc_tig[1],ic_reg_f_btr_ts2_cdc_tig[2],ic_reg_f_btr_ts2_cdc_tig[3]}),
        .CAN_PHY_TX_LP_reg(btl_n_48),
        .CAN_PHY_TX_LP_reg_0(btl_n_47),
        .\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry (CAN_PHY_TX_POS_FLOP_X27),
        .CLKD_CMP_I(CLKD_CMP_I),
        .CLKD_COUNTER_I_reg({CLKD_COUNTER_I_reg[0],CLKD_COUNTER_I_reg[1],CLKD_COUNTER_I_reg[3],CLKD_COUNTER_I_reg[4],CLKD_COUNTER_I_reg[6],CLKD_COUNTER_I_reg[7]}),
        .\CLKD_COUNTER_I_reg[7] (bsp_n_140),
        .CLKM_EN_reg(bsp_n_127),
        .CLKM_EN_reg_0({ic_reg_n_brpr_cdc_tig[0],ic_reg_n_brpr_cdc_tig[1],ic_reg_n_brpr_cdc_tig[2],ic_reg_n_brpr_cdc_tig[3],ic_reg_n_brpr_cdc_tig[4],ic_reg_n_brpr_cdc_tig[6],ic_reg_n_brpr_cdc_tig[7]}),
        .CLKM_EN_reg_1({ic_reg_f_brpr_cdc_tig[0],ic_reg_f_brpr_cdc_tig[1],ic_reg_f_brpr_cdc_tig[2],ic_reg_f_brpr_cdc_tig[3],ic_reg_f_brpr_cdc_tig[4],ic_reg_f_brpr_cdc_tig[6],ic_reg_f_brpr_cdc_tig[7]}),
        .CLKM_EN_reg_2(clkdiv_n_7),
        .CLKM_EN_reg_3(clkdiv_n_8),
        .CO(RXE_COUNTER_RST30_out),
        .CRC_CRCWORD_I1(CRC_CRCWORD_I1),
        .D(CAN_PHY_RX_I1),
        .DI(bsp_n_100),
        .E(BTL_SAMP_EN_FD1),
        .\EMU_OL_ECR_I_reg[15] (EMU_CTR_FLG_I),
        .EMU_REC_ERRACT(EMU_REC_ERRACT),
        .EMU_REC_I1117_out__0(EMU_REC_I1117_out__0),
        .EMU_REC_I20_carry__0(tlom_n_5),
        .EMU_REC_I20_carry_i_1(\EMU_REC_I_reg[7] ),
        .\EMU_REC_I_reg[7] (bsp_n_94),
        .EMU_TEC_I2_carry_i_9_0(ERR_TXBERR_I_FD_SSP_EN_1_reg),
        .ERR_ACKERRPASS_I(ERR_ACKERRPASS_I),
        .ERR_ACKERRPASS_I_reg_0(ERR_ACKERRPASS_I_reg),
        .ERR_EXTERR_I__1(ERR_EXTERR_I__1),
        .ERR_TXBERR_I_FD_F__3(ERR_TXBERR_I_FD_F__3),
        .FAST_TRANSMT_PT(\tdc/FAST_TRANSMT_PT ),
        .FAST_TRANSMT_PT_D1_reg(CLKM_EN),
        .FAST_TRANSMT_PT_D1_reg_0(btl_n_45),
        .FAST_TRANSMT_PT_D1_reg_1(btl_n_55),
        .FBR_ERR_1TQ(FBR_ERR_1TQ),
        .HSYNC_FLG_I0(HSYNC_FLG_I0),
        .HSYNC_FLG_I_reg(btl_n_66),
        .IC_REG_BRPR(IC_REG_BRPR),
        .IC_REG_BRPR_EQ__6(IC_REG_BRPR_EQ__6),
        .IC_REG_F_BRPR_TDC_EN_FS2_reg(bsp_n_200),
        .IC_REG_MSR_DPEE_FS2_reg(IC_REG_MSR_DPEE_FS2_reg),
        .IC_REG_SBR_FS2_reg(bsp_n_2),
        .IC_REG_SBR_FS2_reg_0(bsp_n_70),
        .IC_REG_SBR_FS2_reg_1(IC_REG_SBR_FS2_reg),
        .IC_SYNC_ESR_ACKER(IC_SYNC_ESR_ACKER),
        .IC_SYNC_ESR_BERR(IC_SYNC_ESR_BERR),
        .IC_SYNC_ESR_CRCER(IC_SYNC_ESR_CRCER),
        .IC_SYNC_ESR_FMER(IC_SYNC_ESR_FMER),
        .IC_SYNC_ESR_F_BERR(IC_SYNC_ESR_F_BERR),
        .IC_SYNC_ESR_F_CRCER(IC_SYNC_ESR_F_CRCER),
        .IC_SYNC_ESR_F_FMER(IC_SYNC_ESR_F_FMER),
        .IC_SYNC_ESR_F_STER(IC_SYNC_ESR_F_STER),
        .IC_SYNC_ESR_STER(IC_SYNC_ESR_STER),
        .IC_SYNC_ISR_ARBLST(IC_SYNC_ISR_ARBLST),
        .IC_SYNC_ISR_RXOK(IC_SYNC_ISR_RXOK),
        .IC_SYNC_ISR_TXOK(IC_SYNC_ISR_TXOK),
        .\ID_FOR_MATCH_reg[0]_0 (\ID_FOR_MATCH_reg[0] ),
        .\ID_FOR_MATCH_reg[31]_0 (E),
        .ID_MATCH_EN(ID_MATCH_EN),
        .ID_MATCH_EN_reg_0(ID_MATCH_EN_reg),
        .MATCH_RESULT_TO_BSP(MATCH_RESULT_TO_BSP),
        .MSG_ON_CAN_BUS(MSG_ON_CAN_BUS),
        .MSG_ON_CAN_BUS_reg_0(MSG_ON_CAN_BUS_reg),
        .MSR_BRSD_FS2(MSR_BRSD_FS2),
        .MSR_DAR_FS2(MSR_DAR_FS2),
        .MSR_DPEE_FS2(MSR_DPEE_FS2),
        .MSR_LBACK_FS2(MSR_LBACK_FS2),
        .MSR_SBR_FS2(MSR_SBR_FS2),
        .MSR_SLEEP_FS2(MSR_SLEEP_FS2),
        .O({btl_n_14,O,btl_n_16,btl_n_17}),
        .OL_RX_FIFO_FULL(OL_RX_FIFO_FULL),
        .OL_RX_FIFO_FULL_F1(OL_RX_FIFO_FULL_F1),
        .Q({data0,bsp_n_65,\RXE_SREG_I_reg[30] ,bsp_n_67}),
        .RSYNC_FLG_I_reg(BSP_TXBIT_FD_reg),
        .RSYNC_OCCR_I(RSYNC_OCCR_I),
        .RXE_BRS_I(RXE_BRS_I),
        .RXE_BRS_I_reg_0(RXE_BRS_I_reg),
        .RXE_BTL_HSYNC_EN(RXE_BTL_HSYNC_EN),
        .RXE_BTL_HSYNC_FD1(RXE_BTL_HSYNC_FD1),
        .\RXE_COUNTER_I_reg[0]_0 (p_1_in119_in),
        .\RXE_COUNTER_I_reg[0]_1 (bsp_n_164),
        .\RXE_COUNTER_I_reg[0]_2 (bsp_n_185),
        .\RXE_COUNTER_I_reg[1]_0 (\RXE_COUNTER_I_reg[1] ),
        .\RXE_COUNTER_I_reg[1]_1 (bsp_n_187),
        .\RXE_COUNTER_I_reg[1]_2 (bsp_n_193),
        .\RXE_COUNTER_I_reg[1]_3 (bsp_n_194),
        .\RXE_COUNTER_I_reg[2]_0 (p_1_in25_in),
        .\RXE_COUNTER_I_reg[2]_1 (p_0_in26_in),
        .\RXE_COUNTER_I_reg[2]_2 (bsp_n_157),
        .\RXE_COUNTER_I_reg[2]_3 (p_1_in57_in),
        .\RXE_COUNTER_I_reg[2]_4 (bsp_n_220),
        .\RXE_COUNTER_I_reg[3]_0 ({bsp_n_146,bsp_n_147,bsp_n_148}),
        .\RXE_COUNTER_I_reg[5]_0 (\RXE_COUNTER_I_reg[5] ),
        .\RXE_COUNTER_I_reg[8]_0 (bsp_n_109),
        .RXE_CRC_EN(RXE_CRC_EN),
        .\RXE_DLC_I_reg[3]_0 (RXE_DLC_I0),
        .RXE_ESI_I_reg_0(RXE_ESI_I_reg),
        .RXE_ESI_I_reg_1(RXE_ESI_I_reg_0),
        .RXE_FDF_I(RXE_FDF_I),
        .RXE_FDF_I_reg_0(RXE_FDF_I_reg),
        .RXE_IC_BSOFF(RXE_IC_BSOFF),
        .RXE_IC_RXOK_I_reg_0(RXE_IC_RXOK_I_reg),
        .RXE_IDE_I_reg_0(RXE_IDE_I),
        .RXE_IDE_I_reg_1(RXE_IDE_I_reg),
        .\RXE_MSGPAD_SEL_FS1_reg[0]_0 (bsp_n_125),
        .\RXE_MSGPAD_SEL_FS1_reg[0]_1 (SM_STUFFBIT),
        .RXE_MSGVAL_EARLY_F00(RXE_MSGVAL_EARLY_F00),
        .RXE_MSGVAL_EARLY_F0_reg(RXE_MSGVAL_EARLY_F0_reg),
        .RXE_MSGVAL_EARLY_F10(RXE_MSGVAL_EARLY_F10),
        .RXE_MSGVAL_EARLY_F1_reg(BTL_RXBIT),
        .RXE_MSGVAL_EARLY_F1_reg_0(RXE_MSGVAL_EARLY_F1_reg),
        .RXE_MSGVAL_FD1_reg_0(RXE_MSGVAL_FD1),
        .RXE_MSGVAL_FD2_reg_0(RXE_MSGVAL_FD2),
        .RXE_OL_BIDLE(RXE_OL_BIDLE),
        .RXE_OL_LBACK(RXE_OL_LBACK),
        .RXE_OL_PEE(RXE_OL_PEE),
        .RXE_OL_RSTST(RXE_OL_RSTST),
        .RXE_OL_SLEEP(RXE_OL_SLEEP),
        .RXE_PASSFLG_I_reg_0(RXE_PASSFLG_I),
        .RXE_PASSFLG_I_reg_1(\EMU_REC_I_reg[7]_0 ),
        .RXE_PASSFLG_I_reg_2(RXE_PASSFLG_I_reg),
        .RXE_REC_DEC1(RXE_REC_DEC1),
        .RXE_RTR_I(RXE_RTR_I),
        .RXE_RTR_I0(RXE_RTR_I0),
        .RXE_RTR_I_reg_0(RXE_RTR_I_reg),
        .RXE_RXFIFO_WEN_FD1_reg_0(RXE_RXFIFO_WEN_FD1),
        .RXE_RXFIFO_WEN_FD2(RXE_RXFIFO_WEN_FD2),
        .RXE_RXMSG_INVAL_F00(RXE_RXMSG_INVAL_F00),
        .RXE_RXMSG_INVAL_F0_reg(MATCH_RESULT_1_D1),
        .RXE_RXMSG_INVAL_F10(RXE_RXMSG_INVAL_F10),
        .RXE_RXMSG_VAL_F00(RXE_RXMSG_VAL_F00),
        .RXE_RXMSG_VAL_F0_reg(MATCH_RESULT_0_D1),
        .RXE_RXMSG_VAL_F10(RXE_RXMSG_VAL_F10),
        .\RXE_SREG_I_reg[24]_0 (\RXE_SREG_I_reg[24] ),
        .\RXE_SREG_I_reg[30]_0 (p_78_in),
        .RXF_FULL_AT_MSG_BOUNDARY(RXF_FULL_AT_MSG_BOUNDARY),
        .RXF_FULL_AT_MSG_BOUNDARY_F1(RXF_FULL_AT_MSG_BOUNDARY_F1),
        .RXF_FULL_AT_MSG_BOUNDARY_reg(RXF_FULL_AT_MSG_BOUNDARY_reg),
        .S({bsp_n_72,bsp_n_73,bsp_n_74,bsp_n_75}),
        .SM_FLAG_I(SM_FLAG_I),
        .SM_FLAG_I_FSB(SM_FLAG_I_FSB),
        .SM_FLAG_I_FSB_reg(BTL_SAMP_EN),
        .SM_FLAG_I_reg(bsp_n_149),
        .SM_STUFFBIT_I__11(SM_STUFFBIT_I__11),
        .SM_STUFFBIT_PD(SM_STUFFBIT_PD),
        .SR(bsp_n_57),
        .SSP_EN(SSP_EN),
        .SSP_EN_D1_reg(btl_n_64),
        .SSP_EN_D1_reg_0(btl_n_65),
        .SYNC_RST_TL(SYNC_RST_TL),
        .TDCV_CNT_REG_WEN(TDCV_CNT_REG_WEN),
        .TDCV_CNT_REG_WEN_reg_0(TDCV_CNT_REG_WEN_reg),
        .TDC_EN_FS2(TDC_EN_FS2),
        .TDC_SSP_SAMP_PT_D1(\tdc/TDC_SSP_SAMP_PT_D1 ),
        .TDC_TRIG_COND(TDC_TRIG_COND),
        .\TIME_STAMP_CNT_CAPTURE_reg[0] (\RXE_DATA_STORED_AT_DLC_reg[0] [15:8]),
        .TS_RX_WDATA_F1(TS_RX_WDATA_F1[15:8]),
        .TS_RX_WEN(TS_RX_WEN),
        .TXE_BRAM_WEN(TXE_BRAM_WEN),
        .\TXE_DLC_I_reg[0]_0 (\TXE_DLC_I_reg[0] ),
        .TXE_IC_ARBLSS_I(TXE_IC_ARBLSS_I),
        .TXE_IC_ARBLSS_I_reg_0(TXE_IC_ARBLSS_I_reg),
        .TXE_IC_TXOK_I_reg_0(TXE_IC_TXOK_I_reg),
        .TXE_MSGVAL_D1_I_reg_0(TXE_MSGVAL_D1_I_reg),
        .TXE_MSGVAL_FD1(TXE_MSGVAL_FD1),
        .TXE_MSGVAL_FD2(TXE_MSGVAL_FD2),
        .TXE_PASSTX_I_reg_0(TXE_PASSTX_I),
        .TXE_PASSTX_I_reg_1(TXE_PASSTX_I_reg),
        .TXE_PREFETCH_FD(TXE_PREFETCH_FD),
        .TXE_PREFETCH_FD_reg_0(TXE_PREFETCH_FD_reg),
        .TXE_TEC_DEC1(TXE_TEC_DEC1),
        .TXE_TRNSMT_FLG_reg_0(TXE_TRNSMT_FLG_reg),
        .TXE_TRNSMT_FLG_reg_1(TXE_TRNSMT_FLG_reg_0),
        .TXE_TXING15_out(TXE_TXING15_out),
        .TXE_TXING_reg_0(TXE_TXING_reg),
        .TXE_TXING_reg_1(EMU_CTR_EVENT_I),
        .TXE_TXING_reg_2(bsp_n_155),
        .TXE_TXING_reg_3(TXE_TXING_reg_1),
        .TXE_TX_REN_D1(TXE_TX_REN_D1),
        .TXE_TX_REN_D1_reg_0(TXE_TX_REN_D1_reg),
        .TXE_TX_REN_D1_reg_1(TXE_TX_REN_D1_reg_0),
        .TXE_TX_REN_I(TXE_TX_REN_I),
        .TXE_TX_REN_I_CFD_D1_i_14_0(tlom_n_33),
        .TXE_TX_REN_I_CFD_D1_i_19_0(tlom_n_6),
        .TXE_TX_REN_I_CFD_D1_i_24_0(tlom_n_21),
        .TXE_TX_REN_I_CFD_D1_i_43_0(tlom_n_41),
        .TXE_TX_REN_I_CFD_D1_i_43_1(tlom_n_48),
        .TXE_TX_REN_I_CFD_D1_i_43_2(tlom_n_49),
        .TXE_TX_REN_I_CFD_D1_i_43_3(tlom_n_50),
        .TXE_TX_REN_I_CFD_D1_i_49_0({CRC_CRCWORD[0],CRC_CRCWORD[1],CRC_CRCWORD[2],CRC_CRCWORD[3],CRC_CRCWORD[4],CRC_CRCWORD[5],CRC_CRCWORD[6],CRC_CRCWORD[7],CRC_CRCWORD[12],CRC_CRCWORD[13],CRC_CRCWORD[14]}),
        .TXE_TX_REN_I_CFD_D1_i_66_0({CRC21_CRCWORD[0],CRC21_CRCWORD[1],CRC21_CRCWORD[2],CRC21_CRCWORD[3],CRC21_CRCWORD[4],CRC21_CRCWORD[5]}),
        .TXE_TX_REN_I_CFD_D1_i_8_0({CRC17_CRCWORD[0],CRC17_CRCWORD[1],CRC17_CRCWORD[6],CRC17_CRCWORD[7],CRC17_CRCWORD[8],CRC17_CRCWORD[9]}),
        .TXING_BRS_EN_BTR_D1(TXING_BRS_EN_BTR_D1),
        .TXING_BRS_EN_BTR_D1_reg(bsp_n_71),
        .TXING_BRS_EN_BTR_D1_reg_0(bsp_n_199),
        .\addr_location_incr_count_reg[0] (\addr_location_incr_count_reg[0] ),
        .\arststages_ff_reg[1] (bsp_n_76),
        .\arststages_ff_reg[1]_0 (bsp_n_79),
        .\arststages_ff_reg[1]_1 ({bsp_n_80,bsp_n_81,bsp_n_82}),
        .\arststages_ff_reg[1]_2 (bsp_n_84),
        .\arststages_ff_reg[1]_3 (bsp_n_181),
        .\arststages_ff_reg[1]_4 (bsp_n_182),
        .\arststages_ff_reg[1]_5 ({bsp_n_208,bsp_n_209}),
        .can_clk(can_clk),
        .dest_arst(dest_arst),
        .dest_out(dest_out),
        .ena(ena),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (TS_RX_WEN_F1),
        .i__carry_i_14_0({ic_reg_f_btr_sjw_cdc_tig[0],ic_reg_f_btr_sjw_cdc_tig[1],ic_reg_f_btr_sjw_cdc_tig[2],ic_reg_f_btr_sjw_cdc_tig[3]}),
        .\ic_reg_f_brpr_cdc_tig_reg[1] (bsp_n_138),
        .\ic_reg_f_brpr_cdc_tig_reg[4] (bsp_n_142),
        .\ic_reg_f_brpr_cdc_tig_reg[7] (\ic_reg_f_brpr_cdc_tig_reg[7]_0 ),
        .\ic_reg_f_brpr_cdc_tig_reg[7]_0 (bsp_n_141),
        .\ic_reg_f_btr_sjw_cdc_tig_reg[2] (bsp_n_85),
        .\ic_reg_f_btr_ts2_cdc_tig_reg[0] ({bsp_n_88,bsp_n_89,bsp_n_90,bsp_n_91}),
        .\ic_reg_f_btr_ts2_cdc_tig_reg[2] (IC_REG_BTR_TS2),
        .\ic_reg_n_btr_sjw_cdc_tig_reg[1] (bsp_n_77),
        .\ic_reg_n_btr_sjw_cdc_tig_reg[1]_0 (bsp_n_78),
        .\ic_reg_n_btr_sjw_cdc_tig_reg[1]_1 ({bsp_n_204,bsp_n_205,bsp_n_206}),
        .\ic_reg_n_btr_sjw_cdc_tig_reg[4] (bsp_n_83),
        .\ic_reg_n_btr_sjw_cdc_tig_reg[5] (bsp_n_87),
        .\ic_reg_n_btr_sjw_cdc_tig_reg[6] (bsp_n_86),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[1] (BTL_COUNTER_I00_in),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[1]_0 ({bsp_n_288,bsp_n_289,bsp_n_290,bsp_n_291}),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[2] ({BTL_SAMP_I[7:4],BTL_SAMP_I[2:1]}),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[2]_0 (bsp_n_108),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[2]_1 ({bsp_n_232,bsp_n_233,bsp_n_234}),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[2]_2 ({bsp_n_235,bsp_n_236,bsp_n_237,bsp_n_238}),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[7] (bsp_n_92),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[7]_0 (bsp_n_231),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[7]_1 (bsp_n_247),
        .\ic_reg_n_btr_ts2_cdc_tig_reg[1] ({bsp_n_201,bsp_n_202,bsp_n_203}),
        .\ic_reg_n_btr_ts2_cdc_tig_reg[4] ({bsp_n_217,bsp_n_218,IC_REG_BTR_TS1__0}),
        .p_192_in(p_192_in),
        .p_1_in146_in(p_1_in146_in),
        .src_in(src_in),
        .\state[0]_i_18_0 (tlom_n_17),
        .\state[1]_i_14_0 (tlom_n_55),
        .\state[1]_i_18_0 (tlom_n_16),
        .\state[1]_i_4_0 (Q),
        .\state[1]_i_4_1 (MSR_SNOOP_FS2),
        .\state[2]_i_4_0 (tlom_n_14),
        .\state_reg[0]_0 (bsp_n_68),
        .\state_reg[0]_1 (\state_reg[0] ),
        .\state_reg[0]_2 (\state_reg[0]_0 ),
        .\state_reg[0]_3 (\state_reg[0]_1 ),
        .\state_reg[1]_0 (TXE_MSGINVAL_I),
        .\state_reg[2]_0 (\state_reg[2] ),
        .\state_reg[2]_1 (bsp_n_59),
        .\state_reg[2]_2 (p_0_in58_in),
        .\state_reg[2]_3 (\state_reg[2]_0 ),
        .\state_reg[2]_4 (p_0_in61_in),
        .\state_reg[4]_0 (\state_reg[4] ),
        .\state_reg[4]_1 (BSP_TXBIT_I),
        .\state_reg[4]_2 (\state_reg[4]_0 ),
        .\state_reg[4]_3 (p_1_in62_in),
        .\state_reg[4]_4 (\state_reg[4]_1 ),
        .\state_reg[4]_5 (\state_reg[4]_2 ),
        .\state_reg[4]_6 (\state_reg[4]_3 ),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0]_9 ),
        .\syncstages_ff_reg[1] (TXE_TRNSMT_FLG_SET));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_btl btl
       (.BIS_COUNTER_I3__0(BIS_COUNTER_I3__0),
        .\BIS_COUNTER_I_reg[3] (bsp_n_2),
        .BIS_D1(BIS_D1),
        .BIS_HSYNC_FLG_I_D1(BIS_HSYNC_FLG_I_D1),
        .BIS_HSYNC_FLG_I_reg_0(BIS_HSYNC_FLG_I),
        .BIS_HSYNC_FLG_I_reg_1(BIS_HSYNC_FLG_I_reg),
        .BRSD_P_ERR_1TQ(BRSD_P_ERR_1TQ),
        .BRSD_P_ERR_1TQ_FD(BRSD_P_ERR_1TQ_FD),
        .BRS_EN_BTR(BRS_EN_BTR),
        .BRS_EN_BTR_D1(BRS_EN_BTR_D1),
        .BRS_EN_I(BRS_EN_I),
        .BRS_L_SP_FE_reg(btl_n_13),
        .BRS_L_SP_FE_reg_0({btl_n_14,O,btl_n_16,btl_n_17}),
        .BSP_ERROR_I__9(BSP_ERROR_I__9),
        .BSP_TXBIT_FD_reg_0(BSP_TXBIT_FD_reg),
        .BSP_TXBIT_FD_reg_1(BSP_TXBIT_FD_reg_0),
        .BSP_TXBIT_FD_reg_2(BSP_TXBIT_FD_reg_2),
        .BTL_COUNTER_I({BTL_COUNTER_I[8:4],BTL_COUNTER_I[2:0]}),
        .BTL_COUNTER_I0(BTL_COUNTER_I0),
        .BTL_COUNTER_I15_carry_0({ic_reg_n_btr_sjw_cdc_tig[0],ic_reg_n_btr_sjw_cdc_tig[1],ic_reg_n_btr_sjw_cdc_tig[2],ic_reg_n_btr_sjw_cdc_tig[3],ic_reg_n_btr_sjw_cdc_tig[4],ic_reg_n_btr_sjw_cdc_tig[5],ic_reg_n_btr_sjw_cdc_tig[6]}),
        .BTL_COUNTER_I15_carry_1(bsp_n_86),
        .BTL_COUNTER_I15_carry_2(bsp_n_87),
        .BTL_COUNTER_I15_carry__0_0(bsp_n_210),
        .BTL_COUNTER_I15_carry__0_1({bsp_n_208,bsp_n_209}),
        .BTL_COUNTER_I16_carry_0({BTL_SAMP_I[7:4],BTL_SAMP_I[2:1]}),
        .BTL_COUNTER_I16_carry__0_0({bsp_n_248,bsp_n_249}),
        .BTL_COUNTER_I16_carry__0_1({bsp_n_232,bsp_n_233,bsp_n_234}),
        .BTL_COUNTER_I17_carry_i_14({bsp_n_213,bsp_n_214,bsp_n_215,bsp_n_216}),
        .BTL_COUNTER_I17_carry_i_14_0({bsp_n_288,bsp_n_289,bsp_n_290,bsp_n_291}),
        .BTL_COUNTER_I17_carry_i_19({bsp_n_88,bsp_n_89,bsp_n_90,bsp_n_91}),
        .BTL_COUNTER_I17_carry_i_1_0(S),
        .BTL_COUNTER_I17_carry_i_3_0({bsp_n_80,bsp_n_81,bsp_n_82}),
        .BTL_COUNTER_I1__0(BTL_COUNTER_I1__0),
        .\BTL_COUNTER_I_REG[0]_i_2_0 (bsp_n_292),
        .\BTL_COUNTER_I_REG[8]_i_3_0 (IC_REG_SBR_FS2_reg),
        .\BTL_COUNTER_I_REG_reg[0]_0 (bsp_n_92),
        .\BTL_COUNTER_I_REG_reg[3]_0 (BTL_COUNTER_I[3]),
        .\BTL_COUNTER_I_REG_reg[3]_i_2_0 (bsp_n_85),
        .\BTL_COUNTER_I_REG_reg[3]_i_2_1 (bsp_n_84),
        .\BTL_COUNTER_I_REG_reg[3]_i_2_2 (bsp_n_83),
        .\BTL_COUNTER_I_REG_reg[6]_0 ({btl_n_70,btl_n_71}),
        .\BTL_COUNTER_I_REG_reg[7]_0 (bsp_n_231),
        .\BTL_COUNTER_I_REG_reg[7]_1 (bsp_n_243),
        .\BTL_COUNTER_I_REG_reg[7]_i_3_0 (bsp_n_76),
        .\BTL_COUNTER_I_REG_reg[7]_i_3_1 (bsp_n_79),
        .\BTL_COUNTER_I_REG_reg[7]_i_3_2 (bsp_n_77),
        .\BTL_COUNTER_I_REG_reg[7]_i_3_3 (bsp_n_78),
        .\BTL_COUNTER_I_REG_reg[8]_0 (BTL_COUNTER_I00_in),
        .BTL_NTQ_I(BTL_NTQ_I),
        .BTL_RXBIT_I_reg_0(BTL_RXBIT),
        .BTL_RXBIT_I_reg_1(CRC21_FD_CRCWORD_I10),
        .BTL_RXBIT_I_reg_2(BTL_RXBIT_I_reg_1),
        .BTL_SAMP_EN_D1_reg_0(BIS_COUNTER_I0),
        .BTL_SAMP_EN_D1_reg_1(btl_n_53),
        .BTL_SAMP_EN_D1_reg_2(bsp_n_244),
        .BTL_SAMP_EN_FD2(BTL_SAMP_EN_FD2),
        .BTL_SAMP_I__0(BTL_SAMP_I__0),
        .BTL_TRNSMT_EN_FD13_carry_i_3_0(CNTR_EQ_SAMP1),
        .BTL_TRNSMT_EN_FD1_i_2({bsp_n_201,bsp_n_202,bsp_n_203}),
        .BTL_TRNSMT_EN_FD1_i_2_0({bsp_n_204,bsp_n_205,bsp_n_206}),
        .BTL_TRNSMT_EN_FD1_reg_0(btl_n_45),
        .BTL_TRNSMT_EN_FD1_reg_1(CLKM_EN),
        .BTL_TRNSMT_EN_FD1_reg_2(bsp_n_247),
        .BTL_TRNSMT_EN_I1(BTL_TRNSMT_EN_I1),
        .CAN_PHY_RX_D(CAN_PHY_RX_D),
        .CAN_PHY_RX_I(CAN_PHY_RX_I),
        .CAN_PHY_RX_I_NEG_FLOP(CAN_PHY_RX_I_NEG_FLOP),
        .CAN_PHY_TX_INT_reg_0(\state_reg[4] ),
        .CAN_PHY_TX_INT_reg_1(bsp_n_132),
        .CAN_PHY_TX_LP_i_10_0({ic_reg_f_brpr_cdc_tig[0],ic_reg_f_brpr_cdc_tig[1],ic_reg_f_brpr_cdc_tig[2],ic_reg_f_brpr_cdc_tig[3],ic_reg_f_brpr_cdc_tig[4],ic_reg_f_brpr_cdc_tig[5],ic_reg_f_brpr_cdc_tig[6],ic_reg_f_brpr_cdc_tig[7]}),
        .CAN_PHY_TX_LP_i_11_0({ic_reg_n_brpr_cdc_tig[0],ic_reg_n_brpr_cdc_tig[1],ic_reg_n_brpr_cdc_tig[2],ic_reg_n_brpr_cdc_tig[3],ic_reg_n_brpr_cdc_tig[4],ic_reg_n_brpr_cdc_tig[5],ic_reg_n_brpr_cdc_tig[6],ic_reg_n_brpr_cdc_tig[7]}),
        .CAN_PHY_TX_LP_i_7_0(bsp_n_100),
        .CAN_PHY_TX_LP_i_7_1(bsp_n_108),
        .CAN_PHY_TX_LP_reg_0(CAN_PHY_TX_LP),
        .CAN_PHY_TX_LP_reg_1(CAN_PHY_TX_LP_reg),
        .CAN_PHY_TX_POS_FLOP_X2(CAN_PHY_TX_POS_FLOP_X2),
        .CAN_PHY_TX_POS_FLOP_X2135_out__0(CAN_PHY_TX_POS_FLOP_X2135_out__0),
        .\CAN_PHY_TX_POS_FLOP_X25_inferred__0/i__carry_0 (BTL_NTQ_I0_carry__0),
        .CAN_PHY_TX_POS_FLOP_X26_carry__0_0({bsp_n_239,bsp_n_240,bsp_n_241,bsp_n_242}),
        .CAN_PHY_TX_POS_FLOP_X26_carry__0_1({bsp_n_235,bsp_n_236,bsp_n_237,bsp_n_238}),
        .\CAN_PHY_TX_POS_FLOP_X26_inferred__0/i__carry__0_0 (bsp_n_250),
        .CAN_PHY_TX_POS_FLOP_X2_reg_0(CAN_PHY_TX_POS_FLOP_X2_reg),
        .CAN_PHY_TX_POS_FLOP_X2_reg_1(CAN_PHY_TX_POS_FLOP_X2_reg_0),
        .CAN_PHY_TX_POS_FLOP_reg_0(CAN_PHY_TX_POS_FLOP_reg),
        .CAN_PHY_TX_POS_FLOP_reg_1(CAN_PHY_TX_POS_FLOP_reg_0),
        .CO(CO),
        .D(CAN_PHY_RX_I1),
        .DI({bsp_n_217,IC_REG_BTR_TS2,bsp_n_218,IC_REG_BTR_TS1__0}),
        .E(BTL_SAMP_EN_FD1),
        .\EMU_TEC_I_reg[7] (bsp_n_59),
        .ERR_TXBERR_I_FD_SSP_EN_1_reg(ERR_TXBERR_I_FD_SSP_EN_1_reg),
        .ERR_TXBERR_I_FD_SSP_EN_1_reg_0(bsp_n_200),
        .FAST_TRANSMT_PT(\tdc/FAST_TRANSMT_PT ),
        .FAST_TRANSMT_PT_D1_i_3({bsp_n_245,bsp_n_246}),
        .FAST_TRANSMT_PT_D1_reg(bsp_n_207),
        .FBR_ERR_1TQ(FBR_ERR_1TQ),
        .FBR_ERR_1TQ_reg_0(btl_n_49),
        .FIRST_FAST_TRANSMT_PT_FLG_reg(TXE_TXING_reg),
        .HSYNC_FLG_I_reg_0(HSYNC_FLG_I),
        .HSYNC_FLG_I_reg_1(HSYNC_OCCR_I),
        .HSYNC_FLG_I_reg_2(HSYNC_FLG_I_reg),
        .IC_REG_BRPR_EQ__6(IC_REG_BRPR_EQ__6),
        .IC_REG_IFF5_EN_FS2_reg(btl_n_66),
        .IFF5_EN_FS2(IFF5_EN_FS2),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0] (CRC21_CRCWORD[0]),
        .MATCH_RESULT_TO_BSP(MATCH_RESULT_TO_BSP),
        .\MEM_reg[3] (\MEM_reg[3] ),
        .MSR_LBACK_FS2(MSR_LBACK_FS2),
        .O({\ic_reg_n_btr_ts2_cdc_tig_reg[4]_0 [1],btl_n_10,btl_n_11,\ic_reg_n_btr_ts2_cdc_tig_reg[4]_0 [0]}),
        .\PIPELINED_BITS_reg[0] (btl_n_64),
        .\PIPELINED_BITS_reg[0]_0 (bsp_n_199),
        .\PIPELINED_BITS_reg[1] (btl_n_65),
        .Q({ic_reg_f_btr_sjw_cdc_tig[0],ic_reg_f_btr_sjw_cdc_tig[1],ic_reg_f_btr_sjw_cdc_tig[2],ic_reg_f_btr_sjw_cdc_tig[3]}),
        .\RD_PTR_reg[1] (bsp_n_71),
        .RSYNC_FLG_I_reg_0(btl_n_55),
        .RSYNC_FLG_I_reg_1(bsp_n_127),
        .RSYNC_FLG_I_reg_2(BSP_TXBIT_FD_reg_1),
        .RSYNC_OCCR_D_reg_0(BTL_SAMP_EN),
        .RSYNC_OCCR_I(RSYNC_OCCR_I),
        .RXE_BTL_HSYNC_EN(RXE_BTL_HSYNC_EN),
        .RXE_BTL_HSYNC_FD1(RXE_BTL_HSYNC_FD1),
        .RXE_MSGVAL_D1_I_reg(bsp_n_185),
        .S({bsp_n_72,bsp_n_73,bsp_n_74,bsp_n_75}),
        .SR(btl_n_34),
        .SSP_BTL_TXBIT_I(SSP_BTL_TXBIT_I),
        .SSP_BTL_TXBIT_I_reg(SSP_BTL_TXBIT_I_reg),
        .SSP_EN(SSP_EN),
        .SSP_RCVD_RXBIT(SSP_RCVD_RXBIT),
        .SSP_RCVD_RXBIT_reg(SSP_RCVD_RXBIT_reg),
        .SYNC_RST_TL(SYNC_RST_TL),
        .\TDC_COUNTER_reg[0] (\SM_REG_I_reg[0]_0 ),
        .\TDC_COUNTER_reg[0]_0 (IFF_EN_FS2),
        .\TDC_COUNTER_reg[6] (\TDC_COUNTER_reg[6] ),
        .\TDC_COUNTER_reg[6]_0 ({ic_reg_f_brpr_tdcoff_cdc_tig[0],ic_reg_f_brpr_tdcoff_cdc_tig[1],ic_reg_f_brpr_tdcoff_cdc_tig[2],ic_reg_f_brpr_tdcoff_cdc_tig[3],ic_reg_f_brpr_tdcoff_cdc_tig[4],ic_reg_f_brpr_tdcoff_cdc_tig[5]}),
        .\TDC_COUNTER_reg[6]_1 (SR),
        .TDC_SSP_SAMP_PT_D1(\tdc/TDC_SSP_SAMP_PT_D1 ),
        .TDC_SSP_SAMP_PT_reg(TDC_SSP_SAMP_PT),
        .TDC_TRIG_COND(TDC_TRIG_COND),
        .TXE_TXING_reg(TXE_TXING_reg_0),
        .TXING_BRS_EN_BTR_D1(TXING_BRS_EN_BTR_D1),
        .TXING_BRS_EN_BTR_D1_reg(TXING_BRS_EN_BTR),
        .\arststages_ff_reg[1] (CAN_PHY_TX_POS_FLOP_X27),
        .can_clk(can_clk),
        .can_clk_x2(can_clk_x2),
        .dest_arst(dest_arst),
        .i__carry_i_3__1(TS2_EQ_SJW2),
        .i__carry_i_3__2(TS2_EQ_SJW1),
        .\ic_reg_f_brpr_cdc_tig_reg[7] (btl_n_48),
        .\ic_reg_n_brpr_cdc_tig_reg[7] (btl_n_47),
        .p_192_in(p_192_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_clkdiv clkdiv
       (.BRS_EN_BTR(BRS_EN_BTR),
        .BRS_EN_I(BRS_EN_I),
        .CLKD_CMP_I(CLKD_CMP_I),
        .\CLKD_COUNTER_I_reg[0]_0 ({CLKD_COUNTER_I_reg[0],CLKD_COUNTER_I_reg[1],CLKD_COUNTER_I_reg[3],CLKD_COUNTER_I_reg[4],CLKD_COUNTER_I_reg[6],CLKD_COUNTER_I_reg[7]}),
        .\CLKD_COUNTER_I_reg[0]_1 (bsp_n_140),
        .\CLKD_COUNTER_I_reg[2]_0 (clkdiv_n_7),
        .\CLKD_COUNTER_I_reg[3]_0 (clkdiv_n_8),
        .\CLKD_COUNTER_I_reg[7]_0 ({ic_reg_n_brpr_cdc_tig[0],ic_reg_n_brpr_cdc_tig[3],ic_reg_n_brpr_cdc_tig[5],ic_reg_n_brpr_cdc_tig[6]}),
        .\CLKD_COUNTER_I_reg[7]_1 (bsp_n_138),
        .\CLKD_COUNTER_I_reg[7]_2 (bsp_n_141),
        .\CLKD_COUNTER_I_reg[7]_3 (bsp_n_142),
        .CLKM_EN_reg_0(CLKM_EN),
        .CLKM_EN_reg_1(clkdiv_n_9),
        .IC_REG_BRPR(IC_REG_BRPR),
        .Q({ic_reg_f_brpr_cdc_tig[0],ic_reg_f_brpr_cdc_tig[3],ic_reg_f_brpr_cdc_tig[5],ic_reg_f_brpr_cdc_tig[6]}),
        .SYNC_RST_TL(SYNC_RST_TL),
        .can_clk(can_clk),
        .dest_arst(dest_arst));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [7]),
        .Q(ic_reg_f_brpr_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [6]),
        .Q(ic_reg_f_brpr_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [5]),
        .Q(ic_reg_f_brpr_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [4]),
        .Q(ic_reg_f_brpr_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [3]),
        .Q(ic_reg_f_brpr_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [2]),
        .Q(ic_reg_f_brpr_cdc_tig[5]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [1]),
        .Q(ic_reg_f_brpr_cdc_tig[6]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_cdc_tig_reg[7] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [0]),
        .Q(ic_reg_f_brpr_cdc_tig[7]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_tdcoff_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [13]),
        .Q(ic_reg_f_brpr_tdcoff_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_tdcoff_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [12]),
        .Q(ic_reg_f_brpr_tdcoff_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_tdcoff_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [11]),
        .Q(ic_reg_f_brpr_tdcoff_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_tdcoff_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [10]),
        .Q(ic_reg_f_brpr_tdcoff_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_tdcoff_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [9]),
        .Q(ic_reg_f_brpr_tdcoff_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_brpr_tdcoff_cdc_tig_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[0] [8]),
        .Q(ic_reg_f_brpr_tdcoff_cdc_tig[5]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_sjw_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_f_btr_sjw_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_sjw_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_f_btr_sjw_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_sjw_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_f_btr_sjw_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_sjw_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_f_btr_sjw_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts1_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 [4]),
        .Q(ic_reg_f_btr_ts1_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts1_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_f_btr_ts1_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts1_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_f_btr_ts1_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts1_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_f_btr_ts1_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts1_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_f_btr_ts1_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts2_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_f_btr_ts2_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts2_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_f_btr_ts2_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts2_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_f_btr_ts2_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_f_btr_ts2_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_f_btr_ts2_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [7]),
        .Q(ic_reg_n_brpr_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [6]),
        .Q(ic_reg_n_brpr_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [5]),
        .Q(ic_reg_n_brpr_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [4]),
        .Q(ic_reg_n_brpr_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_n_brpr_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_n_brpr_cdc_tig[5]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_n_brpr_cdc_tig[6]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_brpr_cdc_tig_reg[7] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_brpr_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_n_brpr_cdc_tig[7]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_sjw_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 [6]),
        .Q(ic_reg_n_btr_sjw_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_sjw_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 [5]),
        .Q(ic_reg_n_btr_sjw_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_sjw_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 [4]),
        .Q(ic_reg_n_btr_sjw_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_sjw_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_n_btr_sjw_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_sjw_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_n_btr_sjw_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_sjw_cdc_tig_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_n_btr_sjw_cdc_tig[5]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_sjw_cdc_tig_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_n_btr_sjw_cdc_tig[6]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [7]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [6]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [5]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [4]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[5]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[6]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts1_cdc_tig_reg[7] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_n_btr_ts1_cdc_tig[7]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts2_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 [6]),
        .Q(ic_reg_n_btr_ts2_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts2_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 [5]),
        .Q(ic_reg_n_btr_ts2_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts2_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 [4]),
        .Q(ic_reg_n_btr_ts2_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts2_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_n_btr_ts2_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts2_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_n_btr_ts2_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts2_cdc_tig_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_n_btr_ts2_cdc_tig[5]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_n_btr_ts2_cdc_tig_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_n_btr_ts2_cdc_tig[6]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_wmr_rxfp_cdc_tig_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 [4]),
        .Q(ic_reg_wmr_rxfp_cdc_tig[0]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_wmr_rxfp_cdc_tig_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 [3]),
        .Q(ic_reg_wmr_rxfp_cdc_tig[1]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_wmr_rxfp_cdc_tig_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 [2]),
        .Q(ic_reg_wmr_rxfp_cdc_tig[2]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_wmr_rxfp_cdc_tig_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 [1]),
        .Q(ic_reg_wmr_rxfp_cdc_tig[3]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  FDRE \ic_reg_wmr_rxfp_cdc_tig_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 [0]),
        .Q(ic_reg_wmr_rxfp_cdc_tig[4]),
        .R(\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_timestamp timestamp
       (.\CLKD_COUNTER_I_reg[3]_0 (tlsync_n_11),
        .CLKM_EN_D1(CLKM_EN_D1),
        .D(D),
        .IC_SYNC_ISR_MSGLST(IC_SYNC_ISR_MSGLST),
        .IC_SYNC_ISR_MSGLST_F1(IC_SYNC_ISR_MSGLST_F1),
        .IC_SYNC_ISR_MSGLST_F1_reg_0(IC_SYNC_ISR_MSGLST_F1_reg),
        .IC_SYNC_ISR_MSGLST_reg_0(IC_SYNC_ISR_MSGLST_reg),
        .IC_SYNC_TSR_WEN(IC_SYNC_TSR_WEN),
        .IC_TIMESTAMP_RST_P(IC_TIMESTAMP_RST_P),
        .MATCH_RESULT_0_D1(MATCH_RESULT_0_D1),
        .MATCH_RESULT_1_D1(MATCH_RESULT_1_D1),
        .MATCH_RESULT_1_D11__21(MATCH_RESULT_1_D11__21),
        .MATCH_RESULT_1_D1_reg_0({ic_reg_wmr_rxfp_cdc_tig[0],ic_reg_wmr_rxfp_cdc_tig[1],ic_reg_wmr_rxfp_cdc_tig[2],ic_reg_wmr_rxfp_cdc_tig[3],ic_reg_wmr_rxfp_cdc_tig[4]}),
        .MATCH_RESULT_FS2_D1(MATCH_RESULT_FS2_D1),
        .MATCH_RESULT_TO_BSP(MATCH_RESULT_TO_BSP),
        .MATCH_RESULT_TO_BSP0(MATCH_RESULT_TO_BSP0),
        .Q({data0,bsp_n_65,\RXE_SREG_I_reg[30] ,bsp_n_67}),
        .\RXE_DATA_STORED_AT_DLC_reg[0] ({\RXE_DATA_STORED_AT_DLC_reg[0] [31:16],\RXE_DATA_STORED_AT_DLC_reg[0] [7:0]}),
        .RXE_MSGVAL_EARLY_F0(RXE_MSGVAL_EARLY_F0),
        .RXE_MSGVAL_EARLY_F00(RXE_MSGVAL_EARLY_F00),
        .RXE_MSGVAL_EARLY_F1(RXE_MSGVAL_EARLY_F1),
        .RXE_MSGVAL_EARLY_F10(RXE_MSGVAL_EARLY_F10),
        .RXE_RXMSG_INVAL_F0(RXE_RXMSG_INVAL_F0),
        .RXE_RXMSG_INVAL_F00(RXE_RXMSG_INVAL_F00),
        .RXE_RXMSG_INVAL_F1(RXE_RXMSG_INVAL_F1),
        .RXE_RXMSG_INVAL_F10(RXE_RXMSG_INVAL_F10),
        .RXE_RXMSG_VAL_F0(RXE_RXMSG_VAL_F0),
        .RXE_RXMSG_VAL_F00(RXE_RXMSG_VAL_F00),
        .RXE_RXMSG_VAL_F0_reg_0(RXE_RXMSG_VAL_F0_reg),
        .RXE_RXMSG_VAL_F0_reg_1(RXE_RXMSG_VAL_F0_reg_0),
        .RXE_RXMSG_VAL_F1(RXE_RXMSG_VAL_F1),
        .RXE_RXMSG_VAL_F10(RXE_RXMSG_VAL_F10),
        .RXE_RXMSG_VAL_F1_reg_0(RXE_RXMSG_VAL_F1_reg),
        .RXE_RXMSG_VAL_F1_reg_1(RXE_RXMSG_VAL_F1_reg_0),
        .SYNC_RST_TL(SYNC_RST_TL),
        .\TIME_STAMP_CNT_CAPTURE_reg[15]_0 (\TIME_STAMP_CNT_CAPTURE_reg[15] ),
        .TIME_STAMP_CNT_REG_WEN_reg_0(TIME_STAMP_CNT_REG_WEN_reg),
        .TS_COUNTER_SW_RST_D1(TS_COUNTER_SW_RST_D1),
        .TS_COUNTER_SW_RST_D2(TS_COUNTER_SW_RST_D2),
        .TS_RX_WDATA_F1(TS_RX_WDATA_F1),
        .TS_RX_WEN(TS_RX_WEN),
        .TS_RX_WEN_F1_reg_0(TS_RX_WEN_F1),
        .can_clk(can_clk),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (bsp_n_125),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1_0 (\RXE_SREG_I_reg[24] [31:16]),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0]_8 ),
        .\syncstages_ff_reg[0][4] (\syncstages_ff_reg[0][4] ),
        .\wr_index_i_reg[6] (\wr_index_i_reg[6] ),
        .\wr_index_i_reg[6]_0 (\wr_index_i_reg[6]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_om tlom
       (.BSP_IC_FRM_ERROR_I_i_4(bsp_n_168),
        .BSP_IC_FRM_ERROR_I_i_4_0(bsp_n_176),
        .BSP_IC_F_FRM_ERROR_I_reg(bsp_n_157),
        .BSP_TXBIT_I02_in(BSP_TXBIT_I02_in),
        .BSP_TXBIT_I1262_out__0(BSP_TXBIT_I1262_out__0),
        .BTL_SAMP_EN_D1_reg(RXE_DLC_I0),
        .CAN_PHY_TX_LP_i_17(bsp_n_191),
        .CO(RXE_COUNTER_RST30_out),
        .\COUNTER_I_reg[1]_0 (bsp_n_182),
        .CRC_CRCWORD_I1(CRC_CRCWORD_I1),
        .\CRC_CRCWORD_I1_reg[14]_0 ({CRC_CRCWORD[0],CRC_CRCWORD[1],CRC_CRCWORD[2],CRC_CRCWORD[3],CRC_CRCWORD[4],CRC_CRCWORD[5],CRC_CRCWORD[6],CRC_CRCWORD[7],CRC_CRCWORD[12],CRC_CRCWORD[13],CRC_CRCWORD[14]}),
        .\CRC_CRCWORD_I1_reg[5]_0 (tlom_n_21),
        .D(CAN_PHY_RX_I1),
        .E(BTL_SAMP_EN_FD1),
        .EMU_CTR_EVENT_I(EMU_CTR_EVENT_I),
        .EMU_CTR_FLG_I_reg_0(EMU_CTR_FLG_I),
        .EMU_ERRWRN(EMU_ERRWRN),
        .\EMU_OL_ECR_I_reg[0]_0 (\EMU_OL_ECR_I_reg[0] ),
        .\EMU_OL_ECR_I_reg[0]_1 (bsp_n_94),
        .\EMU_OL_ECR_I_reg[12]_0 (bsp_n_155),
        .\EMU_OL_ECR_I_reg[15]_0 (bsp_n_57),
        .EMU_OL_ECR_WEN_I_reg_0(EMU_OL_ECR_WEN_I_reg),
        .EMU_REC_ERRACT(EMU_REC_ERRACT),
        .EMU_REC_I1117_out__0(EMU_REC_I1117_out__0),
        .EMU_REC_I20_carry_0(bsp_n_95),
        .\EMU_REC_I_reg[7]_0 (tlom_n_5),
        .\EMU_REC_I_reg[7]_1 (\EMU_REC_I_reg[7]_0 ),
        .EMU_STAT1(EMU_STAT1),
        .\EMU_TEC_I_reg[3]_0 (tlom_n_55),
        .\EMU_TEC_I_reg[7]_0 (Q),
        .IC_REG_MSR_DPEE_FS2_reg(tlom_n_15),
        .IC_SYNC_ECR_WEN(IC_SYNC_ECR_WEN),
        .\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[16]_0 ({CRC17_CRCWORD[0],CRC17_CRCWORD[1],CRC17_CRCWORD[6],CRC17_CRCWORD[7],CRC17_CRCWORD[8],CRC17_CRCWORD[9]}),
        .\ISO_CRC.CRC17_FD_CRCWORD_I1_reg[3]_0 (tlom_n_33),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_0 (tlom_n_49),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[0]_1 (CRC21_FD_CRCWORD_I10),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[11]_0 (tlom_n_48),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[20]_0 ({CRC21_CRCWORD[0],CRC21_CRCWORD[1],CRC21_CRCWORD[2],CRC21_CRCWORD[3],CRC21_CRCWORD[4],CRC21_CRCWORD[5]}),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_0 (tlom_n_50),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[3]_1 (BTL_RXBIT),
        .\ISO_CRC.CRC21_FD_CRCWORD_I1_reg[7]_0 (tlom_n_41),
        .MSR_DPEE_FS2(MSR_DPEE_FS2),
        .MSR_SNOOP_FS2(MSR_SNOOP_FS2),
        .\PREV_COUNTER_I_reg[0]_0 (BTL_SAMP_EN),
        .Q(\EMU_REC_I_reg[7] ),
        .RXE_CRC_EN(RXE_CRC_EN),
        .\RXE_DLC_I_reg[3] (bsp_n_164),
        .RXE_REC_DEC1(RXE_REC_DEC1),
        .SM_FLAG_I(SM_FLAG_I),
        .SM_FLAG_I_FSB(SM_FLAG_I_FSB),
        .SM_FLAG_I_FSB_reg_0(SM_STUFFBIT),
        .SM_FLAG_I_FSB_reg_1(tlom_n_14),
        .SM_FLAG_I_FSB_reg_2(tlom_n_17),
        .SM_FLAG_I_FSB_reg_3(tlom_n_18),
        .SM_FLAG_I_FSB_reg_4(tlom_n_19),
        .SM_FLAG_I_FSB_reg_5(bsp_n_181),
        .SM_FLAG_I_reg_0(bsp_n_149),
        .\SM_REG_I_reg[0]_0 (\SM_REG_I_reg[0] ),
        .\SM_REG_I_reg[1]_0 (tlom_n_16),
        .\SM_REG_I_reg[1]_1 (tlom_n_51),
        .SM_STUFFBIT_I__11(SM_STUFFBIT_I__11),
        .SM_STUFFBIT_PD(SM_STUFFBIT_PD),
        .SM_STUFFERR(SM_STUFFERR),
        .SR(btl_n_34),
        .SYNC_RST_TL(SYNC_RST_TL),
        .TXE_TEC_DEC1(TXE_TEC_DEC1),
        .TXE_TX_REN_I_CFD_D1_i_33(bsp_n_220),
        .TXE_TX_REN_I_CFD_D1_i_33_0(bsp_n_187),
        .TXE_TX_REN_I_CFD_D1_i_33_1(bsp_n_193),
        .TXE_TX_REN_I_CFD_D1_i_39(TXE_TXING_reg),
        .TXE_TX_REN_I_CFD_D1_i_39_0(bsp_n_68),
        .can_clk(can_clk),
        .dest_arst(dest_arst),
        .p_1_in146_in(p_1_in146_in),
        .\state[1]_i_9 (bsp_n_194),
        .\state[1]_i_9_0 ({bsp_n_146,bsp_n_147,bsp_n_148}),
        .\state[1]_i_9_1 (bsp_n_109),
        .\state_reg[0] (tlom_n_6),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0]_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_synch tlsync
       (.CAN_PHY_RX_I(CAN_PHY_RX_I),
        .CAN_PHY_RX_I_NEG_FLOP(CAN_PHY_RX_I_NEG_FLOP),
        .CAN_PHY_TX_LP(CAN_PHY_TX_LP),
        .D(CAN_PHY_RX_I1),
        .IC_REG_IFF_EN_FS2_reg_0(IFF_EN_FS2),
        .IC_REG_MSR_DAR(IC_REG_MSR_DAR),
        .IC_REG_MSR_LBACK(IC_REG_MSR_LBACK),
        .IC_TIMESTAMP_RST_FS3_reg_0(tlsync_n_11),
        .IC_TIMESTAMP_RST_P(IC_TIMESTAMP_RST_P),
        .IFF5_EN_FS2(IFF5_EN_FS2),
        .IFF6_EN_FS2(IFF6_EN_FS2),
        .MSR_BRSD_FS2(MSR_BRSD_FS2),
        .MSR_DAR_FS2(MSR_DAR_FS2),
        .MSR_DPEE_FS2(MSR_DPEE_FS2),
        .MSR_LBACK_FS2(MSR_LBACK_FS2),
        .MSR_SBR_FS2(MSR_SBR_FS2),
        .MSR_SLEEP_FS2(MSR_SLEEP_FS2),
        .MSR_SNOOP_FS2(MSR_SNOOP_FS2),
        .\SM_REG_I_reg[0] (\SM_REG_I_reg[0]_0 ),
        .SR(SR),
        .SSP_EN(SSP_EN),
        .SYNC_RST_TL(SYNC_RST_TL),
        .TDC_EN_FS2(TDC_EN_FS2),
        .TS_COUNTER_SW_RST_D1(TS_COUNTER_SW_RST_D1),
        .can_clk(can_clk),
        .dest_arst(dest_arst),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0] [14]),
        .\syncstages_ff_reg[0]_0 (\syncstages_ff_reg[0]_0 ),
        .\syncstages_ff_reg[0]_1 (\syncstages_ff_reg[0]_1 ),
        .\syncstages_ff_reg[0]_2 (\syncstages_ff_reg[0]_2 ),
        .\syncstages_ff_reg[0]_3 (\syncstages_ff_reg[0]_3 ),
        .\syncstages_ff_reg[0]_4 (\syncstages_ff_reg[0]_4 ),
        .\syncstages_ff_reg[0]_5 (\syncstages_ff_reg[0]_5 ),
        .\syncstages_ff_reg[0]_6 (\syncstages_ff_reg[0]_6 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tx_event_fifo_cntl
   (TXE_MSGVAL_D2_reg_0,
    RXF_FULL_AXI,
    TXEWM_SET,
    RXF_FULL_I_reg_0,
    TXE_MSGVAL_D1_reg_0,
    addr_location_incr_count_reg_0,
    IC_SYNC_ISR_MSGLST_TXE,
    addra,
    TXE_BRAM_WEN,
    \RD_INDEX_reg[1]_0 ,
    \FILL_LEVEL_reg[1]_0 ,
    \FILL_LEVEL_reg[5]_0 ,
    \IC_REG_WMR_I2_reg[0]_0 ,
    dina,
    SR,
    IC_REG_MSR_DAR,
    can_clk,
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg ,
    \MULTI_BIT.s_level_out_bus_d5_reg[0] ,
    s_axi_aclk,
    addr_location_incr_count_reg_1,
    IC_SYNC_ISR_MSGLST_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    Q,
    TXE_MSGVAL_FD2,
    TXE_MSGVAL_FD1,
    dest_arst,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_1 ,
    TS_RX_WEN,
    \gen_wr_a.gen_word_narrow.mem_reg_1_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_9 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_10 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_11 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_12 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_13 ,
    TS_RX_WDATA_F1,
    \gen_wr_a.gen_word_narrow.mem_reg_1_14 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_15 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_0 ,
    \FILL_LEVEL_reg[4]_0 ,
    E,
    s_axi_wdata,
    \RD_INDEX_reg[5]_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_16 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_17 );
  output TXE_MSGVAL_D2_reg_0;
  output RXF_FULL_AXI;
  output TXEWM_SET;
  output RXF_FULL_I_reg_0;
  output TXE_MSGVAL_D1_reg_0;
  output [0:0]addr_location_incr_count_reg_0;
  output IC_SYNC_ISR_MSGLST_TXE;
  output [10:0]addra;
  output TXE_BRAM_WEN;
  output [4:0]\RD_INDEX_reg[1]_0 ;
  output \FILL_LEVEL_reg[1]_0 ;
  output [5:0]\FILL_LEVEL_reg[5]_0 ;
  output [4:0]\IC_REG_WMR_I2_reg[0]_0 ;
  output [31:0]dina;
  input [0:0]SR;
  input IC_REG_MSR_DAR;
  input can_clk;
  input \SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  input \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  input s_axi_aclk;
  input addr_location_incr_count_reg_1;
  input IC_SYNC_ISR_MSGLST_reg_0;
  input [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input [0:0]Q;
  input TXE_MSGVAL_FD2;
  input TXE_MSGVAL_FD1;
  input dest_arst;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1_1 ;
  input TS_RX_WEN;
  input [31:0]\gen_wr_a.gen_word_narrow.mem_reg_1_2 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_3 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_4 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_5 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_6 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_7 ;
  input [16:0]\gen_wr_a.gen_word_narrow.mem_reg_1_8 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_9 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_10 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_11 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_12 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_13 ;
  input [20:0]TS_RX_WDATA_F1;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_14 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_15 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  input [0:0]\FILL_LEVEL_reg[4]_0 ;
  input [0:0]E;
  input [4:0]s_axi_wdata;
  input [0:0]\RD_INDEX_reg[5]_0 ;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1_16 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_17 ;

  wire CANCEL_REQ_2C_CDC_TO_n_0;
  wire DAR_ENABLED_FS2;
  wire DAR_ENABLED_FS2_D1;
  wire [0:0]E;
  wire \FILL_LEVEL[0]_i_1_n_0 ;
  wire \FILL_LEVEL[1]_i_1_n_0 ;
  wire \FILL_LEVEL[2]_i_1_n_0 ;
  wire \FILL_LEVEL[3]_i_1_n_0 ;
  wire \FILL_LEVEL[4]_i_2_n_0 ;
  wire \FILL_LEVEL[4]_i_3_n_0 ;
  wire \FILL_LEVEL_reg[1]_0 ;
  wire [0:0]\FILL_LEVEL_reg[4]_0 ;
  wire [5:0]\FILL_LEVEL_reg[5]_0 ;
  wire IC_REG_MSR_DAR;
  wire [4:0]\IC_REG_WMR_I2_reg[0]_0 ;
  wire IC_SYNC_ISR_MSGLST_TXE;
  wire IC_SYNC_ISR_MSGLST_reg_0;
  wire \MULTI_BIT.s_level_out_bus_d5_reg[0] ;
  wire [0:0]Q;
  wire \RD_INDEX[5]_i_1_n_0 ;
  wire [4:0]\RD_INDEX_reg[1]_0 ;
  wire [0:0]\RD_INDEX_reg[5]_0 ;
  wire RXF_FULL_AXI;
  wire RXF_FULL_AXI0;
  wire RXF_FULL_AXI_i_2_n_0;
  wire RXF_FULL_AXI_i_3_n_0;
  wire RXF_FULL_I0;
  wire RXF_FULL_I1__6;
  wire RXF_FULL_I_i_2_n_0;
  wire RXF_FULL_I_i_4_n_0;
  wire RXF_FULL_I_reg_0;
  wire RXWM_SET_i_1_n_0;
  wire RXWM_SET_i_2_n_0;
  wire RXWM_SET_i_3_n_0;
  wire RXWM_SET_i_4_n_0;
  wire \SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  wire [0:0]SR;
  wire [20:0]TS_RX_WDATA_F1;
  wire TS_RX_WEN;
  wire TXEWM_SET;
  wire [5:9]TXE_BRAM_ADDR;
  wire TXE_BRAM_WEN;
  wire TXE_MSGVAL_D10;
  wire TXE_MSGVAL_D1_reg_0;
  wire TXE_MSGVAL_D20;
  wire TXE_MSGVAL_D2_reg_0;
  wire TXE_MSGVAL_D3;
  wire TXE_MSGVAL_FD1;
  wire TXE_MSGVAL_FD2;
  wire [0:0]addr_location_incr_count_reg_0;
  wire addr_location_incr_count_reg_1;
  wire [10:0]addra;
  wire can_clk;
  wire dest_arst;
  wire [31:0]dina;
  wire \gen_fifo_rx0.u_rxxpm_1_i_55_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire [10:0]\gen_wr_a.gen_word_narrow.mem_reg_1_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_10 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_11 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_12 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_13 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_14 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_15 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1_16 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_17 ;
  wire [31:0]\gen_wr_a.gen_word_narrow.mem_reg_1_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_7 ;
  wire [16:0]\gen_wr_a.gen_word_narrow.mem_reg_1_8 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_9 ;
  wire [5:2]p_0_in;
  wire p_0_in0_in;
  wire p_0_in26_in;
  wire p_0_in32_in;
  wire p_0_in_0;
  wire [5:1]p_0_in__3;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in13_in;
  wire p_1_in1_in;
  wire p_1_in21_in;
  wire p_1_in8_in;
  wire p_1_in9_in;
  wire [0:5]rd_index_gray_reg;
  wire rd_index_gray_reg0;
  wire rd_index_gray_reg01_out;
  wire rd_index_gray_reg03_out;
  wire rd_index_gray_reg05_out;
  wire rd_index_gray_reg07_out;
  wire [0:5]rd_index_gray_synced_fs2;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[2] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[3] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[4] ;
  wire \rd_index_gray_synced_fs2_d1_reg_n_0_[5] ;
  wire s_axi_aclk;
  wire [4:0]s_axi_wdata;
  wire transmit_mode_d1;
  wire [2:5]wr_index_binary_synced_fs3;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[1] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[2] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[3] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[4] ;
  wire \wr_index_binary_synced_fs3_d1_reg_n_0_[5] ;
  wire wr_index_gray_2msb_xor_axi;
  wire [1:5]wr_index_gray_reg;
  wire wr_index_gray_reg0;
  wire wr_index_gray_reg010_out;
  wire wr_index_gray_reg012_out;
  wire wr_index_gray_reg014_out;
  wire wr_index_gray_reg016_out;
  wire \wr_index_gray_reg[1]_i_2_n_0 ;
  wire [0:5]wr_index_gray_synced_fs3;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[2] ;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[3] ;
  wire \wr_index_gray_synced_fs3_d1_reg_n_0_[5] ;
  wire \wr_index_i[5]_i_1_n_0 ;
  wire [0:5]wr_index_i_reg;
  wire \wr_index_id_loc[1]_i_1_n_0 ;
  wire \wr_index_id_loc[1]_i_3_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync CANCEL_REQ_2C_CDC_TO
       (.DAR_ENABLED_FS2_D1(DAR_ENABLED_FS2_D1),
        .\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 (\SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .\SINGLE_BIT.s_level_out_d2_reg_0 (CANCEL_REQ_2C_CDC_TO_n_0),
        .SR(SR),
        .can_clk(can_clk),
        .dest_arst(dest_arst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5 DAR_2C_CDC_TO
       (.IC_REG_MSR_DAR(IC_REG_MSR_DAR),
        .SR(SR),
        .can_clk(can_clk),
        .out(DAR_ENABLED_FS2));
  FDRE DAR_ENABLED_FS2_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(DAR_ENABLED_FS2),
        .Q(DAR_ENABLED_FS2_D1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FILL_LEVEL[0]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [0]),
        .I1(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .O(\FILL_LEVEL[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \FILL_LEVEL[1]_i_1 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .O(\FILL_LEVEL[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h40F4BF0BBF0B40F4)) 
    \FILL_LEVEL[2]_i_1 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I4(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I5(\RD_INDEX_reg[1]_0 [2]),
        .O(\FILL_LEVEL[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \FILL_LEVEL[3]_i_1 
       (.I0(\FILL_LEVEL[4]_i_3_n_0 ),
        .I1(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I2(\RD_INDEX_reg[1]_0 [3]),
        .O(\FILL_LEVEL[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \FILL_LEVEL[4]_i_2 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .I2(\FILL_LEVEL[4]_i_3_n_0 ),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .I4(\RD_INDEX_reg[1]_0 [4]),
        .O(\FILL_LEVEL[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44D4FFFF000044D4)) 
    \FILL_LEVEL[4]_i_3 
       (.I0(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .I2(\RD_INDEX_reg[1]_0 [0]),
        .I3(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .I4(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .I5(\RD_INDEX_reg[1]_0 [2]),
        .O(\FILL_LEVEL[4]_i_3_n_0 ));
  FDRE \FILL_LEVEL_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[0]_i_1_n_0 ),
        .Q(\FILL_LEVEL_reg[5]_0 [0]),
        .R(\FILL_LEVEL_reg[4]_0 ));
  FDRE \FILL_LEVEL_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[1]_i_1_n_0 ),
        .Q(\FILL_LEVEL_reg[5]_0 [1]),
        .R(\FILL_LEVEL_reg[4]_0 ));
  FDRE \FILL_LEVEL_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[2]_i_1_n_0 ),
        .Q(\FILL_LEVEL_reg[5]_0 [2]),
        .R(\FILL_LEVEL_reg[4]_0 ));
  FDRE \FILL_LEVEL_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[3]_i_1_n_0 ),
        .Q(\FILL_LEVEL_reg[5]_0 [3]),
        .R(\FILL_LEVEL_reg[4]_0 ));
  FDRE \FILL_LEVEL_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FILL_LEVEL[4]_i_2_n_0 ),
        .Q(\FILL_LEVEL_reg[5]_0 [4]),
        .R(\FILL_LEVEL_reg[4]_0 ));
  FDRE \FILL_LEVEL_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RXF_FULL_AXI),
        .Q(\FILL_LEVEL_reg[5]_0 [5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \IC_REG_WMR_I2_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [3]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [2]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [1]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDSE \IC_REG_WMR_I2_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\IC_REG_WMR_I2_reg[0]_0 [0]),
        .S(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE IC_SYNC_ISR_MSGLST_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_MSGLST_reg_0),
        .Q(IC_SYNC_ISR_MSGLST_TXE),
        .R(SR));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \RD_INDEX[0]_i_2 
       (.I0(p_0_in_0),
        .I1(\RD_INDEX_reg[1]_0 [4]),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(\RD_INDEX_reg[1]_0 [0]),
        .I5(\RD_INDEX_reg[1]_0 [3]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RD_INDEX[0]_i_4__0 
       (.I0(\FILL_LEVEL_reg[5]_0 [1]),
        .I1(\FILL_LEVEL_reg[5]_0 [2]),
        .I2(\FILL_LEVEL_reg[5]_0 [5]),
        .I3(\FILL_LEVEL_reg[5]_0 [0]),
        .I4(\FILL_LEVEL_reg[5]_0 [4]),
        .I5(\FILL_LEVEL_reg[5]_0 [3]),
        .O(\FILL_LEVEL_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \RD_INDEX[1]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\RD_INDEX_reg[1]_0 [0]),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(\RD_INDEX_reg[1]_0 [2]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \RD_INDEX[2]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .I3(\RD_INDEX_reg[1]_0 [0]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RD_INDEX[3]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [2]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .I2(\RD_INDEX_reg[1]_0 [1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \RD_INDEX[5]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [0]),
        .O(\RD_INDEX[5]_i_1_n_0 ));
  FDRE \RD_INDEX_reg[0] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[5]_0 ),
        .D(p_0_in[5]),
        .Q(p_0_in_0),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[1] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[5]_0 ),
        .D(p_0_in[4]),
        .Q(\RD_INDEX_reg[1]_0 [4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[2] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[5]_0 ),
        .D(p_0_in[3]),
        .Q(\RD_INDEX_reg[1]_0 [3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[3] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[5]_0 ),
        .D(p_0_in[2]),
        .Q(\RD_INDEX_reg[1]_0 [2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[4] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[5]_0 ),
        .D(rd_index_gray_reg0),
        .Q(\RD_INDEX_reg[1]_0 [1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \RD_INDEX_reg[5] 
       (.C(s_axi_aclk),
        .CE(\RD_INDEX_reg[5]_0 ),
        .D(\RD_INDEX[5]_i_1_n_0 ),
        .Q(\RD_INDEX_reg[1]_0 [0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0 RD_PTR_2C_CDC_TO
       (.D({rd_index_gray_synced_fs2[0],rd_index_gray_synced_fs2[1],rd_index_gray_synced_fs2[2],rd_index_gray_synced_fs2[3],rd_index_gray_synced_fs2[4],rd_index_gray_synced_fs2[5]}),
        .Q({rd_index_gray_reg[0],rd_index_gray_reg[1],rd_index_gray_reg[2],rd_index_gray_reg[3],rd_index_gray_reg[4],rd_index_gray_reg[5]}),
        .SR(SR),
        .can_clk(can_clk));
  LUT6 #(
    .INIT(64'h0000000000000960)) 
    RXF_FULL_AXI_i_1
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(p_0_in26_in),
        .I2(p_1_in),
        .I3(p_0_in_0),
        .I4(RXF_FULL_AXI_i_2_n_0),
        .I5(RXF_FULL_AXI_i_3_n_0),
        .O(RXF_FULL_AXI0));
  LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
    RXF_FULL_AXI_i_2
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .I2(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(\RD_INDEX_reg[1]_0 [0]),
        .I5(\wr_index_gray_synced_fs3_d1_reg_n_0_[5] ),
        .O(RXF_FULL_AXI_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hF69F9FF6)) 
    RXF_FULL_AXI_i_3
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I2(\RD_INDEX_reg[1]_0 [2]),
        .I3(\RD_INDEX_reg[1]_0 [1]),
        .I4(p_1_in21_in),
        .O(RXF_FULL_AXI_i_3_n_0));
  FDRE RXF_FULL_AXI_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RXF_FULL_AXI0),
        .Q(RXF_FULL_AXI),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'h4824214200000000)) 
    RXF_FULL_I_i_1
       (.I0(p_0_in0_in),
        .I1(wr_index_i_reg[0]),
        .I2(RXF_FULL_I_i_2_n_0),
        .I3(wr_index_i_reg[1]),
        .I4(p_0_in32_in),
        .I5(RXF_FULL_I1__6),
        .O(RXF_FULL_I0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    RXF_FULL_I_i_2
       (.I0(wr_index_i_reg[4]),
        .I1(wr_index_i_reg[5]),
        .I2(TXE_MSGVAL_D3),
        .I3(wr_index_i_reg[3]),
        .I4(wr_index_i_reg[2]),
        .O(RXF_FULL_I_i_2_n_0));
  LUT6 #(
    .INIT(64'h0060900060000090)) 
    RXF_FULL_I_i_3
       (.I0(\rd_index_gray_synced_fs2_d1_reg_n_0_[3] ),
        .I1(p_1_in9_in),
        .I2(RXF_FULL_I_i_4_n_0),
        .I3(p_1_in13_in),
        .I4(p_1_in11_in),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[2] ),
        .O(RXF_FULL_I1__6));
  LUT6 #(
    .INIT(64'h0006699066600009)) 
    RXF_FULL_I_i_4
       (.I0(wr_index_i_reg[3]),
        .I1(\rd_index_gray_synced_fs2_d1_reg_n_0_[4] ),
        .I2(TXE_MSGVAL_D3),
        .I3(wr_index_i_reg[5]),
        .I4(wr_index_i_reg[4]),
        .I5(\rd_index_gray_synced_fs2_d1_reg_n_0_[5] ),
        .O(RXF_FULL_I_i_4_n_0));
  FDRE RXF_FULL_I_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(RXF_FULL_I0),
        .Q(RXF_FULL_I_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFEEFFEFEFEEEFEE)) 
    RXWM_SET_i_1
       (.I0(RXWM_SET_i_2_n_0),
        .I1(\FILL_LEVEL_reg[5]_0 [5]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [4]),
        .I3(\FILL_LEVEL_reg[5]_0 [4]),
        .I4(\IC_REG_WMR_I2_reg[0]_0 [3]),
        .I5(\FILL_LEVEL_reg[5]_0 [3]),
        .O(RXWM_SET_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000008A008A8A)) 
    RXWM_SET_i_2
       (.I0(RXWM_SET_i_3_n_0),
        .I1(\FILL_LEVEL_reg[5]_0 [2]),
        .I2(\IC_REG_WMR_I2_reg[0]_0 [2]),
        .I3(\FILL_LEVEL_reg[5]_0 [3]),
        .I4(\IC_REG_WMR_I2_reg[0]_0 [3]),
        .I5(RXWM_SET_i_4_n_0),
        .O(RXWM_SET_i_2_n_0));
  LUT6 #(
    .INIT(64'h40F440F4FFFF40F4)) 
    RXWM_SET_i_3
       (.I0(\IC_REG_WMR_I2_reg[0]_0 [0]),
        .I1(\FILL_LEVEL_reg[5]_0 [0]),
        .I2(\FILL_LEVEL_reg[5]_0 [1]),
        .I3(\IC_REG_WMR_I2_reg[0]_0 [1]),
        .I4(\FILL_LEVEL_reg[5]_0 [2]),
        .I5(\IC_REG_WMR_I2_reg[0]_0 [2]),
        .O(RXWM_SET_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RXWM_SET_i_4
       (.I0(\IC_REG_WMR_I2_reg[0]_0 [4]),
        .I1(\FILL_LEVEL_reg[5]_0 [4]),
        .O(RXWM_SET_i_4_n_0));
  FDRE RXWM_SET_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RXWM_SET_i_1_n_0),
        .Q(TXEWM_SET),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    TXE_MSGVAL_D1_i_1
       (.I0(RXF_FULL_I_reg_0),
        .I1(Q),
        .I2(TXE_MSGVAL_FD2),
        .I3(TXE_MSGVAL_FD1),
        .O(TXE_MSGVAL_D10));
  FDRE TXE_MSGVAL_D1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_MSGVAL_D10),
        .Q(TXE_MSGVAL_D1_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    TXE_MSGVAL_D2_i_1
       (.I0(RXF_FULL_I_reg_0),
        .I1(Q),
        .I2(TXE_MSGVAL_D1_reg_0),
        .O(TXE_MSGVAL_D20));
  FDRE TXE_MSGVAL_D2_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_MSGVAL_D20),
        .Q(TXE_MSGVAL_D2_reg_0),
        .R(SR));
  FDRE TXE_MSGVAL_D3_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(TXE_MSGVAL_D2_reg_0),
        .Q(TXE_MSGVAL_D3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1 WR_PTR_2S_CDC_TO
       (.D({wr_index_gray_synced_fs3[0],wr_index_gray_synced_fs3[1],wr_index_gray_synced_fs3[2],wr_index_gray_synced_fs3[3],wr_index_gray_synced_fs3[4],wr_index_gray_synced_fs3[5]}),
        .\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 (\MULTI_BIT.s_level_out_bus_d5_reg[0] ),
        .Q({wr_index_gray_reg[1],wr_index_gray_reg[2],wr_index_gray_reg[3],wr_index_gray_reg[4],wr_index_gray_reg[5]}),
        .s_axi_aclk(s_axi_aclk),
        .wr_index_i_reg(wr_index_i_reg[0]));
  FDRE addr_location_incr_count_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(addr_location_incr_count_reg_1),
        .Q(addr_location_incr_count_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hABA8)) 
    \gen_fifo_rx0.u_rxxpm_1_i_10 
       (.I0(TXE_BRAM_ADDR[8]),
        .I1(TXE_MSGVAL_D1_reg_0),
        .I2(TXE_MSGVAL_D2_reg_0),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 [1]),
        .O(addra[2]));
  LUT5 #(
    .INIT(32'hA8ABABA8)) 
    \gen_fifo_rx0.u_rxxpm_1_i_11 
       (.I0(TXE_BRAM_ADDR[9]),
        .I1(TXE_MSGVAL_D1_reg_0),
        .I2(TXE_MSGVAL_D2_reg_0),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_16 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_1_17 ),
        .O(addra[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \gen_fifo_rx0.u_rxxpm_1_i_12 
       (.I0(addr_location_incr_count_reg_0),
        .I1(TXE_MSGVAL_D1_reg_0),
        .I2(TXE_MSGVAL_D2_reg_0),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 [0]),
        .O(addra[0]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_13 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [10]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [31]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[31]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_14 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_3 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [9]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [30]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[30]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_15 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_4 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [8]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [29]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[29]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_16 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_5 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [7]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [28]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[28]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_17 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_6 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [6]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [27]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[27]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_18 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_7 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [5]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [26]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[26]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_19 
       (.I0(\gen_fifo_rx0.u_rxxpm_1_i_55_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [4]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [25]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[25]));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_fifo_rx0.u_rxxpm_1_i_2 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [9]),
        .I1(TXE_MSGVAL_D2_reg_0),
        .I2(TXE_MSGVAL_D1_reg_0),
        .O(addra[10]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_20 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_9 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [3]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [24]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[24]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_21 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_10 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [2]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [23]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[23]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_22 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_11 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [1]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [22]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[22]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_23 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_12 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_1 [0]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [21]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[21]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_24 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_13 ),
        .I1(TS_RX_WDATA_F1[20]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [20]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[20]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_25 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_14 ),
        .I1(TS_RX_WDATA_F1[19]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [19]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[19]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_26 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_15 ),
        .I1(TS_RX_WDATA_F1[18]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [18]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[18]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_27 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I1(TS_RX_WDATA_F1[17]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [17]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[17]));
  LUT6 #(
    .INIT(64'h555555555555DFD5)) 
    \gen_fifo_rx0.u_rxxpm_1_i_28 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0_0 ),
        .I1(TS_RX_WDATA_F1[16]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [16]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[16]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_29 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [15]),
        .I1(TS_RX_WDATA_F1[15]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [15]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[15]));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_fifo_rx0.u_rxxpm_1_i_3 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [8]),
        .I1(TXE_MSGVAL_D2_reg_0),
        .I2(TXE_MSGVAL_D1_reg_0),
        .O(addra[9]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_30 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [14]),
        .I1(TS_RX_WDATA_F1[14]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [14]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[14]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_31 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [13]),
        .I1(TS_RX_WDATA_F1[13]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [13]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[13]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_32 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [12]),
        .I1(TS_RX_WDATA_F1[12]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [12]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[12]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_33 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [11]),
        .I1(TS_RX_WDATA_F1[11]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [11]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[11]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_34 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [10]),
        .I1(TS_RX_WDATA_F1[10]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [10]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[10]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_35 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [9]),
        .I1(TS_RX_WDATA_F1[9]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [9]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[9]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_36 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [8]),
        .I1(TS_RX_WDATA_F1[8]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [8]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[8]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_37 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [7]),
        .I1(TS_RX_WDATA_F1[7]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [7]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[7]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_38 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [6]),
        .I1(TS_RX_WDATA_F1[6]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [6]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[6]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_39 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [5]),
        .I1(TS_RX_WDATA_F1[5]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [5]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[5]));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_fifo_rx0.u_rxxpm_1_i_4 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [7]),
        .I1(TXE_MSGVAL_D2_reg_0),
        .I2(TXE_MSGVAL_D1_reg_0),
        .O(addra[8]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_40 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [4]),
        .I1(TS_RX_WDATA_F1[4]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [4]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[4]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_41 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [3]),
        .I1(TS_RX_WDATA_F1[3]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [3]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[3]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_42 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [2]),
        .I1(TS_RX_WDATA_F1[2]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [2]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[2]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_43 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [1]),
        .I1(TS_RX_WDATA_F1[1]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [1]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[1]));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAACFC0)) 
    \gen_fifo_rx0.u_rxxpm_1_i_44 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [0]),
        .I1(TS_RX_WDATA_F1[0]),
        .I2(TS_RX_WEN),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_2 [0]),
        .I4(TXE_MSGVAL_D1_reg_0),
        .I5(TXE_MSGVAL_D2_reg_0),
        .O(dina[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_fifo_rx0.u_rxxpm_1_i_45 
       (.I0(TXE_MSGVAL_D1_reg_0),
        .I1(TXE_MSGVAL_D2_reg_0),
        .O(TXE_BRAM_WEN));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_fifo_rx0.u_rxxpm_1_i_5 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [6]),
        .I1(TXE_MSGVAL_D2_reg_0),
        .I2(TXE_MSGVAL_D1_reg_0),
        .O(addra[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_55 
       (.I0(transmit_mode_d1),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1_8 [16]),
        .I2(TXE_MSGVAL_D2_reg_0),
        .I3(TXE_MSGVAL_D1_reg_0),
        .O(\gen_fifo_rx0.u_rxxpm_1_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_fifo_rx0.u_rxxpm_1_i_6 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 [5]),
        .I1(TXE_MSGVAL_D2_reg_0),
        .I2(TXE_MSGVAL_D1_reg_0),
        .O(addra[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \gen_fifo_rx0.u_rxxpm_1_i_7 
       (.I0(TXE_BRAM_ADDR[5]),
        .I1(TXE_MSGVAL_D1_reg_0),
        .I2(TXE_MSGVAL_D2_reg_0),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 [4]),
        .O(addra[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \gen_fifo_rx0.u_rxxpm_1_i_8 
       (.I0(TXE_BRAM_ADDR[6]),
        .I1(TXE_MSGVAL_D1_reg_0),
        .I2(TXE_MSGVAL_D2_reg_0),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 [3]),
        .O(addra[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \gen_fifo_rx0.u_rxxpm_1_i_9 
       (.I0(TXE_BRAM_ADDR[7]),
        .I1(TXE_MSGVAL_D1_reg_0),
        .I2(TXE_MSGVAL_D2_reg_0),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 [2]),
        .O(addra[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[1]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(p_0_in_0),
        .O(rd_index_gray_reg07_out));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[2]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [4]),
        .I1(\RD_INDEX_reg[1]_0 [3]),
        .O(rd_index_gray_reg05_out));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[3]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [3]),
        .I1(\RD_INDEX_reg[1]_0 [2]),
        .O(rd_index_gray_reg03_out));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[4]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [2]),
        .I1(\RD_INDEX_reg[1]_0 [1]),
        .O(rd_index_gray_reg01_out));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_index_gray_reg[5]_i_1 
       (.I0(\RD_INDEX_reg[1]_0 [1]),
        .I1(\RD_INDEX_reg[1]_0 [0]),
        .O(rd_index_gray_reg0));
  FDRE \rd_index_gray_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_0),
        .Q(rd_index_gray_reg[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg07_out),
        .Q(rd_index_gray_reg[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg05_out),
        .Q(rd_index_gray_reg[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg03_out),
        .Q(rd_index_gray_reg[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg01_out),
        .Q(rd_index_gray_reg[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_index_gray_reg0),
        .Q(rd_index_gray_reg[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \rd_index_gray_synced_fs2_d1_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[0]),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[1]),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[2]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[2] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[3]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[3] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[4]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[4] ),
        .R(SR));
  FDRE \rd_index_gray_synced_fs2_d1_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(rd_index_gray_synced_fs2[5]),
        .Q(\rd_index_gray_synced_fs2_d1_reg_n_0_[5] ),
        .R(SR));
  FDRE transmit_mode_d1_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(CANCEL_REQ_2C_CDC_TO_n_0),
        .Q(transmit_mode_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_binary_synced_fs3_d1[1]_i_1 
       (.I0(p_1_in),
        .I1(p_0_in26_in),
        .O(wr_index_gray_2msb_xor_axi));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_index_binary_synced_fs3_d1[2]_i_1 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I1(p_0_in26_in),
        .I2(p_1_in),
        .O(wr_index_binary_synced_fs3[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_index_binary_synced_fs3_d1[3]_i_1 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I1(p_1_in),
        .I2(p_0_in26_in),
        .I3(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .O(wr_index_binary_synced_fs3[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_index_binary_synced_fs3_d1[4]_i_1 
       (.I0(p_1_in21_in),
        .I1(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I2(p_0_in26_in),
        .I3(p_1_in),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .O(wr_index_binary_synced_fs3[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_index_binary_synced_fs3_d1[5]_i_1 
       (.I0(\wr_index_gray_synced_fs3_d1_reg_n_0_[5] ),
        .I1(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .I2(p_1_in),
        .I3(p_0_in26_in),
        .I4(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .I5(p_1_in21_in),
        .O(wr_index_binary_synced_fs3[5]));
  FDRE \wr_index_binary_synced_fs3_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_2msb_xor_axi),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[1] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[2]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[2] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[3]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[3] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[4]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[4] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_binary_synced_fs3_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_binary_synced_fs3[5]),
        .Q(\wr_index_binary_synced_fs3_d1_reg_n_0_[5] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'h55555555AA6AAAAA)) 
    \wr_index_gray_reg[1]_i_1 
       (.I0(wr_index_i_reg[0]),
        .I1(wr_index_i_reg[2]),
        .I2(wr_index_i_reg[3]),
        .I3(\wr_index_gray_reg[1]_i_2_n_0 ),
        .I4(wr_index_i_reg[4]),
        .I5(wr_index_i_reg[1]),
        .O(wr_index_gray_reg016_out));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wr_index_gray_reg[1]_i_2 
       (.I0(TXE_MSGVAL_D3),
        .I1(wr_index_i_reg[5]),
        .O(\wr_index_gray_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    \wr_index_gray_reg[2]_i_1 
       (.I0(wr_index_i_reg[1]),
        .I1(wr_index_i_reg[4]),
        .I2(wr_index_i_reg[5]),
        .I3(TXE_MSGVAL_D3),
        .I4(wr_index_i_reg[3]),
        .I5(wr_index_i_reg[2]),
        .O(wr_index_gray_reg014_out));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h56666666)) 
    \wr_index_gray_reg[3]_i_1 
       (.I0(wr_index_i_reg[2]),
        .I1(wr_index_i_reg[3]),
        .I2(TXE_MSGVAL_D3),
        .I3(wr_index_i_reg[5]),
        .I4(wr_index_i_reg[4]),
        .O(wr_index_gray_reg012_out));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \wr_index_gray_reg[4]_i_1 
       (.I0(wr_index_i_reg[3]),
        .I1(wr_index_i_reg[4]),
        .I2(wr_index_i_reg[5]),
        .I3(TXE_MSGVAL_D3),
        .O(wr_index_gray_reg010_out));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \wr_index_gray_reg[5]_i_1 
       (.I0(TXE_MSGVAL_D3),
        .I1(wr_index_i_reg[5]),
        .I2(wr_index_i_reg[4]),
        .O(wr_index_gray_reg0));
  FDRE \wr_index_gray_reg_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg016_out),
        .Q(wr_index_gray_reg[1]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg014_out),
        .Q(wr_index_gray_reg[2]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg012_out),
        .Q(wr_index_gray_reg[3]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg010_out),
        .Q(wr_index_gray_reg[4]),
        .R(SR));
  FDRE \wr_index_gray_reg_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(wr_index_gray_reg0),
        .Q(wr_index_gray_reg[5]),
        .R(SR));
  FDRE \wr_index_gray_synced_fs3_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[0]),
        .Q(p_1_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[1]),
        .Q(p_0_in26_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[2]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[2] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[3]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[3] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[4]),
        .Q(p_1_in21_in),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  FDRE \wr_index_gray_synced_fs3_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_gray_synced_fs3[5]),
        .Q(\wr_index_gray_synced_fs3_d1_reg_n_0_[5] ),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_index_i[0]_i_1 
       (.I0(wr_index_i_reg[1]),
        .I1(wr_index_i_reg[4]),
        .I2(\wr_index_gray_reg[1]_i_2_n_0 ),
        .I3(wr_index_i_reg[3]),
        .I4(wr_index_i_reg[2]),
        .I5(wr_index_i_reg[0]),
        .O(p_1_in1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_index_i[1]_i_1 
       (.I0(wr_index_i_reg[2]),
        .I1(wr_index_i_reg[3]),
        .I2(TXE_MSGVAL_D3),
        .I3(wr_index_i_reg[5]),
        .I4(wr_index_i_reg[4]),
        .I5(wr_index_i_reg[1]),
        .O(p_1_in13_in));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_index_i[2]_i_1 
       (.I0(wr_index_i_reg[4]),
        .I1(wr_index_i_reg[5]),
        .I2(TXE_MSGVAL_D3),
        .I3(wr_index_i_reg[3]),
        .I4(wr_index_i_reg[2]),
        .O(p_1_in11_in));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_index_i[3]_i_1 
       (.I0(TXE_MSGVAL_D3),
        .I1(wr_index_i_reg[5]),
        .I2(wr_index_i_reg[4]),
        .I3(wr_index_i_reg[3]),
        .O(p_1_in9_in));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_i[4]_i_1 
       (.I0(wr_index_i_reg[5]),
        .I1(TXE_MSGVAL_D3),
        .I2(wr_index_i_reg[4]),
        .O(p_1_in8_in));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_i[5]_i_1 
       (.I0(TXE_MSGVAL_D3),
        .I1(wr_index_i_reg[5]),
        .O(\wr_index_i[5]_i_1_n_0 ));
  FDRE \wr_index_i_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in1_in),
        .Q(wr_index_i_reg[0]),
        .R(SR));
  FDRE \wr_index_i_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in13_in),
        .Q(wr_index_i_reg[1]),
        .R(SR));
  FDRE \wr_index_i_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in11_in),
        .Q(wr_index_i_reg[2]),
        .R(SR));
  FDRE \wr_index_i_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in9_in),
        .Q(wr_index_i_reg[3]),
        .R(SR));
  FDRE \wr_index_i_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(p_1_in8_in),
        .Q(wr_index_i_reg[4]),
        .R(SR));
  FDRE \wr_index_i_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(\wr_index_i[5]_i_1_n_0 ),
        .Q(wr_index_i_reg[5]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_index_id_loc[1]_i_1 
       (.I0(\wr_index_id_loc[1]_i_3_n_0 ),
        .I1(dest_arst),
        .O(\wr_index_id_loc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_index_id_loc[1]_i_2 
       (.I0(TXE_BRAM_ADDR[6]),
        .I1(TXE_BRAM_ADDR[9]),
        .I2(TXE_BRAM_ADDR[8]),
        .I3(TXE_BRAM_ADDR[7]),
        .I4(TXE_BRAM_ADDR[5]),
        .O(p_0_in__3[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wr_index_id_loc[1]_i_3 
       (.I0(wr_index_i_reg[3]),
        .I1(wr_index_i_reg[2]),
        .I2(wr_index_i_reg[5]),
        .I3(wr_index_i_reg[4]),
        .I4(TXE_MSGVAL_D3),
        .I5(wr_index_i_reg[1]),
        .O(\wr_index_id_loc[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_index_id_loc[2]_i_1 
       (.I0(TXE_BRAM_ADDR[7]),
        .I1(TXE_BRAM_ADDR[8]),
        .I2(TXE_BRAM_ADDR[9]),
        .I3(TXE_BRAM_ADDR[6]),
        .O(p_0_in__3[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_index_id_loc[3]_i_1 
       (.I0(TXE_BRAM_ADDR[9]),
        .I1(TXE_BRAM_ADDR[8]),
        .I2(TXE_BRAM_ADDR[7]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_index_id_loc[4]_i_1 
       (.I0(TXE_BRAM_ADDR[9]),
        .I1(TXE_BRAM_ADDR[8]),
        .O(p_0_in__3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_index_id_loc[5]_i_1 
       (.I0(TXE_BRAM_ADDR[9]),
        .O(p_0_in__3[1]));
  FDRE \wr_index_id_loc_reg[1] 
       (.C(can_clk),
        .CE(TXE_MSGVAL_D3),
        .D(p_0_in__3[5]),
        .Q(TXE_BRAM_ADDR[5]),
        .R(\wr_index_id_loc[1]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[2] 
       (.C(can_clk),
        .CE(TXE_MSGVAL_D3),
        .D(p_0_in__3[4]),
        .Q(TXE_BRAM_ADDR[6]),
        .R(\wr_index_id_loc[1]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[3] 
       (.C(can_clk),
        .CE(TXE_MSGVAL_D3),
        .D(p_0_in__3[3]),
        .Q(TXE_BRAM_ADDR[7]),
        .R(\wr_index_id_loc[1]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[4] 
       (.C(can_clk),
        .CE(TXE_MSGVAL_D3),
        .D(p_0_in__3[2]),
        .Q(TXE_BRAM_ADDR[8]),
        .R(\wr_index_id_loc[1]_i_1_n_0 ));
  FDRE \wr_index_id_loc_reg[5] 
       (.C(can_clk),
        .CE(TXE_MSGVAL_D3),
        .D(p_0_in__3[1]),
        .Q(TXE_BRAM_ADDR[9]),
        .R(\wr_index_id_loc[1]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_txmsg_addr_gen
   (ADDR_M_CC,
    \TXE_DATA_TS_reg[0]_0 ,
    Q,
    \TXE_DATA_TS_reg[1]_0 ,
    \TXE_DATA_TS_reg[2]_0 ,
    \TXE_DATA_TS_reg[3]_0 ,
    \TXE_DATA_TS_reg[4]_0 ,
    \TXE_DATA_TS_reg[5]_0 ,
    \TXE_DATA_TS_reg[7]_0 ,
    \TXE_DATA_TS_reg[7]_1 ,
    \TXE_DATA_TS_reg[8]_0 ,
    \TXE_DATA_TS_reg[9]_0 ,
    \TXE_DATA_TS_reg[10]_0 ,
    \TXE_DATA_TS_reg[11]_0 ,
    \TXE_DATA_TS_reg[12]_0 ,
    \TXE_DATA_TS_reg[13]_0 ,
    \TXE_DATA_TS_reg[14]_0 ,
    \TXE_DATA_TS_reg[15]_0 ,
    \syncstages_ff_reg[0][9] ,
    can_clk,
    \addr_location_incr_count_reg[4]_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1_0 ,
    SR,
    \txe_id_data_i_reg[0]_0 ,
    \addr_location_incr_count_reg[0]_0 );
  output [9:0]ADDR_M_CC;
  output \TXE_DATA_TS_reg[0]_0 ;
  output [16:0]Q;
  output \TXE_DATA_TS_reg[1]_0 ;
  output \TXE_DATA_TS_reg[2]_0 ;
  output \TXE_DATA_TS_reg[3]_0 ;
  output \TXE_DATA_TS_reg[4]_0 ;
  output \TXE_DATA_TS_reg[5]_0 ;
  output \TXE_DATA_TS_reg[7]_0 ;
  output [0:0]\TXE_DATA_TS_reg[7]_1 ;
  output \TXE_DATA_TS_reg[8]_0 ;
  output \TXE_DATA_TS_reg[9]_0 ;
  output \TXE_DATA_TS_reg[10]_0 ;
  output \TXE_DATA_TS_reg[11]_0 ;
  output \TXE_DATA_TS_reg[12]_0 ;
  output \TXE_DATA_TS_reg[13]_0 ;
  output \TXE_DATA_TS_reg[14]_0 ;
  output \TXE_DATA_TS_reg[15]_0 ;
  input [8:0]\syncstages_ff_reg[0][9] ;
  input can_clk;
  input \addr_location_incr_count_reg[4]_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  input [0:0]SR;
  input [31:0]\txe_id_data_i_reg[0]_0 ;
  input [0:0]\addr_location_incr_count_reg[0]_0 ;

  wire [9:0]ADDR_M_CC;
  wire [16:0]Q;
  wire [0:0]SR;
  wire \TXE_DATA_TS[0]_i_1_n_0 ;
  wire \TXE_DATA_TS_reg[0]_0 ;
  wire \TXE_DATA_TS_reg[10]_0 ;
  wire \TXE_DATA_TS_reg[11]_0 ;
  wire \TXE_DATA_TS_reg[12]_0 ;
  wire \TXE_DATA_TS_reg[13]_0 ;
  wire \TXE_DATA_TS_reg[14]_0 ;
  wire \TXE_DATA_TS_reg[15]_0 ;
  wire \TXE_DATA_TS_reg[1]_0 ;
  wire \TXE_DATA_TS_reg[2]_0 ;
  wire \TXE_DATA_TS_reg[3]_0 ;
  wire \TXE_DATA_TS_reg[4]_0 ;
  wire \TXE_DATA_TS_reg[5]_0 ;
  wire \TXE_DATA_TS_reg[7]_0 ;
  wire [0:0]\TXE_DATA_TS_reg[7]_1 ;
  wire \TXE_DATA_TS_reg[8]_0 ;
  wire \TXE_DATA_TS_reg[9]_0 ;
  wire \TXE_DATA_TS_reg_n_0_[0] ;
  wire \TXE_DATA_TS_reg_n_0_[10] ;
  wire \TXE_DATA_TS_reg_n_0_[11] ;
  wire \TXE_DATA_TS_reg_n_0_[12] ;
  wire \TXE_DATA_TS_reg_n_0_[13] ;
  wire \TXE_DATA_TS_reg_n_0_[14] ;
  wire \TXE_DATA_TS_reg_n_0_[15] ;
  wire \TXE_DATA_TS_reg_n_0_[1] ;
  wire \TXE_DATA_TS_reg_n_0_[2] ;
  wire \TXE_DATA_TS_reg_n_0_[3] ;
  wire \TXE_DATA_TS_reg_n_0_[4] ;
  wire \TXE_DATA_TS_reg_n_0_[5] ;
  wire \TXE_DATA_TS_reg_n_0_[8] ;
  wire \TXE_DATA_TS_reg_n_0_[9] ;
  wire \addr_location_incr_count[0]_i_2_n_0 ;
  wire [0:4]addr_location_incr_count_reg;
  wire [0:0]\addr_location_incr_count_reg[0]_0 ;
  wire \addr_location_incr_count_reg[4]_0 ;
  wire can_clk;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1_0 ;
  wire [0:9]locked_id_loc_sig_fs2;
  wire [0:9]locked_id_loc_sig_fs2_d1;
  wire [4:0]p_0_in__2;
  wire [8:0]\syncstages_ff_reg[0][9] ;
  wire [0:15]txe_id_data_i;
  wire \txe_id_data_i[0]_i_1_n_0 ;
  wire [31:0]\txe_id_data_i_reg[0]_0 ;
  wire u_txxpm_1_i_1_n_3;
  wire u_txxpm_1_i_2_n_0;
  wire u_txxpm_1_i_2_n_1;
  wire u_txxpm_1_i_2_n_2;
  wire u_txxpm_1_i_2_n_3;
  wire u_txxpm_1_i_3_n_0;
  wire u_txxpm_1_i_3_n_1;
  wire u_txxpm_1_i_3_n_2;
  wire u_txxpm_1_i_3_n_3;
  wire u_txxpm_1_i_4_n_0;
  wire u_txxpm_1_i_5_n_0;
  wire u_txxpm_1_i_6_n_0;
  wire u_txxpm_1_i_7_n_0;
  wire u_txxpm_1_i_8_n_0;
  wire [3:1]NLW_u_txxpm_1_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_u_txxpm_1_i_1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000004)) 
    \TXE_DATA_TS[0]_i_1 
       (.I0(addr_location_incr_count_reg[4]),
        .I1(addr_location_incr_count_reg[3]),
        .I2(addr_location_incr_count_reg[2]),
        .I3(addr_location_incr_count_reg[0]),
        .I4(addr_location_incr_count_reg[1]),
        .O(\TXE_DATA_TS[0]_i_1_n_0 ));
  FDRE \TXE_DATA_TS_reg[0] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [31]),
        .Q(\TXE_DATA_TS_reg_n_0_[0] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[10] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [21]),
        .Q(\TXE_DATA_TS_reg_n_0_[10] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[11] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [20]),
        .Q(\TXE_DATA_TS_reg_n_0_[11] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[12] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [19]),
        .Q(\TXE_DATA_TS_reg_n_0_[12] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[13] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [18]),
        .Q(\TXE_DATA_TS_reg_n_0_[13] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[14] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [17]),
        .Q(\TXE_DATA_TS_reg_n_0_[14] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[15] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [16]),
        .Q(\TXE_DATA_TS_reg_n_0_[15] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[1] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [30]),
        .Q(\TXE_DATA_TS_reg_n_0_[1] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[2] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [29]),
        .Q(\TXE_DATA_TS_reg_n_0_[2] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[3] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [28]),
        .Q(\TXE_DATA_TS_reg_n_0_[3] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[4] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [27]),
        .Q(\TXE_DATA_TS_reg_n_0_[4] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[5] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [26]),
        .Q(\TXE_DATA_TS_reg_n_0_[5] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[7] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [24]),
        .Q(\TXE_DATA_TS_reg[7]_1 ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[8] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [23]),
        .Q(\TXE_DATA_TS_reg_n_0_[8] ),
        .R(SR));
  FDRE \TXE_DATA_TS_reg[9] 
       (.C(can_clk),
        .CE(\TXE_DATA_TS[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [22]),
        .Q(\TXE_DATA_TS_reg_n_0_[9] ),
        .R(SR));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "10" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single \XPM_CDC_MODULES.LOCKED_ID_2C_CDC_TO 
       (.dest_clk(can_clk),
        .dest_out({locked_id_loc_sig_fs2[0],locked_id_loc_sig_fs2[1],locked_id_loc_sig_fs2[2],locked_id_loc_sig_fs2[3],locked_id_loc_sig_fs2[4],locked_id_loc_sig_fs2[5],locked_id_loc_sig_fs2[6],locked_id_loc_sig_fs2[7],locked_id_loc_sig_fs2[8],locked_id_loc_sig_fs2[9]}),
        .src_clk(1'b0),
        .src_in({\syncstages_ff_reg[0][9] ,1'b0}));
  LUT6 #(
    .INIT(64'h0001FFFF00000000)) 
    \addr_location_incr_count[0]_i_2 
       (.I0(addr_location_incr_count_reg[2]),
        .I1(addr_location_incr_count_reg[1]),
        .I2(addr_location_incr_count_reg[3]),
        .I3(addr_location_incr_count_reg[4]),
        .I4(addr_location_incr_count_reg[0]),
        .I5(\addr_location_incr_count_reg[4]_0 ),
        .O(\addr_location_incr_count[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_location_incr_count[0]_i_3 
       (.I0(addr_location_incr_count_reg[1]),
        .I1(addr_location_incr_count_reg[4]),
        .I2(addr_location_incr_count_reg[3]),
        .I3(addr_location_incr_count_reg[2]),
        .I4(addr_location_incr_count_reg[0]),
        .O(p_0_in__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_location_incr_count[1]_i_1 
       (.I0(addr_location_incr_count_reg[2]),
        .I1(addr_location_incr_count_reg[3]),
        .I2(addr_location_incr_count_reg[4]),
        .I3(addr_location_incr_count_reg[1]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_location_incr_count[2]_i_1 
       (.I0(addr_location_incr_count_reg[4]),
        .I1(addr_location_incr_count_reg[3]),
        .I2(addr_location_incr_count_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_location_incr_count[3]_i_1 
       (.I0(addr_location_incr_count_reg[4]),
        .I1(addr_location_incr_count_reg[3]),
        .O(p_0_in__2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_location_incr_count[4]_i_1__1 
       (.I0(addr_location_incr_count_reg[4]),
        .O(p_0_in__2[0]));
  FDRE \addr_location_incr_count_reg[0] 
       (.C(can_clk),
        .CE(\addr_location_incr_count[0]_i_2_n_0 ),
        .D(p_0_in__2[4]),
        .Q(addr_location_incr_count_reg[0]),
        .R(\addr_location_incr_count_reg[0]_0 ));
  FDRE \addr_location_incr_count_reg[1] 
       (.C(can_clk),
        .CE(\addr_location_incr_count[0]_i_2_n_0 ),
        .D(p_0_in__2[3]),
        .Q(addr_location_incr_count_reg[1]),
        .R(\addr_location_incr_count_reg[0]_0 ));
  FDRE \addr_location_incr_count_reg[2] 
       (.C(can_clk),
        .CE(\addr_location_incr_count[0]_i_2_n_0 ),
        .D(p_0_in__2[2]),
        .Q(addr_location_incr_count_reg[2]),
        .R(\addr_location_incr_count_reg[0]_0 ));
  FDRE \addr_location_incr_count_reg[3] 
       (.C(can_clk),
        .CE(\addr_location_incr_count[0]_i_2_n_0 ),
        .D(p_0_in__2[1]),
        .Q(addr_location_incr_count_reg[3]),
        .R(\addr_location_incr_count_reg[0]_0 ));
  FDRE \addr_location_incr_count_reg[4] 
       (.C(can_clk),
        .CE(\addr_location_incr_count[0]_i_2_n_0 ),
        .D(p_0_in__2[0]),
        .Q(addr_location_incr_count_reg[4]),
        .R(\addr_location_incr_count_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_49 
       (.I0(\TXE_DATA_TS_reg_n_0_[0] ),
        .I1(txe_id_data_i[0]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_50 
       (.I0(\TXE_DATA_TS_reg_n_0_[1] ),
        .I1(txe_id_data_i[1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_51 
       (.I0(\TXE_DATA_TS_reg_n_0_[2] ),
        .I1(txe_id_data_i[2]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_52 
       (.I0(\TXE_DATA_TS_reg_n_0_[3] ),
        .I1(txe_id_data_i[3]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_53 
       (.I0(\TXE_DATA_TS_reg_n_0_[4] ),
        .I1(txe_id_data_i[4]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_54 
       (.I0(\TXE_DATA_TS_reg_n_0_[5] ),
        .I1(txe_id_data_i[5]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_56 
       (.I0(\TXE_DATA_TS_reg[7]_1 ),
        .I1(txe_id_data_i[7]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_57 
       (.I0(\TXE_DATA_TS_reg_n_0_[8] ),
        .I1(txe_id_data_i[8]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_58 
       (.I0(\TXE_DATA_TS_reg_n_0_[9] ),
        .I1(txe_id_data_i[9]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_59 
       (.I0(\TXE_DATA_TS_reg_n_0_[10] ),
        .I1(txe_id_data_i[10]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_60 
       (.I0(\TXE_DATA_TS_reg_n_0_[11] ),
        .I1(txe_id_data_i[11]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_61 
       (.I0(\TXE_DATA_TS_reg_n_0_[12] ),
        .I1(txe_id_data_i[12]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[12]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_62 
       (.I0(\TXE_DATA_TS_reg_n_0_[13] ),
        .I1(txe_id_data_i[13]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[13]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_63 
       (.I0(\TXE_DATA_TS_reg_n_0_[14] ),
        .I1(txe_id_data_i[14]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h335F)) 
    \gen_fifo_rx0.u_rxxpm_1_i_64 
       (.I0(\TXE_DATA_TS_reg_n_0_[15] ),
        .I1(txe_id_data_i[15]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1_0 ),
        .O(\TXE_DATA_TS_reg[15]_0 ));
  FDRE \locked_id_loc_sig_fs2_d1_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[0]),
        .Q(locked_id_loc_sig_fs2_d1[0]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[1]),
        .Q(locked_id_loc_sig_fs2_d1[1]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[2]),
        .Q(locked_id_loc_sig_fs2_d1[2]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[3]),
        .Q(locked_id_loc_sig_fs2_d1[3]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[4]),
        .Q(locked_id_loc_sig_fs2_d1[4]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[5]),
        .Q(locked_id_loc_sig_fs2_d1[5]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[6]),
        .Q(locked_id_loc_sig_fs2_d1[6]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[7] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[7]),
        .Q(locked_id_loc_sig_fs2_d1[7]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[8] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[8]),
        .Q(locked_id_loc_sig_fs2_d1[8]),
        .R(SR));
  FDRE \locked_id_loc_sig_fs2_d1_reg[9] 
       (.C(can_clk),
        .CE(1'b1),
        .D(locked_id_loc_sig_fs2[9]),
        .Q(locked_id_loc_sig_fs2_d1[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000002)) 
    \txe_id_data_i[0]_i_1 
       (.I0(addr_location_incr_count_reg[4]),
        .I1(addr_location_incr_count_reg[3]),
        .I2(addr_location_incr_count_reg[2]),
        .I3(addr_location_incr_count_reg[0]),
        .I4(addr_location_incr_count_reg[1]),
        .O(\txe_id_data_i[0]_i_1_n_0 ));
  FDRE \txe_id_data_i_reg[0] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [31]),
        .Q(txe_id_data_i[0]),
        .R(SR));
  FDRE \txe_id_data_i_reg[10] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [21]),
        .Q(txe_id_data_i[10]),
        .R(SR));
  FDRE \txe_id_data_i_reg[11] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [20]),
        .Q(txe_id_data_i[11]),
        .R(SR));
  FDRE \txe_id_data_i_reg[12] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [19]),
        .Q(txe_id_data_i[12]),
        .R(SR));
  FDRE \txe_id_data_i_reg[13] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [18]),
        .Q(txe_id_data_i[13]),
        .R(SR));
  FDRE \txe_id_data_i_reg[14] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [17]),
        .Q(txe_id_data_i[14]),
        .R(SR));
  FDRE \txe_id_data_i_reg[15] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [16]),
        .Q(txe_id_data_i[15]),
        .R(SR));
  FDRE \txe_id_data_i_reg[16] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \txe_id_data_i_reg[17] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \txe_id_data_i_reg[18] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \txe_id_data_i_reg[19] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \txe_id_data_i_reg[1] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [30]),
        .Q(txe_id_data_i[1]),
        .R(SR));
  FDRE \txe_id_data_i_reg[20] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \txe_id_data_i_reg[21] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \txe_id_data_i_reg[22] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \txe_id_data_i_reg[23] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \txe_id_data_i_reg[24] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \txe_id_data_i_reg[25] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \txe_id_data_i_reg[26] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \txe_id_data_i_reg[27] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \txe_id_data_i_reg[28] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \txe_id_data_i_reg[29] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \txe_id_data_i_reg[2] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [29]),
        .Q(txe_id_data_i[2]),
        .R(SR));
  FDRE \txe_id_data_i_reg[30] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \txe_id_data_i_reg[31] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \txe_id_data_i_reg[3] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [28]),
        .Q(txe_id_data_i[3]),
        .R(SR));
  FDRE \txe_id_data_i_reg[4] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [27]),
        .Q(txe_id_data_i[4]),
        .R(SR));
  FDRE \txe_id_data_i_reg[5] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [26]),
        .Q(txe_id_data_i[5]),
        .R(SR));
  FDRE \txe_id_data_i_reg[6] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [25]),
        .Q(Q[16]),
        .R(SR));
  FDRE \txe_id_data_i_reg[7] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [24]),
        .Q(txe_id_data_i[7]),
        .R(SR));
  FDRE \txe_id_data_i_reg[8] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [23]),
        .Q(txe_id_data_i[8]),
        .R(SR));
  FDRE \txe_id_data_i_reg[9] 
       (.C(can_clk),
        .CE(\txe_id_data_i[0]_i_1_n_0 ),
        .D(\txe_id_data_i_reg[0]_0 [22]),
        .Q(txe_id_data_i[9]),
        .R(SR));
  CARRY4 u_txxpm_1_i_1
       (.CI(u_txxpm_1_i_2_n_0),
        .CO({NLW_u_txxpm_1_i_1_CO_UNCONNECTED[3:1],u_txxpm_1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_u_txxpm_1_i_1_O_UNCONNECTED[3:2],ADDR_M_CC[9:8]}),
        .S({1'b0,1'b0,locked_id_loc_sig_fs2_d1[0],locked_id_loc_sig_fs2_d1[1]}));
  CARRY4 u_txxpm_1_i_2
       (.CI(u_txxpm_1_i_3_n_0),
        .CO({u_txxpm_1_i_2_n_0,u_txxpm_1_i_2_n_1,u_txxpm_1_i_2_n_2,u_txxpm_1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,locked_id_loc_sig_fs2_d1[5]}),
        .O(ADDR_M_CC[7:4]),
        .S({locked_id_loc_sig_fs2_d1[2],locked_id_loc_sig_fs2_d1[3],locked_id_loc_sig_fs2_d1[4],u_txxpm_1_i_4_n_0}));
  CARRY4 u_txxpm_1_i_3
       (.CI(1'b0),
        .CO({u_txxpm_1_i_3_n_0,u_txxpm_1_i_3_n_1,u_txxpm_1_i_3_n_2,u_txxpm_1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({locked_id_loc_sig_fs2_d1[6],locked_id_loc_sig_fs2_d1[7],locked_id_loc_sig_fs2_d1[8],locked_id_loc_sig_fs2_d1[9]}),
        .O(ADDR_M_CC[3:0]),
        .S({u_txxpm_1_i_5_n_0,u_txxpm_1_i_6_n_0,u_txxpm_1_i_7_n_0,u_txxpm_1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    u_txxpm_1_i_4
       (.I0(locked_id_loc_sig_fs2_d1[5]),
        .I1(addr_location_incr_count_reg[0]),
        .O(u_txxpm_1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    u_txxpm_1_i_5
       (.I0(locked_id_loc_sig_fs2_d1[6]),
        .I1(addr_location_incr_count_reg[1]),
        .O(u_txxpm_1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    u_txxpm_1_i_6
       (.I0(locked_id_loc_sig_fs2_d1[7]),
        .I1(addr_location_incr_count_reg[2]),
        .O(u_txxpm_1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    u_txxpm_1_i_7
       (.I0(locked_id_loc_sig_fs2_d1[8]),
        .I1(addr_location_incr_count_reg[3]),
        .O(u_txxpm_1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    u_txxpm_1_i_8
       (.I0(locked_id_loc_sig_fs2_d1[9]),
        .I1(addr_location_incr_count_reg[4]),
        .O(u_txxpm_1_i_8_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cantop
   (E_RST_I_reg,
    E_DATA_ACK,
    wea,
    enb,
    host_req_reg,
    ip2bus_intrevent,
    Bus2IP_Reset,
    Q,
    RX_ADDR_M_CC_F1,
    s_axi_wready,
    s_axi_arready,
    addra,
    \RD_DATA_RET_reg[0] ,
    addrb,
    host_req_reg_0,
    dina,
    ena,
    TXE_TX_REN_D1_reg,
    RXF_FULL_AT_MSG_BOUNDARY_reg,
    \RXE_DATA_STORED_AT_DLC_reg[0] ,
    ADDR_M_CC,
    can_phy_tx,
    s_axi_aclk,
    can_clk,
    src_arst,
    s_axi_wdata,
    can_clk_x2,
    Bus2IP_RNW,
    dest_rst,
    can_phy_rx,
    Bus2IP_CS,
    D,
    \RD_DATA_S_D1_reg[0] ,
    \TXE_DLC_I_reg[0] ,
    doutb,
    \RD_DATA_RET_reg[0]_0 );
  output E_RST_I_reg;
  output E_DATA_ACK;
  output [0:0]wea;
  output enb;
  output host_req_reg;
  output ip2bus_intrevent;
  output Bus2IP_Reset;
  output [10:0]Q;
  output [10:0]RX_ADDR_M_CC_F1;
  output s_axi_wready;
  output s_axi_arready;
  output [10:0]addra;
  output [31:0]\RD_DATA_RET_reg[0] ;
  output [9:0]addrb;
  output host_req_reg_0;
  output [31:0]dina;
  output ena;
  output TXE_TX_REN_D1_reg;
  output [0:0]RXF_FULL_AT_MSG_BOUNDARY_reg;
  output [31:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  output [9:0]ADDR_M_CC;
  output can_phy_tx;
  input s_axi_aclk;
  input can_clk;
  input src_arst;
  input [31:0]s_axi_wdata;
  input can_clk_x2;
  input Bus2IP_RNW;
  input dest_rst;
  input can_phy_rx;
  input Bus2IP_CS;
  input [12:0]D;
  input [31:0]\RD_DATA_S_D1_reg[0] ;
  input [31:0]\TXE_DLC_I_reg[0] ;
  input [31:0]doutb;
  input [31:0]\RD_DATA_RET_reg[0]_0 ;

  wire ACK_S_SIG_IMM;
  wire [9:0]ADDR_M_CC;
  wire BIS_HSYNC_FLG_I;
  wire BIS_HSYNC_FLG_I_i_1_n_0;
  wire BSP_CRCERR_I_CANFD_FLG_i_1_n_0;
  wire BSP_CRCERR_I_CAN_FLG_i_1_n_0;
  wire BSP_IC_ACK_ERROR_I_i_1_n_0;
  wire BSP_IC_BIT_ERROR_I_i_1_n_0;
  wire BSP_IC_CRC_ERROR_I_i_1_n_0;
  wire BSP_IC_FRM_ERROR_I_i_1_n_0;
  wire BSP_IC_F_BIT_ERROR_I_i_1_n_0;
  wire BSP_IC_F_CRC_ERROR_I_i_1_n_0;
  wire BSP_IC_F_FRM_ERROR_I_i_1_n_0;
  wire BSP_IC_F_STUFF_ERROR_I_i_1_n_0;
  wire BSP_IC_STUFF_ERROR_I_i_1_n_0;
  wire BSP_IN_EOF;
  wire BSP_IN_ID_STATE;
  wire BSP_IN_IFSPACE;
  wire BSP_IN_IFSPACE_OL;
  wire BSP_TXBIT_D1_i_1_n_0;
  wire BSP_TXBIT_FD;
  wire BSP_TXBIT_FD_i_1_n_0;
  wire BSP_TXBIT_I;
  wire BTL_RXBIT;
  wire BTL_RXBIT_I_i_1_n_0;
  wire BTL_SAMP_EN;
  wire BTL_SAMP_EN_FD1;
  wire BTL_SAMP_EN_FD2;
  wire BUFFER_IS_READY;
  wire Bus2IP_CS;
  wire Bus2IP_RNW;
  wire Bus2IP_Reset;
  wire CANCEL_CONFIRMED_TL2OL_I_i_1_n_0;
  wire CANCEL_OR_INVALIDATE_BUFFER_OL2TL;
  wire CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  wire CAN_PHY_RX_I1;
  wire CAN_PHY_RX_I_NEG_FLOP;
  wire CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0;
  wire CAN_PHY_TX_LP;
  wire CAN_PHY_TX_LP_i_1_n_0;
  wire CAN_PHY_TX_POS_FLOP_X2_i_1_n_0;
  wire CAN_PHY_TX_POS_FLOP_i_1_n_0;
  wire CLKM_EN;
  wire [12:0]D;
  wire EMU_CTR_EVENT_I;
  wire EMU_OL_ECR_WEN_I_i_1_n_0;
  wire EMU_REC_ERRACT;
  wire ERR_ACKERRPASS_I_i_2_n_0;
  wire E_DATA_ACK;
  wire E_RST_I_reg;
  wire HSYNC_FLG_I_i_1_n_0;
  wire IC_IPSIG_WRITE_I;
  wire [0:7]IC_REG_BRPR;
  wire IC_REG_ESR_ACKER_I_i_1_n_0;
  wire IC_REG_ESR_BERR_I_i_1_n_0;
  wire IC_REG_ESR_CRCER_I_i_1_n_0;
  wire IC_REG_ESR_FMER_I_i_1_n_0;
  wire IC_REG_ESR_F_BERR_I_i_1_n_0;
  wire IC_REG_ESR_F_CRCER_I_i_1_n_0;
  wire IC_REG_ESR_F_FMER_I_i_1_n_0;
  wire IC_REG_ESR_F_STER_I_i_1_n_0;
  wire IC_REG_ESR_STER_I_i_1_n_0;
  wire [0:7]IC_REG_F_BRPR;
  wire [0:5]IC_REG_F_BRPR_TDCOFF;
  wire IC_REG_F_BRPR_TDC_EN;
  wire [0:3]IC_REG_F_BTR_SJW;
  wire [0:4]IC_REG_F_BTR_TS1;
  wire [0:3]IC_REG_F_BTR_TS2;
  wire [5:7]IC_REG_IFF_EN;
  wire IC_REG_ISR_ARBLST_I_i_1_n_0;
  wire IC_REG_ISR_BSFRD_I_i_1_n_0;
  wire IC_REG_ISR_BSOFF_I_i_1_n_0;
  wire IC_REG_ISR_ERROR_I_i_1_n_0;
  wire IC_REG_ISR_MSGLST_I_F1_i_1_n_0;
  wire IC_REG_ISR_MSGLST_I_TXE_i_1_n_0;
  wire IC_REG_ISR_MSGLST_I_i_1_n_0;
  wire IC_REG_ISR_PEE_I_i_1_n_0;
  wire IC_REG_ISR_RXMNF_I_i_1_n_0;
  wire IC_REG_ISR_RXOK_I_i_1_n_0;
  wire IC_REG_ISR_RXWM_I_F1_i_1_n_0;
  wire IC_REG_ISR_RXWM_I_i_1_n_0;
  wire IC_REG_ISR_SLEEP_I_i_1_n_0;
  wire IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0;
  wire IC_REG_ISR_TXCRS_I_i_1_n_0;
  wire IC_REG_ISR_TXEWM_I_i_1_n_0;
  wire IC_REG_ISR_TXOK_I_i_1_n_0;
  wire IC_REG_ISR_TXTRS_I_i_1_n_0;
  wire IC_REG_ISR_WKUP_I_i_1_n_0;
  wire IC_REG_MSR_BRSD;
  wire IC_REG_MSR_DAR;
  wire IC_REG_MSR_DPEE;
  wire IC_REG_MSR_LBACK;
  wire IC_REG_MSR_SLEEP;
  wire IC_REG_MSR_SNOOP;
  wire [0:6]IC_REG_N_BTR_SJW;
  wire [0:7]IC_REG_N_BTR_TS1;
  wire [0:6]IC_REG_N_BTR_TS2;
  wire IC_REG_SBR;
  wire IC_REG_SRR_CEN_I;
  wire IC_REG_SRR_CEN_I_i_1_n_0;
  wire IC_REG_SRR_SRST;
  wire IC_REG_SRR_SRST_I_i_1_n_0;
  wire [6:0]IC_REG_SR_TDCV;
  wire [0:4]IC_REG_WMR_RXFP;
  wire [0:15]IC_SYNC_ECR;
  wire IC_SYNC_ECR_ACK;
  wire IC_SYNC_ECR_WEN;
  wire IC_SYNC_ESR_ACKER;
  wire IC_SYNC_ESR_BERR;
  wire IC_SYNC_ESR_CRCER;
  wire IC_SYNC_ESR_FMER;
  wire IC_SYNC_ESR_F_BERR;
  wire IC_SYNC_ESR_F_CRCER;
  wire IC_SYNC_ESR_F_FMER;
  wire IC_SYNC_ESR_F_STER;
  wire IC_SYNC_ESR_STER;
  wire IC_SYNC_ISR_ARBLST;
  wire IC_SYNC_ISR_BSOFF;
  wire IC_SYNC_ISR_MSGLST;
  wire IC_SYNC_ISR_MSGLST_F1;
  wire IC_SYNC_ISR_MSGLST_F1_i_1_n_0;
  wire IC_SYNC_ISR_MSGLST_TXE;
  wire IC_SYNC_ISR_MSGLST_i_1__0_n_0;
  wire IC_SYNC_ISR_MSGLST_i_1_n_0;
  wire IC_SYNC_ISR_RXOK;
  wire IC_SYNC_ISR_TXOK;
  wire IC_SYNC_SR_BIDLE;
  wire IC_SYNC_SR_BSFR;
  wire IC_SYNC_SR_ERRWRN;
  wire [1:1]IC_SYNC_SR_ESTAT;
  wire IC_SYNC_SR_LBACK;
  wire IC_SYNC_SR_PEE;
  wire IC_SYNC_SR_RSTST;
  wire IC_SYNC_SR_SLEEP;
  wire IC_SYNC_TSR_WEN;
  wire IC_TIMESTAMP_RST;
  wire IC_TIMESTAMP_RST_i_1_n_0;
  wire [0:31]ID_FOR_MATCH;
  wire ID_MATCH_EN;
  wire ID_MATCH_EN_i_1_n_0;
  wire ID_MATCH_EN_i_2_n_0;
  wire IFF6_EN_FS2;
  wire IFF_EN_FS2;
  wire INDEX_VALID_SIG_i_1_n_0;
  wire [4:0]MATCHED_FILTER_INDEX;
  wire MATCH_RESULT;
  wire MATCH_RESULT_SIG_i_1_n_0;
  wire MATCH_RUNNING_SIG_i_1_n_0;
  wire MSG_ON_CAN_BUS;
  wire MSG_ON_CAN_BUS_AXI_D1;
  wire MSG_ON_CAN_BUS_i_1_n_0;
  wire MSR_SNOOP_FS2;
  wire OL_FIFO_RST;
  wire OL_RX_FIFO_FULL;
  wire OL_RX_FIFO_FULL_F1;
  wire [10:0]Q;
  wire [31:0]\RD_DATA_RET_reg[0] ;
  wire [31:0]\RD_DATA_RET_reg[0]_0 ;
  wire [31:0]\RD_DATA_S_D1_reg[0] ;
  wire RXE_BRS_I_i_1_n_0;
  wire [31:0]\RXE_DATA_STORED_AT_DLC_reg[0] ;
  wire [0:31]RXE_DOUT;
  wire RXE_ESI_I_i_1_n_0;
  wire RXE_FDF_I_i_1_n_0;
  wire RXE_IC_RXOK_I_i_1_n_0;
  wire RXE_IDE_I_i_1_n_0;
  wire RXE_MSGVAL_EARLY_F0;
  wire RXE_MSGVAL_EARLY_F1;
  wire RXE_PASSFLG_I_i_2_n_0;
  wire RXE_RTR_I_i_1_n_0;
  wire RXE_RXFIFO_WEN;
  wire RXE_RXMSG_INVAL_F0;
  wire RXE_RXMSG_INVAL_F1;
  wire RXE_RXMSG_VAL_F0;
  wire RXE_RXMSG_VAL_F1;
  wire RXF_FULL_AT_MSG_BOUNDARY;
  wire RXF_FULL_AT_MSG_BOUNDARY_F1;
  wire [0:0]RXF_FULL_AT_MSG_BOUNDARY_reg;
  wire RXMNF_SET;
  wire RXOK_FS2;
  wire RXOK_FS3;
  wire RXWM_SET;
  wire RXWM_SET_F1;
  wire [10:0]RX_ADDR_M_CC_F1;
  wire SM_STUFFBIT;
  wire SM_STUFFERR;
  wire SSP_BTL_TXBIT_I_i_1_n_0;
  wire SSP_RCVD_RXBIT_i_1_n_0;
  wire SYNC_RST_TL;
  wire TDCV_CNT_REG_WEN;
  wire TDCV_CNT_REG_WEN_i_1_n_0;
  wire [0:15]TIME_STAMP_CNT;
  wire TIME_STAMP_CNT_REG_WEN_i_1_n_0;
  wire [11:31]TS_RX_WDATA_F1;
  wire TS_RX_WEN;
  wire TS_RX_WEN_F1;
  wire TXCRS_SET;
  wire TXEWM_SET;
  wire [10:10]TXE_BRAM_ADDR;
  wire TXE_BRAM_WEN;
  wire [31:0]\TXE_DLC_I_reg[0] ;
  wire TXE_IC_ARBLSS_I_i_1_n_0;
  wire TXE_IC_TXOK_I_i_1_n_0;
  wire TXE_PASSTX_I_i_1_n_0;
  wire TXE_PREFETCH_FD_i_2_n_0;
  wire TXE_TRNSMT_FLG_i_2_n_0;
  wire TXE_TXING15_out;
  wire TXE_TXING_i_1_n_0;
  wire TXE_TX_REN_D1_i_1_n_0;
  wire TXE_TX_REN_D1_reg;
  wire TXING_BRS_EN_BTR;
  wire TXTRS_SET;
  wire ack_s_gate_toggle_i_1_n_0;
  wire addr_location_incr_count_i_1_n_0;
  wire [10:0]addra;
  wire [9:0]addrb;
  wire \bsp/BRS_EN_I_FLAG ;
  wire \bsp/BSP_CRCERR_I_CANFD_FLG ;
  wire \bsp/BSP_CRCERR_I_CANFD_FLG0 ;
  wire \bsp/BSP_CRCERR_I_CANFD__1 ;
  wire \bsp/BSP_CRCERR_I_CAN_FLG ;
  wire \bsp/BSP_CRCERR_I_CAN_FLG0 ;
  wire \bsp/BSP_IDVALID_FD1 ;
  wire \bsp/BSP_IDVALID_FD2 ;
  wire \bsp/BSP_IN_ID_STATE_D1 ;
  wire \bsp/BSP_IN_ID_STATE_I ;
  wire \bsp/CANCEL_BUFFER ;
  wire \bsp/ERR_ACKERRPASS_I ;
  wire \bsp/ERR_EXTERR_I__1 ;
  wire \bsp/ERR_TXBERR_I_FD_F__3 ;
  wire \bsp/RXE_BRS_I ;
  wire \bsp/RXE_FDF_I ;
  wire \bsp/RXE_IDE_I ;
  wire \bsp/RXE_MSGVAL_FD1 ;
  wire \bsp/RXE_MSGVAL_FD2 ;
  wire \bsp/RXE_PASSFLG_I ;
  wire \bsp/RXE_RTR_I ;
  wire \bsp/RXE_RTR_I0 ;
  wire \bsp/RXE_RXFIFO_WEN_FD1 ;
  wire \bsp/RXE_RXFIFO_WEN_FD2 ;
  wire \bsp/TXE_IC_ARBLSS_I ;
  wire \bsp/TXE_MSGINVAL_I ;
  wire \bsp/TXE_MSGVAL_FD1 ;
  wire \bsp/TXE_MSGVAL_FD2 ;
  wire \bsp/TXE_PASSTX_I ;
  wire \bsp/TXE_PREFETCH_FD ;
  wire \bsp/TXE_TRNSMT_FLG_SET ;
  wire \bsp/TXE_TX_REN_D1 ;
  wire \bsp/TXE_TX_REN_I ;
  wire \bsp/p_0_in26_in ;
  wire \bsp/p_0_in58_in ;
  wire \bsp/p_0_in61_in ;
  wire \bsp/p_1_in119_in ;
  wire \bsp/p_1_in25_in ;
  wire \bsp/p_1_in57_in ;
  wire \bsp/p_1_in62_in ;
  wire \bsp/p_78_in ;
  wire [6:0]\btl/BTL_NTQ_I ;
  wire \btl/CAN_PHY_RX_D ;
  wire \btl/CAN_PHY_TX_POS_FLOP_X2 ;
  wire \btl/CAN_PHY_TX_POS_FLOP_X2135_out__0 ;
  wire \btl/CNTR_EQ_NTQ_I ;
  wire \btl/HSYNC_FLG_I ;
  wire \btl/HSYNC_FLG_I0 ;
  wire \btl/HSYNC_OCCR_I ;
  wire \btl/SSP_BTL_TXBIT_I ;
  wire \btl/SSP_RCVD_RXBIT ;
  wire \btl/tdc/TDC_SSP_SAMP_PT ;
  wire can_clk;
  wire can_clk_x2;
  wire can_phy_rx;
  wire can_phy_tx;
  wire dest_rst;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire host_req_reg;
  wire host_req_reg_0;
  wire \ic/IC_REG_ECR_I0 ;
  wire \ic/IC_REG_ESR_ACKER_FS2 ;
  wire \ic/IC_REG_ESR_ACKER_FS3 ;
  wire \ic/IC_REG_ESR_ACKER_I ;
  wire \ic/IC_REG_ESR_BERR_FS2 ;
  wire \ic/IC_REG_ESR_BERR_FS3 ;
  wire \ic/IC_REG_ESR_BERR_I ;
  wire \ic/IC_REG_ESR_CRCER_FS2 ;
  wire \ic/IC_REG_ESR_CRCER_FS3 ;
  wire \ic/IC_REG_ESR_CRCER_I ;
  wire \ic/IC_REG_ESR_FMER_FS2 ;
  wire \ic/IC_REG_ESR_FMER_FS3 ;
  wire \ic/IC_REG_ESR_FMER_I ;
  wire \ic/IC_REG_ESR_F_BERR_FS2 ;
  wire \ic/IC_REG_ESR_F_BERR_FS3 ;
  wire \ic/IC_REG_ESR_F_BERR_I ;
  wire \ic/IC_REG_ESR_F_CRCER_FS2 ;
  wire \ic/IC_REG_ESR_F_CRCER_FS3 ;
  wire \ic/IC_REG_ESR_F_CRCER_I ;
  wire \ic/IC_REG_ESR_F_FMER_FS2 ;
  wire \ic/IC_REG_ESR_F_FMER_FS3 ;
  wire \ic/IC_REG_ESR_F_FMER_I ;
  wire \ic/IC_REG_ESR_F_STER_FS2 ;
  wire \ic/IC_REG_ESR_F_STER_FS3 ;
  wire \ic/IC_REG_ESR_F_STER_I ;
  wire \ic/IC_REG_ESR_STER_FS2 ;
  wire \ic/IC_REG_ESR_STER_FS3 ;
  wire \ic/IC_REG_ESR_STER_I ;
  wire \ic/IC_REG_ISR_ARBLST_FS2 ;
  wire \ic/IC_REG_ISR_ARBLST_FS3 ;
  wire \ic/IC_REG_ISR_BSOFF_FS2 ;
  wire \ic/IC_REG_ISR_BSOFF_FS3 ;
  wire \ic/IC_REG_ISR_MSGLST_FS2 ;
  wire \ic/IC_REG_ISR_MSGLST_FS2_F1 ;
  wire \ic/IC_REG_ISR_MSGLST_FS2_TXE ;
  wire \ic/IC_REG_ISR_MSGLST_FS3 ;
  wire \ic/IC_REG_ISR_MSGLST_FS3_F1 ;
  wire \ic/IC_REG_ISR_MSGLST_FS3_TXE ;
  wire \ic/IC_REG_ISR_TSCNT_OFLW_I0 ;
  wire \ic/IC_REG_ISR_TXOK_FS2 ;
  wire \ic/IC_REG_ISR_TXOK_FS3 ;
  wire \ic/IC_REG_SR_BSFR_FS2 ;
  wire \ic/IC_REG_SR_PEE_FS2 ;
  wire \ic/IC_REG_SR_SLEEP_FS2 ;
  wire \ic/IC_REG_SR_SLEEP_FS3 ;
  wire \ic/IC_REG_TSR_I0 ;
  wire \ic/IC_SYNC_ECR_WEN_FS2 ;
  wire \ic/IC_SYNC_ECR_WEN_FS3 ;
  wire \ic/IC_SYNC_TSR_WEN_FS2 ;
  wire \ic/IC_SYNC_TSR_WEN_FS3 ;
  wire [31:0]\ic/p_13_in ;
  wire [10:9]\ic/p_14_in ;
  wire invalidate_buffer_i_1_n_0;
  wire ip2bus_intrevent;
  wire ol_n_126;
  wire ol_n_127;
  wire ol_n_139;
  wire ol_n_155;
  wire ol_n_156;
  wire ol_n_157;
  wire ol_n_16;
  wire ol_n_18;
  wire ol_n_183;
  wire ol_n_184;
  wire ol_n_185;
  wire ol_n_228;
  wire ol_n_229;
  wire ol_n_230;
  wire ol_n_231;
  wire ol_n_232;
  wire ol_n_233;
  wire ol_n_234;
  wire ol_n_235;
  wire ol_n_236;
  wire ol_n_237;
  wire ol_n_238;
  wire ol_n_300;
  wire ol_n_301;
  wire ol_n_302;
  wire ol_n_303;
  wire ol_n_304;
  wire ol_n_316;
  wire [6:6]\ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg ;
  wire [6:6]\ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg ;
  wire \ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I ;
  wire \ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2 ;
  wire \ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle ;
  wire [1:0]\ol_rbmm/GEN_IMM.ol_imm/imm_cs ;
  wire \ol_tbmm/CANCEL_CONFIRMED_OL_D1 ;
  wire \ol_tbmm/TRR_REG_WRITE_PULSE ;
  wire \ol_tbmm/index_valid_sig ;
  wire \ol_tbmm/invalidate_buffer_i ;
  wire \ol_tbmm/ol_nrh/postpone_flag_2 ;
  wire [1:0]\ol_tbmm/ol_tbs/tbs_cs ;
  wire \ol_tbmm/ol_tbs/trigger_next_round ;
  wire \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1 ;
  wire \ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2 ;
  wire \olglue/ID_MATCH_EN_FS ;
  wire \olglue/ID_MATCH_EN_FS_D1 ;
  wire \olglue/sync_tl_rst_n ;
  wire postpone_flag_2_i_1_n_0;
  wire s_axi_aclk;
  wire s_axi_arready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire src_arst;
  wire \timestamp/CLKM_EN_D1 ;
  wire \timestamp/MATCH_RESULT_0_D1 ;
  wire \timestamp/MATCH_RESULT_1_D1 ;
  wire \timestamp/MATCH_RESULT_1_D11__21 ;
  wire \timestamp/MATCH_RESULT_FS2_D1 ;
  wire \timestamp/MATCH_RESULT_TO_BSP0 ;
  wire \timestamp/TS_COUNTER_SW_RST_D2 ;
  wire tl_n_114;
  wire tl_n_119;
  wire tl_n_120;
  wire tl_n_121;
  wire tl_n_124;
  wire tl_n_128;
  wire tl_n_129;
  wire tl_n_131;
  wire tl_n_133;
  wire tl_n_134;
  wire tl_n_135;
  wire tl_n_136;
  wire tl_n_137;
  wire tl_n_224;
  wire tl_n_225;
  wire tl_n_228;
  wire tl_n_230;
  wire tl_n_232;
  wire tl_n_234;
  wire tl_n_236;
  wire tl_n_239;
  wire tl_n_240;
  wire tl_n_241;
  wire tl_n_244;
  wire tl_n_246;
  wire tl_n_248;
  wire tl_n_250;
  wire tl_n_251;
  wire tl_n_254;
  wire tl_n_258;
  wire tl_n_260;
  wire tl_n_268;
  wire tl_n_270;
  wire tl_n_32;
  wire tl_n_69;
  wire tl_n_70;
  wire tl_n_71;
  wire tl_n_80;
  wire tl_n_81;
  wire tl_n_82;
  wire tl_n_93;
  wire tl_n_97;
  wire \tlom/EMU_CTR_FLG_I ;
  wire \tlom/EMU_REC_GR7F ;
  wire [7:7]\tlom/EMU_TEC_I_reg ;
  wire [0:0]wea;

  LUT5 #(
    .INIT(32'hA2FFAA00)) 
    BIS_HSYNC_FLG_I_i_1
       (.I0(tl_n_254),
        .I1(\btl/CAN_PHY_RX_D ),
        .I2(CAN_PHY_RX_I1),
        .I3(CLKM_EN),
        .I4(BIS_HSYNC_FLG_I),
        .O(BIS_HSYNC_FLG_I_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    BSP_CRCERR_I_CANFD_FLG_i_1
       (.I0(\bsp/BSP_CRCERR_I_CANFD_FLG0 ),
        .I1(tl_n_120),
        .I2(\bsp/BSP_CRCERR_I_CANFD_FLG ),
        .O(BSP_CRCERR_I_CANFD_FLG_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    BSP_CRCERR_I_CAN_FLG_i_1
       (.I0(\bsp/BSP_CRCERR_I_CAN_FLG0 ),
        .I1(tl_n_120),
        .I2(\bsp/BSP_CRCERR_I_CAN_FLG ),
        .O(BSP_CRCERR_I_CAN_FLG_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    BSP_IC_ACK_ERROR_I_i_1
       (.I0(BTL_SAMP_EN_FD1),
        .I1(\bsp/p_78_in ),
        .I2(IC_SYNC_ESR_ACKER),
        .O(BSP_IC_ACK_ERROR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'h333333BFCCCCCC40)) 
    BSP_IC_BIT_ERROR_I_i_1
       (.I0(\bsp/BRS_EN_I_FLAG ),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\bsp/ERR_TXBERR_I_FD_F__3 ),
        .I3(tl_n_124),
        .I4(tl_n_239),
        .I5(IC_SYNC_ESR_BERR),
        .O(BSP_IC_BIT_ERROR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'h33BFBFBFCC404040)) 
    BSP_IC_CRC_ERROR_I_i_1
       (.I0(\bsp/BRS_EN_I_FLAG ),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\bsp/BSP_CRCERR_I_CANFD__1 ),
        .I3(\bsp/BSP_CRCERR_I_CAN_FLG ),
        .I4(tl_n_248),
        .I5(IC_SYNC_ESR_CRCER),
        .O(BSP_IC_CRC_ERROR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'h333333BFCCCCCC40)) 
    BSP_IC_FRM_ERROR_I_i_1
       (.I0(\bsp/BRS_EN_I_FLAG ),
        .I1(BTL_SAMP_EN_FD1),
        .I2(tl_n_129),
        .I3(\bsp/ERR_EXTERR_I__1 ),
        .I4(tl_n_128),
        .I5(IC_SYNC_ESR_FMER),
        .O(BSP_IC_FRM_ERROR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'h337F7F7FCC808080)) 
    BSP_IC_F_BIT_ERROR_I_i_1
       (.I0(\bsp/BRS_EN_I_FLAG ),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\bsp/ERR_TXBERR_I_FD_F__3 ),
        .I3(tl_n_250),
        .I4(TXING_BRS_EN_BTR),
        .I5(IC_SYNC_ESR_F_BERR),
        .O(BSP_IC_F_BIT_ERROR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    BSP_IC_F_CRC_ERROR_I_i_1
       (.I0(\bsp/BSP_CRCERR_I_CANFD_FLG ),
        .I1(tl_n_251),
        .I2(\bsp/p_1_in57_in ),
        .I3(BTL_SAMP_EN_FD1),
        .I4(\bsp/BRS_EN_I_FLAG ),
        .I5(IC_SYNC_ESR_F_CRCER),
        .O(BSP_IC_F_CRC_ERROR_I_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    BSP_IC_F_FRM_ERROR_I_i_1
       (.I0(tl_n_129),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\bsp/BRS_EN_I_FLAG ),
        .I3(IC_SYNC_ESR_F_FMER),
        .O(BSP_IC_F_FRM_ERROR_I_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    BSP_IC_F_STUFF_ERROR_I_i_1
       (.I0(SM_STUFFERR),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\bsp/BRS_EN_I_FLAG ),
        .I3(IC_SYNC_ESR_F_STER),
        .O(BSP_IC_F_STUFF_ERROR_I_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    BSP_IC_STUFF_ERROR_I_i_1
       (.I0(SM_STUFFERR),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\bsp/BRS_EN_I_FLAG ),
        .I3(IC_SYNC_ESR_STER),
        .O(BSP_IC_STUFF_ERROR_I_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    BSP_TXBIT_D1_i_1
       (.I0(BSP_TXBIT_I),
        .I1(BTL_SAMP_EN_FD2),
        .I2(BSP_TXBIT_FD),
        .O(BSP_TXBIT_D1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    BSP_TXBIT_FD_i_1
       (.I0(BSP_TXBIT_I),
        .I1(BTL_SAMP_EN_FD2),
        .I2(tl_n_80),
        .O(BSP_TXBIT_FD_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    BTL_RXBIT_I_i_1
       (.I0(CAN_PHY_RX_I1),
        .I1(BTL_SAMP_EN),
        .I2(CLKM_EN),
        .I3(BTL_RXBIT),
        .O(BTL_RXBIT_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FDDD0000)) 
    CANCEL_CONFIRMED_TL2OL_I_i_1
       (.I0(tl_n_93),
        .I1(tl_n_260),
        .I2(BTL_SAMP_EN_FD1),
        .I3(\bsp/TXE_MSGINVAL_I ),
        .I4(\bsp/CANCEL_BUFFER ),
        .I5(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .O(CANCEL_CONFIRMED_TL2OL_I_i_1_n_0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    CAN_PHY_RX_I_NEG_FLOP_X2_reg
       (.C(can_clk_x2),
        .CE(1'b1),
        .D(ol_n_126),
        .Q(CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0),
        .R(1'b0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    CAN_PHY_RX_I_NEG_FLOP_reg
       (.C(can_clk),
        .CE(1'b1),
        .D(ol_n_126),
        .Q(CAN_PHY_RX_I_NEG_FLOP),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEAAFFFFFEAA0000)) 
    CAN_PHY_TX_LP_i_1
       (.I0(tl_n_224),
        .I1(tl_n_230),
        .I2(\btl/CAN_PHY_TX_POS_FLOP_X2135_out__0 ),
        .I3(tl_n_232),
        .I4(\btl/CAN_PHY_TX_POS_FLOP_X2 ),
        .I5(CAN_PHY_TX_LP),
        .O(CAN_PHY_TX_LP_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE2)) 
    CAN_PHY_TX_POS_FLOP_X2_i_1
       (.I0(tl_n_81),
        .I1(\btl/CAN_PHY_TX_POS_FLOP_X2 ),
        .I2(tl_n_225),
        .I3(tl_n_224),
        .I4(MSR_SNOOP_FS2),
        .I5(tl_n_121),
        .O(CAN_PHY_TX_POS_FLOP_X2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEE2)) 
    CAN_PHY_TX_POS_FLOP_i_1
       (.I0(tl_n_82),
        .I1(\btl/CAN_PHY_TX_POS_FLOP_X2 ),
        .I2(tl_n_225),
        .I3(tl_n_224),
        .I4(MSR_SNOOP_FS2),
        .I5(tl_n_121),
        .O(CAN_PHY_TX_POS_FLOP_i_1_n_0));
  LUT4 #(
    .INIT(16'hF708)) 
    EMU_OL_ECR_WEN_I_i_1
       (.I0(EMU_CTR_EVENT_I),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\tlom/EMU_CTR_FLG_I ),
        .I3(IC_SYNC_ECR_WEN),
        .O(EMU_OL_ECR_WEN_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE000000)) 
    ERR_ACKERRPASS_I_i_2
       (.I0(\tlom/EMU_REC_GR7F ),
        .I1(\tlom/EMU_TEC_I_reg ),
        .I2(MSR_SNOOP_FS2),
        .I3(\bsp/p_78_in ),
        .I4(BTL_SAMP_EN_FD1),
        .I5(\bsp/ERR_ACKERRPASS_I ),
        .O(ERR_ACKERRPASS_I_i_2_n_0));
  LUT6 #(
    .INIT(64'hABBBAAAAFFFFAAAA)) 
    HSYNC_FLG_I_i_1
       (.I0(\btl/HSYNC_FLG_I0 ),
        .I1(\btl/HSYNC_OCCR_I ),
        .I2(tl_n_228),
        .I3(\btl/CNTR_EQ_NTQ_I ),
        .I4(\btl/HSYNC_FLG_I ),
        .I5(CLKM_EN),
        .O(HSYNC_FLG_I_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \IC_REG_ECR_I[0]_i_2 
       (.I0(\ic/IC_SYNC_ECR_WEN_FS3 ),
        .I1(\ic/IC_SYNC_ECR_WEN_FS2 ),
        .O(\ic/IC_REG_ECR_I0 ));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_ACKER_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[4]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_ACKER_FS3 ),
        .I4(\ic/IC_REG_ESR_ACKER_FS2 ),
        .I5(\ic/IC_REG_ESR_ACKER_I ),
        .O(IC_REG_ESR_ACKER_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_BERR_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[3]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_BERR_FS3 ),
        .I4(\ic/IC_REG_ESR_BERR_FS2 ),
        .I5(\ic/IC_REG_ESR_BERR_I ),
        .O(IC_REG_ESR_BERR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_CRCER_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[0]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_CRCER_FS3 ),
        .I4(\ic/IC_REG_ESR_CRCER_FS2 ),
        .I5(\ic/IC_REG_ESR_CRCER_I ),
        .O(IC_REG_ESR_CRCER_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_FMER_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[1]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_FMER_FS3 ),
        .I4(\ic/IC_REG_ESR_FMER_FS2 ),
        .I5(\ic/IC_REG_ESR_FMER_I ),
        .O(IC_REG_ESR_FMER_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_F_BERR_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[11]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_F_BERR_FS3 ),
        .I4(\ic/IC_REG_ESR_F_BERR_FS2 ),
        .I5(\ic/IC_REG_ESR_F_BERR_I ),
        .O(IC_REG_ESR_F_BERR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_F_CRCER_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[8]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_F_CRCER_FS3 ),
        .I4(\ic/IC_REG_ESR_F_CRCER_FS2 ),
        .I5(\ic/IC_REG_ESR_F_CRCER_I ),
        .O(IC_REG_ESR_F_CRCER_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_F_FMER_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[9]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_F_FMER_FS3 ),
        .I4(\ic/IC_REG_ESR_F_FMER_FS2 ),
        .I5(\ic/IC_REG_ESR_F_FMER_I ),
        .O(IC_REG_ESR_F_FMER_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_F_STER_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[10]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_F_STER_FS3 ),
        .I4(\ic/IC_REG_ESR_F_STER_FS2 ),
        .I5(\ic/IC_REG_ESR_F_STER_I ),
        .O(IC_REG_ESR_F_STER_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ESR_STER_I_i_1
       (.I0(ol_n_302),
        .I1(s_axi_wdata[2]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ESR_STER_FS3 ),
        .I4(\ic/IC_REG_ESR_STER_FS2 ),
        .I5(\ic/IC_REG_ESR_STER_I ),
        .O(IC_REG_ESR_STER_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ISR_ARBLST_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[0]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ISR_ARBLST_FS2 ),
        .I4(\ic/IC_REG_ISR_ARBLST_FS3 ),
        .I5(\ic/p_13_in [0]),
        .O(IC_REG_ISR_ARBLST_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0B0F0B00000F000)) 
    IC_REG_ISR_BSFRD_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[3]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/p_14_in [10]),
        .I4(\ic/IC_REG_SR_BSFR_FS2 ),
        .I5(\ic/p_13_in [3]),
        .O(IC_REG_ISR_BSFRD_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0B0F0B00000F000)) 
    IC_REG_ISR_BSOFF_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[9]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ISR_BSOFF_FS2 ),
        .I4(\ic/IC_REG_ISR_BSOFF_FS3 ),
        .I5(\ic/p_13_in [9]),
        .O(IC_REG_ISR_BSOFF_I_i_1_n_0));
  LUT5 #(
    .INIT(32'hF7005500)) 
    IC_REG_ISR_ERROR_I_i_1
       (.I0(ol_n_316),
        .I1(s_axi_wdata[8]),
        .I2(ol_n_300),
        .I3(IC_REG_SRR_CEN_I),
        .I4(\ic/p_13_in [8]),
        .O(IC_REG_ISR_ERROR_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ISR_MSGLST_I_F1_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[15]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ISR_MSGLST_FS2_F1 ),
        .I4(\ic/IC_REG_ISR_MSGLST_FS3_F1 ),
        .I5(\ic/p_13_in [15]),
        .O(IC_REG_ISR_MSGLST_I_F1_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ISR_MSGLST_I_TXE_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[30]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ISR_MSGLST_FS2_TXE ),
        .I4(\ic/IC_REG_ISR_MSGLST_FS3_TXE ),
        .I5(\ic/p_13_in [30]),
        .O(IC_REG_ISR_MSGLST_I_TXE_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ISR_MSGLST_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[6]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ISR_MSGLST_FS2 ),
        .I4(\ic/IC_REG_ISR_MSGLST_FS3 ),
        .I5(\ic/p_13_in [6]),
        .O(IC_REG_ISR_MSGLST_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0B0F0B00000F000)) 
    IC_REG_ISR_PEE_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[2]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_SR_PEE_FS2 ),
        .I4(\ic/p_14_in [9]),
        .I5(\ic/p_13_in [2]),
        .O(IC_REG_ISR_PEE_I_i_1_n_0));
  LUT5 #(
    .INIT(32'hF0B0F000)) 
    IC_REG_ISR_RXMNF_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[17]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(RXMNF_SET),
        .I4(\ic/p_13_in [17]),
        .O(IC_REG_ISR_RXMNF_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ISR_RXOK_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[4]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(RXOK_FS2),
        .I4(RXOK_FS3),
        .I5(\ic/p_13_in [4]),
        .O(IC_REG_ISR_RXOK_I_i_1_n_0));
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    IC_REG_ISR_RXWM_I_F1_i_1
       (.I0(RXWM_SET_F1),
        .I1(IC_REG_SRR_CEN_I),
        .I2(ol_n_300),
        .I3(s_axi_wdata[16]),
        .I4(\ic/p_13_in [16]),
        .O(IC_REG_ISR_RXWM_I_F1_i_1_n_0));
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    IC_REG_ISR_RXWM_I_i_1
       (.I0(RXWM_SET),
        .I1(IC_REG_SRR_CEN_I),
        .I2(ol_n_300),
        .I3(s_axi_wdata[12]),
        .I4(\ic/p_13_in [12]),
        .O(IC_REG_ISR_RXWM_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0B0F0B00000F000)) 
    IC_REG_ISR_SLEEP_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[10]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_SR_SLEEP_FS2 ),
        .I4(\ic/IC_REG_SR_SLEEP_FS3 ),
        .I5(\ic/p_13_in [10]),
        .O(IC_REG_ISR_SLEEP_I_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFA2FF00)) 
    IC_REG_ISR_TSCNT_OFLW_I_i_1
       (.I0(IC_REG_SRR_CEN_I),
        .I1(s_axi_wdata[5]),
        .I2(ol_n_300),
        .I3(\ic/IC_REG_ISR_TSCNT_OFLW_I0 ),
        .I4(\ic/p_13_in [5]),
        .O(IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0));
  LUT4 #(
    .INIT(16'hFBF0)) 
    IC_REG_ISR_TXCRS_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[14]),
        .I2(TXCRS_SET),
        .I3(\ic/p_13_in [14]),
        .O(IC_REG_ISR_TXCRS_I_i_1_n_0));
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    IC_REG_ISR_TXEWM_I_i_1
       (.I0(TXEWM_SET),
        .I1(IC_REG_SRR_CEN_I),
        .I2(ol_n_300),
        .I3(s_axi_wdata[31]),
        .I4(\ic/p_13_in [31]),
        .O(IC_REG_ISR_TXEWM_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0F0F0B000F0F000)) 
    IC_REG_ISR_TXOK_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[1]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_ISR_TXOK_FS2 ),
        .I4(\ic/IC_REG_ISR_TXOK_FS3 ),
        .I5(\ic/p_13_in [1]),
        .O(IC_REG_ISR_TXOK_I_i_1_n_0));
  LUT4 #(
    .INIT(16'hFBF0)) 
    IC_REG_ISR_TXTRS_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[13]),
        .I2(TXTRS_SET),
        .I3(\ic/p_13_in [13]),
        .O(IC_REG_ISR_TXTRS_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hB0B0F0B00000F000)) 
    IC_REG_ISR_WKUP_I_i_1
       (.I0(ol_n_300),
        .I1(s_axi_wdata[11]),
        .I2(IC_REG_SRR_CEN_I),
        .I3(\ic/IC_REG_SR_SLEEP_FS3 ),
        .I4(\ic/IC_REG_SR_SLEEP_FS2 ),
        .I5(\ic/p_13_in [11]),
        .O(IC_REG_ISR_WKUP_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    IC_REG_SRR_CEN_I_i_1
       (.I0(s_axi_wdata[1]),
        .I1(ol_n_304),
        .I2(ol_n_303),
        .I3(ol_n_127),
        .I4(IC_IPSIG_WRITE_I),
        .I5(IC_REG_SRR_CEN_I),
        .O(IC_REG_SRR_CEN_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    IC_REG_SRR_SRST_I_i_1
       (.I0(s_axi_wdata[0]),
        .I1(ol_n_304),
        .I2(ol_n_303),
        .I3(ol_n_127),
        .I4(IC_IPSIG_WRITE_I),
        .I5(IC_REG_SRR_SRST),
        .O(IC_REG_SRR_SRST_I_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \IC_REG_TSR_I[0]_i_1 
       (.I0(\ic/IC_SYNC_TSR_WEN_FS3 ),
        .I1(\ic/IC_SYNC_TSR_WEN_FS2 ),
        .O(\ic/IC_REG_TSR_I0 ));
  LUT6 #(
    .INIT(64'hDFDFDFFF20202000)) 
    IC_SYNC_ISR_MSGLST_F1_i_1
       (.I0(\timestamp/MATCH_RESULT_1_D11__21 ),
        .I1(\timestamp/MATCH_RESULT_1_D1 ),
        .I2(\timestamp/MATCH_RESULT_FS2_D1 ),
        .I3(OL_RX_FIFO_FULL_F1),
        .I4(RXF_FULL_AT_MSG_BOUNDARY),
        .I5(IC_SYNC_ISR_MSGLST_F1),
        .O(IC_SYNC_ISR_MSGLST_F1_i_1_n_0));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    IC_SYNC_ISR_MSGLST_i_1
       (.I0(\bsp/TXE_MSGVAL_FD1 ),
        .I1(\bsp/TXE_MSGVAL_FD2 ),
        .I2(ol_n_157),
        .I3(ol_n_16),
        .I4(IC_SYNC_ISR_MSGLST_TXE),
        .O(IC_SYNC_ISR_MSGLST_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFFF10101000)) 
    IC_SYNC_ISR_MSGLST_i_1__0
       (.I0(\timestamp/MATCH_RESULT_1_D11__21 ),
        .I1(\timestamp/MATCH_RESULT_0_D1 ),
        .I2(\timestamp/MATCH_RESULT_FS2_D1 ),
        .I3(RXF_FULL_AT_MSG_BOUNDARY),
        .I4(OL_RX_FIFO_FULL),
        .I5(IC_SYNC_ISR_MSGLST),
        .O(IC_SYNC_ISR_MSGLST_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00400000)) 
    IC_TIMESTAMP_RST_i_1
       (.I0(ol_n_301),
        .I1(s_axi_wdata[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(IC_IPSIG_WRITE_I),
        .I5(IC_TIMESTAMP_RST),
        .O(IC_TIMESTAMP_RST_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ID_MATCH_EN_i_1
       (.I0(\bsp/BSP_IDVALID_FD1 ),
        .I1(\bsp/BSP_IDVALID_FD2 ),
        .O(ID_MATCH_EN_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ID_MATCH_EN_i_2
       (.I0(ID_MATCH_EN),
        .O(ID_MATCH_EN_i_2_n_0));
  LUT4 #(
    .INIT(16'hD5C0)) 
    INDEX_VALID_SIG_i_1
       (.I0(\ol_tbmm/ol_tbs/trigger_next_round ),
        .I1(\ol_tbmm/ol_tbs/tbs_cs [1]),
        .I2(\ol_tbmm/ol_tbs/tbs_cs [0]),
        .I3(\ol_tbmm/index_valid_sig ),
        .O(INDEX_VALID_SIG_i_1_n_0));
  LUT4 #(
    .INIT(16'hEBAA)) 
    MATCH_RESULT_SIG_i_1
       (.I0(\ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I ),
        .I1(\olglue/ID_MATCH_EN_FS_D1 ),
        .I2(\olglue/ID_MATCH_EN_FS ),
        .I3(MATCH_RESULT),
        .O(MATCH_RESULT_SIG_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    MATCH_RUNNING_SIG_i_1
       (.I0(\ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2 ),
        .I1(\ol_rbmm/GEN_IMM.ol_imm/imm_cs [0]),
        .I2(\ol_rbmm/GEN_IMM.ol_imm/imm_cs [1]),
        .I3(ol_n_18),
        .O(MATCH_RUNNING_SIG_i_1_n_0));
  LUT4 #(
    .INIT(16'hA2A0)) 
    MSG_ON_CAN_BUS_i_1
       (.I0(tl_n_93),
        .I1(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .I2(tl_n_97),
        .I3(MSG_ON_CAN_BUS),
        .O(MSG_ON_CAN_BUS_i_1_n_0));
  LUT6 #(
    .INIT(64'hEA2A000000000000)) 
    RXE_BRS_I_i_1
       (.I0(\bsp/RXE_BRS_I ),
        .I1(BTL_SAMP_EN_FD1),
        .I2(tl_n_258),
        .I3(BTL_RXBIT),
        .I4(\bsp/RXE_FDF_I ),
        .I5(\olglue/sync_tl_rst_n ),
        .O(RXE_BRS_I_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \RXE_DATA_STORED_AT_DLC[0]_i_3 
       (.I0(\bsp/RXE_RXFIFO_WEN_FD1 ),
        .I1(\bsp/RXE_RXFIFO_WEN_FD2 ),
        .O(RXE_RXFIFO_WEN));
  LUT6 #(
    .INIT(64'h00000000EAAA2AAA)) 
    RXE_ESI_I_i_1
       (.I0(tl_n_114),
        .I1(\bsp/p_1_in57_in ),
        .I2(\bsp/p_0_in61_in ),
        .I3(BTL_SAMP_EN_FD1),
        .I4(BTL_RXBIT),
        .I5(ol_n_155),
        .O(RXE_ESI_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    RXE_FDF_I_i_1
       (.I0(BTL_RXBIT),
        .I1(\bsp/p_0_in26_in ),
        .I2(tl_n_244),
        .I3(tl_n_234),
        .I4(tl_n_246),
        .I5(\bsp/RXE_FDF_I ),
        .O(RXE_FDF_I_i_1_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    RXE_IC_RXOK_I_i_1
       (.I0(\bsp/RXE_MSGVAL_FD2 ),
        .I1(\bsp/RXE_MSGVAL_FD1 ),
        .I2(IC_SYNC_ISR_RXOK),
        .O(RXE_IC_RXOK_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    RXE_IDE_I_i_1
       (.I0(BTL_RXBIT),
        .I1(BTL_SAMP_EN_FD1),
        .I2(\bsp/p_1_in62_in ),
        .I3(SM_STUFFBIT),
        .I4(\bsp/p_1_in119_in ),
        .I5(\bsp/RXE_IDE_I ),
        .O(RXE_IDE_I_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF04400000)) 
    RXE_PASSFLG_I_i_2
       (.I0(\bsp/p_0_in26_in ),
        .I1(BTL_SAMP_EN_FD1),
        .I2(tl_n_119),
        .I3(BTL_RXBIT),
        .I4(\bsp/p_0_in58_in ),
        .I5(\bsp/RXE_PASSFLG_I ),
        .O(RXE_PASSFLG_I_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RXE_RTR_I_i_1
       (.I0(BTL_RXBIT),
        .I1(\bsp/RXE_RTR_I0 ),
        .I2(\bsp/RXE_RTR_I ),
        .O(RXE_RTR_I_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    SSP_BTL_TXBIT_I_i_1
       (.I0(tl_n_270),
        .I1(\btl/tdc/TDC_SSP_SAMP_PT ),
        .I2(\btl/SSP_BTL_TXBIT_I ),
        .O(SSP_BTL_TXBIT_I_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    SSP_RCVD_RXBIT_i_1
       (.I0(CAN_PHY_RX_I_NEG_FLOP),
        .I1(IFF_EN_FS2),
        .I2(CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0),
        .I3(\btl/tdc/TDC_SSP_SAMP_PT ),
        .I4(\btl/SSP_RCVD_RXBIT ),
        .O(SSP_RCVD_RXBIT_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    TDCV_CNT_REG_WEN_i_1
       (.I0(\bsp/p_1_in25_in ),
        .I1(\bsp/p_0_in61_in ),
        .I2(tl_n_97),
        .I3(BTL_SAMP_EN_FD1),
        .I4(TDCV_CNT_REG_WEN),
        .O(TDCV_CNT_REG_WEN_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \TIME_STAMP_CNT_CAPTURE[0]_i_1 
       (.I0(\bsp/BSP_IN_ID_STATE_I ),
        .I1(\bsp/BSP_IN_ID_STATE_D1 ),
        .O(BSP_IN_ID_STATE));
  LUT3 #(
    .INIT(8'h1E)) 
    TIME_STAMP_CNT_REG_WEN_i_1
       (.I0(\timestamp/TS_COUNTER_SW_RST_D2 ),
        .I1(\timestamp/CLKM_EN_D1 ),
        .I2(IC_SYNC_TSR_WEN),
        .O(TIME_STAMP_CNT_REG_WEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h78)) 
    TXE_IC_ARBLSS_I_i_1
       (.I0(BTL_SAMP_EN_FD1),
        .I1(tl_n_240),
        .I2(\bsp/TXE_IC_ARBLSS_I ),
        .O(TXE_IC_ARBLSS_I_i_1_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    TXE_IC_TXOK_I_i_1
       (.I0(\bsp/TXE_MSGVAL_FD2 ),
        .I1(\bsp/TXE_MSGVAL_FD1 ),
        .I2(IC_SYNC_ISR_TXOK),
        .O(TXE_IC_TXOK_I_i_1_n_0));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    TXE_PASSTX_I_i_1
       (.I0(tl_n_97),
        .I1(tl_n_131),
        .I2(BTL_RXBIT),
        .I3(\bsp/p_1_in25_in ),
        .I4(tl_n_32),
        .I5(\bsp/TXE_PASSTX_I ),
        .O(TXE_PASSTX_I_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    TXE_PREFETCH_FD_i_2
       (.I0(\bsp/p_1_in57_in ),
        .I1(tl_n_93),
        .I2(BTL_SAMP_EN_FD2),
        .I3(tl_n_32),
        .I4(\bsp/TXE_PREFETCH_FD ),
        .O(TXE_PREFETCH_FD_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    TXE_TRNSMT_FLG_i_2
       (.I0(BTL_SAMP_EN_FD1),
        .I1(\bsp/TXE_TRNSMT_FLG_SET ),
        .I2(tl_n_93),
        .O(TXE_TRNSMT_FLG_i_2_n_0));
  LUT6 #(
    .INIT(64'hD5D5D5C5C0C0C0C0)) 
    TXE_TXING_i_1
       (.I0(tl_n_241),
        .I1(TXE_TXING15_out),
        .I2(BTL_SAMP_EN_FD1),
        .I3(EMU_REC_ERRACT),
        .I4(tl_n_236),
        .I5(tl_n_97),
        .O(TXE_TXING_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    TXE_TX_REN_D1_i_1
       (.I0(\bsp/TXE_TX_REN_I ),
        .I1(BTL_SAMP_EN_FD2),
        .I2(\bsp/TXE_TX_REN_D1 ),
        .O(TXE_TX_REN_D1_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ack_s_gate_toggle_i_1
       (.I0(ACK_S_SIG_IMM),
        .I1(\ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle ),
        .O(ack_s_gate_toggle_i_1_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    addr_location_incr_count_i_1
       (.I0(\ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2 ),
        .I1(\ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1 ),
        .I2(TXE_BRAM_ADDR),
        .O(addr_location_incr_count_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    can_phy_tx_INST_0
       (.I0(tl_n_82),
        .I1(IFF6_EN_FS2),
        .I2(tl_n_81),
        .O(can_phy_tx));
  LUT6 #(
    .INIT(64'h00F0007000000050)) 
    invalidate_buffer_i_1
       (.I0(ol_n_139),
        .I1(\ol_tbmm/CANCEL_CONFIRMED_OL_D1 ),
        .I2(\ol_tbmm/index_valid_sig ),
        .I3(MSG_ON_CAN_BUS_AXI_D1),
        .I4(BSP_IN_IFSPACE_OL),
        .I5(\ol_tbmm/invalidate_buffer_i ),
        .O(invalidate_buffer_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_ol_top ol
       (.ACF_VAL_I(\ol_rbmm/GEN_IMM.ol_imm/ACF_VAL_I ),
        .ACK_S_SIG_IMM(ACK_S_SIG_IMM),
        .ADDR_M_CC(ADDR_M_CC),
        .\ADDR_RET_reg[11] (ol_n_304),
        .\ADDR_RET_reg[12] (ol_n_300),
        .\ADDR_RET_reg[2] (Q),
        .\ADDR_RET_reg[7] (ol_n_301),
        .\ADDR_RET_reg[7]_0 (ol_n_302),
        .\ADDR_RET_reg[7]_1 (ol_n_303),
        .\ADDR_RET_reg[9] (ol_n_127),
        .BSP_IN_EOF(BSP_IN_EOF),
        .BSP_IN_IFSPACE(BSP_IN_IFSPACE),
        .BSP_IN_IFSPACE_OL(BSP_IN_IFSPACE_OL),
        .BTL_COUNTER_I17_carry_i_6({tl_n_69,tl_n_70}),
        .BTL_NTQ_I({\btl/BTL_NTQ_I [6],\btl/BTL_NTQ_I [3],\btl/BTL_NTQ_I [0]}),
        .Bus2IP_CS(Bus2IP_CS),
        .Bus2IP_RNW(Bus2IP_RNW),
        .CANCEL_CONFIRMED_OL_D1(\ol_tbmm/CANCEL_CONFIRMED_OL_D1 ),
        .CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .CO(tl_n_268),
        .D(D),
        .E(\ic/IC_REG_ECR_I0 ),
        .E_DATA_ACK(E_DATA_ACK),
        .\FSM_sequential_tbs_cs_reg[1] (\ol_tbmm/ol_tbs/tbs_cs ),
        .IC_IPSIG_WRITE_I(IC_IPSIG_WRITE_I),
        .\IC_REG_BRPR_I_reg[0] ({IC_REG_BRPR[0],IC_REG_BRPR[1],IC_REG_BRPR[2],IC_REG_BRPR[3],IC_REG_BRPR[4],IC_REG_BRPR[5],IC_REG_BRPR[6],IC_REG_BRPR[7]}),
        .IC_REG_ESR_ACKER_FS3(\ic/IC_REG_ESR_ACKER_FS3 ),
        .IC_REG_ESR_ACKER_I(\ic/IC_REG_ESR_ACKER_I ),
        .IC_REG_ESR_ACKER_I_reg(IC_REG_ESR_ACKER_I_i_1_n_0),
        .IC_REG_ESR_BERR_FS3(\ic/IC_REG_ESR_BERR_FS3 ),
        .IC_REG_ESR_BERR_I(\ic/IC_REG_ESR_BERR_I ),
        .IC_REG_ESR_BERR_I_reg(IC_REG_ESR_BERR_I_i_1_n_0),
        .IC_REG_ESR_CRCER_FS3(\ic/IC_REG_ESR_CRCER_FS3 ),
        .IC_REG_ESR_CRCER_I(\ic/IC_REG_ESR_CRCER_I ),
        .IC_REG_ESR_CRCER_I_reg(IC_REG_ESR_CRCER_I_i_1_n_0),
        .IC_REG_ESR_FMER_FS3(\ic/IC_REG_ESR_FMER_FS3 ),
        .IC_REG_ESR_FMER_I(\ic/IC_REG_ESR_FMER_I ),
        .IC_REG_ESR_FMER_I_reg(IC_REG_ESR_FMER_I_i_1_n_0),
        .IC_REG_ESR_F_BERR_FS3(\ic/IC_REG_ESR_F_BERR_FS3 ),
        .IC_REG_ESR_F_BERR_I(\ic/IC_REG_ESR_F_BERR_I ),
        .IC_REG_ESR_F_BERR_I_reg(IC_REG_ESR_F_BERR_I_i_1_n_0),
        .IC_REG_ESR_F_CRCER_FS3(\ic/IC_REG_ESR_F_CRCER_FS3 ),
        .IC_REG_ESR_F_CRCER_I(\ic/IC_REG_ESR_F_CRCER_I ),
        .IC_REG_ESR_F_CRCER_I_reg(IC_REG_ESR_F_CRCER_I_i_1_n_0),
        .IC_REG_ESR_F_FMER_FS3(\ic/IC_REG_ESR_F_FMER_FS3 ),
        .IC_REG_ESR_F_FMER_I(\ic/IC_REG_ESR_F_FMER_I ),
        .IC_REG_ESR_F_FMER_I_reg(IC_REG_ESR_F_FMER_I_i_1_n_0),
        .IC_REG_ESR_F_STER_FS3(\ic/IC_REG_ESR_F_STER_FS3 ),
        .IC_REG_ESR_F_STER_I(\ic/IC_REG_ESR_F_STER_I ),
        .IC_REG_ESR_F_STER_I_reg(IC_REG_ESR_F_STER_I_i_1_n_0),
        .IC_REG_ESR_STER_FS3(\ic/IC_REG_ESR_STER_FS3 ),
        .IC_REG_ESR_STER_I(\ic/IC_REG_ESR_STER_I ),
        .IC_REG_ESR_STER_I_reg(IC_REG_ESR_STER_I_i_1_n_0),
        .\IC_REG_F_BRPR_I_reg[15] ({IC_REG_F_BRPR_TDC_EN,IC_REG_F_BRPR_TDCOFF[0],IC_REG_F_BRPR_TDCOFF[1],IC_REG_F_BRPR_TDCOFF[2],IC_REG_F_BRPR_TDCOFF[3],IC_REG_F_BRPR_TDCOFF[4],IC_REG_F_BRPR_TDCOFF[5],IC_REG_F_BRPR[0],IC_REG_F_BRPR[1],IC_REG_F_BRPR[2],IC_REG_F_BRPR[3],IC_REG_F_BRPR[4],IC_REG_F_BRPR[5],IC_REG_F_BRPR[6],IC_REG_F_BRPR[7]}),
        .\IC_REG_F_BTR_SJW_I_reg[0] ({IC_REG_F_BTR_SJW[0],IC_REG_F_BTR_SJW[1],IC_REG_F_BTR_SJW[2],IC_REG_F_BTR_SJW[3]}),
        .\IC_REG_F_BTR_TS1_I_reg[0] ({IC_REG_F_BTR_TS1[0],IC_REG_F_BTR_TS1[1],IC_REG_F_BTR_TS1[2],IC_REG_F_BTR_TS1[3],IC_REG_F_BTR_TS1[4]}),
        .\IC_REG_F_BTR_TS2_I_reg[0] ({IC_REG_F_BTR_TS2[0],IC_REG_F_BTR_TS2[1],IC_REG_F_BTR_TS2[2],IC_REG_F_BTR_TS2[3]}),
        .\IC_REG_IFF_EN_I_reg[5] ({IC_REG_IFF_EN[5],IC_REG_IFF_EN[6],IC_REG_IFF_EN[7]}),
        .IC_REG_ISR_ARBLST_FS3(\ic/IC_REG_ISR_ARBLST_FS3 ),
        .IC_REG_ISR_ARBLST_I_reg(IC_REG_ISR_ARBLST_I_i_1_n_0),
        .IC_REG_ISR_BSFRD_I_reg(IC_REG_ISR_BSFRD_I_i_1_n_0),
        .IC_REG_ISR_BSOFF_FS3(\ic/IC_REG_ISR_BSOFF_FS3 ),
        .IC_REG_ISR_BSOFF_I_reg(IC_REG_ISR_BSOFF_I_i_1_n_0),
        .IC_REG_ISR_ERROR_I_reg(IC_REG_ISR_ERROR_I_i_1_n_0),
        .IC_REG_ISR_MSGLST_FS3(\ic/IC_REG_ISR_MSGLST_FS3 ),
        .IC_REG_ISR_MSGLST_FS3_F1(\ic/IC_REG_ISR_MSGLST_FS3_F1 ),
        .IC_REG_ISR_MSGLST_FS3_TXE(\ic/IC_REG_ISR_MSGLST_FS3_TXE ),
        .IC_REG_ISR_MSGLST_I_F1_reg(IC_REG_ISR_MSGLST_I_F1_i_1_n_0),
        .IC_REG_ISR_MSGLST_I_TXE_reg(IC_REG_ISR_MSGLST_I_TXE_i_1_n_0),
        .IC_REG_ISR_MSGLST_I_reg(IC_REG_ISR_MSGLST_I_i_1_n_0),
        .IC_REG_ISR_PEE_I_reg(IC_REG_ISR_PEE_I_i_1_n_0),
        .IC_REG_ISR_RXMNF_I_reg(IC_REG_ISR_RXMNF_I_i_1_n_0),
        .IC_REG_ISR_RXOK_I_reg(IC_REG_ISR_RXOK_I_i_1_n_0),
        .IC_REG_ISR_RXWM_I_F1_reg(IC_REG_ISR_RXWM_I_F1_i_1_n_0),
        .IC_REG_ISR_RXWM_I_reg(IC_REG_ISR_RXWM_I_i_1_n_0),
        .IC_REG_ISR_SLEEP_I_reg(IC_REG_ISR_SLEEP_I_i_1_n_0),
        .IC_REG_ISR_TSCNT_OFLW_I0(\ic/IC_REG_ISR_TSCNT_OFLW_I0 ),
        .IC_REG_ISR_TSCNT_OFLW_I_reg(IC_REG_ISR_TSCNT_OFLW_I_i_1_n_0),
        .IC_REG_ISR_TXCRS_I_reg(IC_REG_ISR_TXCRS_I_i_1_n_0),
        .IC_REG_ISR_TXEWM_I_reg(IC_REG_ISR_TXEWM_I_i_1_n_0),
        .IC_REG_ISR_TXOK_FS3(\ic/IC_REG_ISR_TXOK_FS3 ),
        .IC_REG_ISR_TXOK_I_reg(IC_REG_ISR_TXOK_I_i_1_n_0),
        .IC_REG_ISR_TXTRS_I_reg(IC_REG_ISR_TXTRS_I_i_1_n_0),
        .IC_REG_ISR_WKUP_I_reg(IC_REG_ISR_WKUP_I_i_1_n_0),
        .IC_REG_MSR_BRSD_I_reg(IC_REG_MSR_BRSD),
        .IC_REG_MSR_DAR(IC_REG_MSR_DAR),
        .IC_REG_MSR_DPEE_I_reg(IC_REG_MSR_DPEE),
        .IC_REG_MSR_LBACK(IC_REG_MSR_LBACK),
        .IC_REG_MSR_SLEEP_reg(IC_REG_MSR_SLEEP),
        .\IC_REG_N_BTR_SJW_I_reg[0] ({IC_REG_N_BTR_SJW[0],IC_REG_N_BTR_SJW[1],IC_REG_N_BTR_SJW[2],IC_REG_N_BTR_SJW[3],IC_REG_N_BTR_SJW[4],IC_REG_N_BTR_SJW[5],IC_REG_N_BTR_SJW[6]}),
        .\IC_REG_N_BTR_TS1_I_reg[0] ({IC_REG_N_BTR_TS1[0],IC_REG_N_BTR_TS1[1],IC_REG_N_BTR_TS1[2],IC_REG_N_BTR_TS1[3],IC_REG_N_BTR_TS1[4],IC_REG_N_BTR_TS1[5],IC_REG_N_BTR_TS1[6],IC_REG_N_BTR_TS1[7]}),
        .\IC_REG_N_BTR_TS2_I_reg[0] ({IC_REG_N_BTR_TS2[0],IC_REG_N_BTR_TS2[1],IC_REG_N_BTR_TS2[2],IC_REG_N_BTR_TS2[3],IC_REG_N_BTR_TS2[4],IC_REG_N_BTR_TS2[5],IC_REG_N_BTR_TS2[6]}),
        .\IC_REG_RXFP_I2_reg[0] ({IC_REG_WMR_RXFP[0],IC_REG_WMR_RXFP[1],IC_REG_WMR_RXFP[2],IC_REG_WMR_RXFP[3],IC_REG_WMR_RXFP[4]}),
        .IC_REG_SBR_I_reg(IC_REG_SBR),
        .IC_REG_SRR_CEN_I(IC_REG_SRR_CEN_I),
        .IC_REG_SRR_CEN_I_reg(IC_REG_SRR_CEN_I_i_1_n_0),
        .IC_REG_SRR_SRST(IC_REG_SRR_SRST),
        .IC_REG_SRR_SRST_I_reg(IC_REG_SRR_SRST_I_i_1_n_0),
        .IC_REG_SR_SLEEP_FS3(\ic/IC_REG_SR_SLEEP_FS3 ),
        .IC_REG_SR_SNOOP_I_reg(IC_REG_MSR_SNOOP),
        .\IC_REG_TSR_I_reg[15] (\ic/IC_REG_TSR_I0 ),
        .IC_SYNC_ECR_ACK_I_reg(IC_SYNC_ECR_ACK),
        .IC_SYNC_ECR_WEN(IC_SYNC_ECR_WEN),
        .IC_SYNC_ECR_WEN_FS3(\ic/IC_SYNC_ECR_WEN_FS3 ),
        .IC_SYNC_ESR_ACKER(IC_SYNC_ESR_ACKER),
        .IC_SYNC_ESR_BERR(IC_SYNC_ESR_BERR),
        .IC_SYNC_ESR_CRCER(IC_SYNC_ESR_CRCER),
        .IC_SYNC_ESR_FMER(IC_SYNC_ESR_FMER),
        .IC_SYNC_ESR_F_BERR(IC_SYNC_ESR_F_BERR),
        .IC_SYNC_ESR_F_CRCER(IC_SYNC_ESR_F_CRCER),
        .IC_SYNC_ESR_F_FMER(IC_SYNC_ESR_F_FMER),
        .IC_SYNC_ESR_F_STER(IC_SYNC_ESR_F_STER),
        .IC_SYNC_ESR_STER(IC_SYNC_ESR_STER),
        .IC_SYNC_ISR_ARBLST(IC_SYNC_ISR_ARBLST),
        .IC_SYNC_ISR_BSOFF(IC_SYNC_ISR_BSOFF),
        .IC_SYNC_ISR_MSGLST(IC_SYNC_ISR_MSGLST),
        .IC_SYNC_ISR_MSGLST_F1(IC_SYNC_ISR_MSGLST_F1),
        .IC_SYNC_ISR_MSGLST_TXE(IC_SYNC_ISR_MSGLST_TXE),
        .IC_SYNC_ISR_MSGLST_reg(IC_SYNC_ISR_MSGLST_i_1_n_0),
        .IC_SYNC_ISR_RXOK(IC_SYNC_ISR_RXOK),
        .IC_SYNC_ISR_TXOK(IC_SYNC_ISR_TXOK),
        .IC_SYNC_SR_BIDLE(IC_SYNC_SR_BIDLE),
        .IC_SYNC_SR_BSFR(IC_SYNC_SR_BSFR),
        .IC_SYNC_SR_ERRWRN(IC_SYNC_SR_ERRWRN),
        .IC_SYNC_SR_LBACK(IC_SYNC_SR_LBACK),
        .IC_SYNC_SR_PEE(IC_SYNC_SR_PEE),
        .IC_SYNC_SR_RSTST(IC_SYNC_SR_RSTST),
        .IC_SYNC_SR_SLEEP(IC_SYNC_SR_SLEEP),
        .IC_SYNC_TSR_WEN(IC_SYNC_TSR_WEN),
        .IC_SYNC_TSR_WEN_FS3(\ic/IC_SYNC_TSR_WEN_FS3 ),
        .IC_TIMESTAMP_RST_reg(IC_TIMESTAMP_RST),
        .IC_TIMESTAMP_RST_reg_0(IC_TIMESTAMP_RST_i_1_n_0),
        .ID_MATCH_EN(ID_MATCH_EN),
        .ID_MATCH_EN_D2(\ol_rbmm/GEN_IMM.ol_imm/ID_MATCH_EN_D2 ),
        .ID_MATCH_EN_FS_D1(\olglue/ID_MATCH_EN_FS_D1 ),
        .INDEX_VALID_SIG_reg(INDEX_VALID_SIG_i_1_n_0),
        .\MATCHED_FILTER_INDEX_reg[4] (MATCHED_FILTER_INDEX),
        .MATCH_RESULT_1_D11__21(\timestamp/MATCH_RESULT_1_D11__21 ),
        .MATCH_RESULT_FS2_D1(\timestamp/MATCH_RESULT_FS2_D1 ),
        .MATCH_RESULT_SIG_reg(MATCH_RESULT),
        .MATCH_RESULT_SIG_reg_0(MATCH_RESULT_SIG_i_1_n_0),
        .MATCH_RESULT_TO_BSP0(\timestamp/MATCH_RESULT_TO_BSP0 ),
        .MATCH_RUNNING_SIG_reg(ol_n_18),
        .MATCH_RUNNING_SIG_reg_0(MATCH_RUNNING_SIG_i_1_n_0),
        .MSG_ON_CAN_BUS(MSG_ON_CAN_BUS),
        .MSG_ON_CAN_BUS_AXI_D1(MSG_ON_CAN_BUS_AXI_D1),
        .\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] (IC_SYNC_SR_ESTAT),
        .O(tl_n_71),
        .OL_RX_FIFO_FULL(OL_RX_FIFO_FULL),
        .OL_RX_FIFO_FULL_F1(OL_RX_FIFO_FULL_F1),
        .Q(\ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg ),
        .\RD_DATA_RET_reg[0] (\RD_DATA_RET_reg[0] ),
        .\RD_DATA_RET_reg[0]_0 (\RD_DATA_RET_reg[0]_0 ),
        .\RD_DATA_S_D1_reg[0] (\RD_DATA_S_D1_reg[0] ),
        .\RXE_DATA_STORED_AT_DLC_reg[0] ({ol_n_228,ol_n_229,ol_n_230,ol_n_231,ol_n_232,ol_n_233,ol_n_234,ol_n_235,ol_n_236,ol_n_237,ol_n_238}),
        .\RXE_DATA_STORED_AT_DLC_reg[0]_0 ({RXE_DOUT[0],RXE_DOUT[1],RXE_DOUT[2],RXE_DOUT[3],RXE_DOUT[4],RXE_DOUT[5],RXE_DOUT[6],RXE_DOUT[7],RXE_DOUT[8],RXE_DOUT[9],RXE_DOUT[10],RXE_DOUT[11],RXE_DOUT[12],RXE_DOUT[13],RXE_DOUT[14],RXE_DOUT[15],RXE_DOUT[16],RXE_DOUT[17],RXE_DOUT[18],RXE_DOUT[19],RXE_DOUT[20],RXE_DOUT[21],RXE_DOUT[22],RXE_DOUT[23],RXE_DOUT[24],RXE_DOUT[25],RXE_DOUT[26],RXE_DOUT[27],RXE_DOUT[28],RXE_DOUT[29],RXE_DOUT[30],RXE_DOUT[31]}),
        .RXE_FDF_I(\bsp/RXE_FDF_I ),
        .RXE_MSGVAL_EARLY_F0(RXE_MSGVAL_EARLY_F0),
        .RXE_MSGVAL_EARLY_F1(RXE_MSGVAL_EARLY_F1),
        .RXE_RXFIFO_WEN(RXE_RXFIFO_WEN),
        .RXE_RXFIFO_WEN_FD1(\bsp/RXE_RXFIFO_WEN_FD1 ),
        .RXE_RXFIFO_WEN_FD2(\bsp/RXE_RXFIFO_WEN_FD2 ),
        .RXE_RXMSG_INVAL_F0(RXE_RXMSG_INVAL_F0),
        .RXE_RXMSG_INVAL_F1(RXE_RXMSG_INVAL_F1),
        .RXE_RXMSG_VAL_F0(RXE_RXMSG_VAL_F0),
        .RXE_RXMSG_VAL_F1(RXE_RXMSG_VAL_F1),
        .RXF_FULL_AT_MSG_BOUNDARY(RXF_FULL_AT_MSG_BOUNDARY),
        .RXF_FULL_AT_MSG_BOUNDARY_F1(RXF_FULL_AT_MSG_BOUNDARY_F1),
        .RXF_FULL_I_reg(ol_n_16),
        .RXF_FULL_I_reg_0(ol_n_183),
        .RXF_FULL_I_reg_1(ol_n_184),
        .RXMNF_SET(RXMNF_SET),
        .RXOK_FS3(RXOK_FS3),
        .RXWM_SET(RXWM_SET),
        .RXWM_SET_F1(RXWM_SET_F1),
        .RX_ADDR_M_CC_F1(RX_ADDR_M_CC_F1[10:1]),
        .S(ol_n_185),
        .\SINGLE_BIT.s_level_out_d4_reg (\ic/IC_REG_SR_PEE_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_0 (\ic/IC_REG_SR_BSFR_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_1 (\ic/IC_REG_ESR_F_CRCER_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_10 (\ic/IC_REG_ESR_BERR_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_11 (\ic/IC_REG_ESR_ACKER_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_12 (\ic/IC_REG_SR_SLEEP_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_13 (RXOK_FS2),
        .\SINGLE_BIT.s_level_out_d4_reg_14 (\ic/IC_REG_ISR_MSGLST_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_15 (\ic/IC_REG_ISR_MSGLST_FS2_F1 ),
        .\SINGLE_BIT.s_level_out_d4_reg_16 (\ic/IC_REG_ISR_MSGLST_FS2_TXE ),
        .\SINGLE_BIT.s_level_out_d4_reg_17 (\ic/IC_REG_ISR_BSOFF_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_18 (ol_n_316),
        .\SINGLE_BIT.s_level_out_d4_reg_2 (\ic/IC_REG_ESR_F_FMER_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_3 (\ic/IC_REG_ESR_F_STER_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_4 (\ic/IC_REG_ESR_F_BERR_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_5 (\ic/IC_SYNC_TSR_WEN_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_6 (\ic/IC_SYNC_ECR_WEN_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_7 (\ic/IC_REG_ESR_CRCER_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_8 (\ic/IC_REG_ESR_FMER_FS2 ),
        .\SINGLE_BIT.s_level_out_d4_reg_9 (\ic/IC_REG_ESR_STER_FS2 ),
        .\SINGLE_BIT.s_level_out_d6_reg (\ic/IC_REG_ISR_ARBLST_FS2 ),
        .\SINGLE_BIT.s_level_out_d6_reg_0 (\ic/IC_REG_ISR_TXOK_FS2 ),
        .SR(E_RST_I_reg),
        .SYNC_RST_TL(SYNC_RST_TL),
        .TDCV_CNT_REG_WEN(TDCV_CNT_REG_WEN),
        .TRR_REG_WRITE_PULSE(\ol_tbmm/TRR_REG_WRITE_PULSE ),
        .TRR_REG_WRITE_PULSE_reg(ol_n_139),
        .TS_RX_WDATA_F1({TS_RX_WDATA_F1[11],TS_RX_WDATA_F1[12],TS_RX_WDATA_F1[13],TS_RX_WDATA_F1[14],TS_RX_WDATA_F1[15],TS_RX_WDATA_F1[16],TS_RX_WDATA_F1[17],TS_RX_WDATA_F1[18],TS_RX_WDATA_F1[19],TS_RX_WDATA_F1[20],TS_RX_WDATA_F1[21],TS_RX_WDATA_F1[22],TS_RX_WDATA_F1[23],TS_RX_WDATA_F1[24],TS_RX_WDATA_F1[25],TS_RX_WDATA_F1[26],TS_RX_WDATA_F1[27],TS_RX_WDATA_F1[28],TS_RX_WDATA_F1[29],TS_RX_WDATA_F1[30],TS_RX_WDATA_F1[31]}),
        .TS_RX_WEN(TS_RX_WEN),
        .TS_RX_WEN_F1(TS_RX_WEN_F1),
        .TXCRS_SET(TXCRS_SET),
        .TXEWM_SET(TXEWM_SET),
        .TXE_BRAM_WEN(TXE_BRAM_WEN),
        .\TXE_DATA_TS_reg[7] (ol_n_157),
        .TXE_MSGVAL_D1(\ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D1 ),
        .TXE_MSGVAL_D2(\ol_tbmm/tx_event_fifo_cntl/TXE_MSGVAL_D2 ),
        .TXE_MSGVAL_FD1(\bsp/TXE_MSGVAL_FD1 ),
        .TXE_MSGVAL_FD2(\bsp/TXE_MSGVAL_FD2 ),
        .TXTRS_SET(TXTRS_SET),
        .ack_s_gate_toggle(\ol_rbmm/GEN_IMM.ol_imm/ack_s_gate_toggle ),
        .ack_s_gate_toggle_reg(ack_s_gate_toggle_i_1_n_0),
        .addr_location_incr_count_reg(TXE_BRAM_ADDR),
        .\addr_location_incr_count_reg[0]_0 (tl_n_133),
        .\addr_location_incr_count_reg[4] (TXE_TX_REN_D1_reg),
        .addr_location_incr_count_reg_0(addr_location_incr_count_i_1_n_0),
        .addr_location_incr_count_reg_0_sp_1(RX_ADDR_M_CC_F1[0]),
        .addra(addra),
        .addrb(addrb),
        .\arststages_ff_reg[1] (OL_FIFO_RST),
        .\arststages_ff_reg[1]_0 (ol_n_155),
        .can_clk(can_clk),
        .can_phy_rx(can_phy_rx),
        .can_phy_rx_0(ol_n_126),
        .dest_arst(\olglue/sync_tl_rst_n ),
        .dest_rst(dest_rst),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .host_req_reg(host_req_reg),
        .host_req_reg_0(host_req_reg_0),
        .\ic_reg_sr_tdcv_cdc_tig_reg[6] (IC_REG_SR_TDCV),
        .\ic_sync_ecr_cdc_tig_reg[0] ({IC_SYNC_ECR[0],IC_SYNC_ECR[1],IC_SYNC_ECR[2],IC_SYNC_ECR[3],IC_SYNC_ECR[4],IC_SYNC_ECR[5],IC_SYNC_ECR[6],IC_SYNC_ECR[7],IC_SYNC_ECR[8],IC_SYNC_ECR[9],IC_SYNC_ECR[10],IC_SYNC_ECR[11],IC_SYNC_ECR[12],IC_SYNC_ECR[13],IC_SYNC_ECR[14],IC_SYNC_ECR[15]}),
        .\id_for_match_cdc_tig_reg[0]_0 ({ID_FOR_MATCH[0],ID_FOR_MATCH[1],ID_FOR_MATCH[2],ID_FOR_MATCH[3],ID_FOR_MATCH[4],ID_FOR_MATCH[5],ID_FOR_MATCH[6],ID_FOR_MATCH[7],ID_FOR_MATCH[8],ID_FOR_MATCH[9],ID_FOR_MATCH[10],ID_FOR_MATCH[11],ID_FOR_MATCH[12],ID_FOR_MATCH[13],ID_FOR_MATCH[14],ID_FOR_MATCH[15],ID_FOR_MATCH[16],ID_FOR_MATCH[17],ID_FOR_MATCH[18],ID_FOR_MATCH[19],ID_FOR_MATCH[20],ID_FOR_MATCH[21],ID_FOR_MATCH[22],ID_FOR_MATCH[23],ID_FOR_MATCH[24],ID_FOR_MATCH[25],ID_FOR_MATCH[26],ID_FOR_MATCH[27],ID_FOR_MATCH[28],ID_FOR_MATCH[29],ID_FOR_MATCH[30],ID_FOR_MATCH[31]}),
        .imm_cs(\ol_rbmm/GEN_IMM.ol_imm/imm_cs ),
        .index_valid_sig(\ol_tbmm/index_valid_sig ),
        .invalidate_buffer_i(\ol_tbmm/invalidate_buffer_i ),
        .invalidate_buffer_reg(invalidate_buffer_i_1_n_0),
        .ip2bus_intrevent(ip2bus_intrevent),
        .out(\olglue/ID_MATCH_EN_FS ),
        .p_13_in({\ic/p_13_in [31:30],\ic/p_13_in [17:8],\ic/p_13_in [6:0]}),
        .p_14_in(\ic/p_14_in ),
        .postpone_flag_2(\ol_tbmm/ol_nrh/postpone_flag_2 ),
        .postpone_flag_2_reg(postpone_flag_2_i_1_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_arready(s_axi_arready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .src_arst(src_arst),
        .src_in(BUFFER_IS_READY),
        .sync_tl_rst_n_d2_reg(ol_n_156),
        .\syncstages_ff_reg[3] (Bus2IP_Reset),
        .\time_stamp_cnt_cdc_tig_reg[0] ({TIME_STAMP_CNT[0],TIME_STAMP_CNT[1],TIME_STAMP_CNT[2],TIME_STAMP_CNT[3],TIME_STAMP_CNT[4],TIME_STAMP_CNT[5],TIME_STAMP_CNT[6],TIME_STAMP_CNT[7],TIME_STAMP_CNT[8],TIME_STAMP_CNT[9],TIME_STAMP_CNT[10],TIME_STAMP_CNT[11],TIME_STAMP_CNT[12],TIME_STAMP_CNT[13],TIME_STAMP_CNT[14],TIME_STAMP_CNT[15]}),
        .trigger_next_round(\ol_tbmm/ol_tbs/trigger_next_round ),
        .\txe_id_data_i_reg[0] (\TXE_DLC_I_reg[0] ),
        .wea(wea),
        .winning_or_locked_index_cancel_req_reg(CANCEL_OR_INVALIDATE_BUFFER_OL2TL),
        .\wr_index_i_reg[1] (tl_n_134),
        .\wr_index_i_reg[1]_0 (tl_n_136),
        .\wr_index_i_reg[6] (\ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg ),
        .\wr_index_i_reg[6]_0 (tl_n_135),
        .\wr_index_i_reg[6]_1 (tl_n_137));
  LUT5 #(
    .INIT(32'h0C000800)) 
    postpone_flag_2_i_1
       (.I0(\ol_tbmm/TRR_REG_WRITE_PULSE ),
        .I1(\ol_tbmm/index_valid_sig ),
        .I2(MSG_ON_CAN_BUS_AXI_D1),
        .I3(BSP_IN_IFSPACE_OL),
        .I4(\ol_tbmm/ol_nrh/postpone_flag_2 ),
        .O(postpone_flag_2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sync_tl_rst_n_d1_i_1
       (.I0(\olglue/sync_tl_rst_n ),
        .O(SYNC_RST_TL));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_can_tl_top tl
       (.BIS_HSYNC_FLG_I(BIS_HSYNC_FLG_I),
        .BIS_HSYNC_FLG_I_reg(BIS_HSYNC_FLG_I_i_1_n_0),
        .BRS_EN_I_FLAG(\bsp/BRS_EN_I_FLAG ),
        .BSP_CRCERR_I_CANFD_FLG(\bsp/BSP_CRCERR_I_CANFD_FLG ),
        .BSP_CRCERR_I_CANFD_FLG0(\bsp/BSP_CRCERR_I_CANFD_FLG0 ),
        .BSP_CRCERR_I_CANFD_FLG_reg(BSP_CRCERR_I_CANFD_FLG_i_1_n_0),
        .BSP_CRCERR_I_CANFD__1(\bsp/BSP_CRCERR_I_CANFD__1 ),
        .BSP_CRCERR_I_CAN_FLG(\bsp/BSP_CRCERR_I_CAN_FLG ),
        .BSP_CRCERR_I_CAN_FLG0(\bsp/BSP_CRCERR_I_CAN_FLG0 ),
        .BSP_CRCERR_I_CAN_FLG_reg(BSP_CRCERR_I_CAN_FLG_i_1_n_0),
        .BSP_IC_ACK_ERROR_I_reg(BSP_IC_ACK_ERROR_I_i_1_n_0),
        .BSP_IC_BIT_ERROR_I_reg(BSP_IC_BIT_ERROR_I_i_1_n_0),
        .BSP_IC_CRC_ERROR_I_reg(BSP_IC_CRC_ERROR_I_i_1_n_0),
        .BSP_IC_FRM_ERROR_I_reg(BSP_IC_FRM_ERROR_I_i_1_n_0),
        .BSP_IC_F_BIT_ERROR_I_reg(BSP_IC_F_BIT_ERROR_I_i_1_n_0),
        .BSP_IC_F_CRC_ERROR_I_reg(BSP_IC_F_CRC_ERROR_I_i_1_n_0),
        .BSP_IC_F_FRM_ERROR_I_reg(BSP_IC_F_FRM_ERROR_I_i_1_n_0),
        .BSP_IC_F_STUFF_ERROR_I_reg(BSP_IC_F_STUFF_ERROR_I_i_1_n_0),
        .BSP_IC_STUFF_ERROR_I_reg(BSP_IC_STUFF_ERROR_I_i_1_n_0),
        .BSP_IDVALID_FD1(\bsp/BSP_IDVALID_FD1 ),
        .BSP_IDVALID_FD2(\bsp/BSP_IDVALID_FD2 ),
        .BSP_IN_EOF(BSP_IN_EOF),
        .BSP_IN_ID_STATE_D1(\bsp/BSP_IN_ID_STATE_D1 ),
        .BSP_IN_ID_STATE_I(\bsp/BSP_IN_ID_STATE_I ),
        .BSP_IN_IFSPACE(BSP_IN_IFSPACE),
        .BSP_TXBIT_D1_reg(tl_n_240),
        .BSP_TXBIT_D1_reg_0(BSP_TXBIT_D1_i_1_n_0),
        .BSP_TXBIT_FD(BSP_TXBIT_FD),
        .BSP_TXBIT_FD_reg(tl_n_80),
        .BSP_TXBIT_FD_reg_0(tl_n_224),
        .BSP_TXBIT_FD_reg_1(tl_n_228),
        .BSP_TXBIT_FD_reg_2(BSP_TXBIT_FD_i_1_n_0),
        .BSP_TXBIT_I(BSP_TXBIT_I),
        .BTL_NTQ_I({\btl/BTL_NTQ_I [6],\btl/BTL_NTQ_I [3],\btl/BTL_NTQ_I [0]}),
        .BTL_NTQ_I0_carry__0(tl_n_268),
        .BTL_RXBIT(BTL_RXBIT),
        .BTL_RXBIT_I_reg(tl_n_124),
        .BTL_RXBIT_I_reg_0(tl_n_241),
        .BTL_RXBIT_I_reg_1(BTL_RXBIT_I_i_1_n_0),
        .BTL_SAMP_EN(BTL_SAMP_EN),
        .BTL_SAMP_EN_FD1(BTL_SAMP_EN_FD1),
        .BTL_SAMP_EN_FD2(BTL_SAMP_EN_FD2),
        .CANCEL_CONFIRMED_TL2OL_I_reg(CANCEL_CONFIRMED_TL2OL_I_i_1_n_0),
        .CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .CAN_PHY_RX_D(\btl/CAN_PHY_RX_D ),
        .CAN_PHY_RX_I1(CAN_PHY_RX_I1),
        .CAN_PHY_RX_I_NEG_FLOP(CAN_PHY_RX_I_NEG_FLOP),
        .CAN_PHY_TX_LP(CAN_PHY_TX_LP),
        .CAN_PHY_TX_LP_reg(CAN_PHY_TX_LP_i_1_n_0),
        .CAN_PHY_TX_POS_FLOP_X2(\btl/CAN_PHY_TX_POS_FLOP_X2 ),
        .CAN_PHY_TX_POS_FLOP_X2135_out__0(\btl/CAN_PHY_TX_POS_FLOP_X2135_out__0 ),
        .CAN_PHY_TX_POS_FLOP_X2_reg(tl_n_81),
        .CAN_PHY_TX_POS_FLOP_X2_reg_0(CAN_PHY_TX_POS_FLOP_X2_i_1_n_0),
        .CAN_PHY_TX_POS_FLOP_reg(tl_n_82),
        .CAN_PHY_TX_POS_FLOP_reg_0(CAN_PHY_TX_POS_FLOP_i_1_n_0),
        .CLKM_EN(CLKM_EN),
        .CLKM_EN_D1(\timestamp/CLKM_EN_D1 ),
        .CO(\btl/CNTR_EQ_NTQ_I ),
        .D({TIME_STAMP_CNT[0],TIME_STAMP_CNT[1],TIME_STAMP_CNT[2],TIME_STAMP_CNT[3],TIME_STAMP_CNT[4],TIME_STAMP_CNT[5],TIME_STAMP_CNT[6],TIME_STAMP_CNT[7],TIME_STAMP_CNT[8],TIME_STAMP_CNT[9],TIME_STAMP_CNT[10],TIME_STAMP_CNT[11],TIME_STAMP_CNT[12],TIME_STAMP_CNT[13],TIME_STAMP_CNT[14],TIME_STAMP_CNT[15]}),
        .E(ID_MATCH_EN_i_1_n_0),
        .EMU_CTR_EVENT_I(EMU_CTR_EVENT_I),
        .EMU_CTR_FLG_I(\tlom/EMU_CTR_FLG_I ),
        .\EMU_OL_ECR_I_reg[0] ({IC_SYNC_ECR[0],IC_SYNC_ECR[1],IC_SYNC_ECR[2],IC_SYNC_ECR[3],IC_SYNC_ECR[4],IC_SYNC_ECR[5],IC_SYNC_ECR[6],IC_SYNC_ECR[7],IC_SYNC_ECR[8],IC_SYNC_ECR[9],IC_SYNC_ECR[10],IC_SYNC_ECR[11],IC_SYNC_ECR[12],IC_SYNC_ECR[13],IC_SYNC_ECR[14],IC_SYNC_ECR[15]}),
        .EMU_OL_ECR_WEN_I_reg(EMU_OL_ECR_WEN_I_i_1_n_0),
        .EMU_REC_ERRACT(EMU_REC_ERRACT),
        .\EMU_REC_I_reg[7] (\tlom/EMU_REC_GR7F ),
        .\EMU_REC_I_reg[7]_0 (tl_n_131),
        .ERR_ACKERRPASS_I(\bsp/ERR_ACKERRPASS_I ),
        .ERR_ACKERRPASS_I_reg(ERR_ACKERRPASS_I_i_2_n_0),
        .ERR_EXTERR_I__1(\bsp/ERR_EXTERR_I__1 ),
        .ERR_TXBERR_I_FD_F__3(\bsp/ERR_TXBERR_I_FD_F__3 ),
        .ERR_TXBERR_I_FD_SSP_EN_1_reg(tl_n_250),
        .HSYNC_FLG_I(\btl/HSYNC_FLG_I ),
        .HSYNC_FLG_I0(\btl/HSYNC_FLG_I0 ),
        .HSYNC_FLG_I_reg(HSYNC_FLG_I_i_1_n_0),
        .HSYNC_OCCR_I(\btl/HSYNC_OCCR_I ),
        .IC_REG_MSR_DAR(IC_REG_MSR_DAR),
        .IC_REG_MSR_DPEE_FS2_reg(tl_n_128),
        .IC_REG_MSR_LBACK(IC_REG_MSR_LBACK),
        .IC_REG_SBR_FS2_reg(tl_n_254),
        .IC_SYNC_ECR_WEN(IC_SYNC_ECR_WEN),
        .IC_SYNC_ESR_ACKER(IC_SYNC_ESR_ACKER),
        .IC_SYNC_ESR_BERR(IC_SYNC_ESR_BERR),
        .IC_SYNC_ESR_CRCER(IC_SYNC_ESR_CRCER),
        .IC_SYNC_ESR_FMER(IC_SYNC_ESR_FMER),
        .IC_SYNC_ESR_F_BERR(IC_SYNC_ESR_F_BERR),
        .IC_SYNC_ESR_F_CRCER(IC_SYNC_ESR_F_CRCER),
        .IC_SYNC_ESR_F_FMER(IC_SYNC_ESR_F_FMER),
        .IC_SYNC_ESR_F_STER(IC_SYNC_ESR_F_STER),
        .IC_SYNC_ESR_STER(IC_SYNC_ESR_STER),
        .IC_SYNC_ISR_ARBLST(IC_SYNC_ISR_ARBLST),
        .IC_SYNC_ISR_BSOFF(IC_SYNC_ISR_BSOFF),
        .IC_SYNC_ISR_MSGLST(IC_SYNC_ISR_MSGLST),
        .IC_SYNC_ISR_MSGLST_F1(IC_SYNC_ISR_MSGLST_F1),
        .IC_SYNC_ISR_MSGLST_F1_reg(IC_SYNC_ISR_MSGLST_F1_i_1_n_0),
        .IC_SYNC_ISR_MSGLST_reg(IC_SYNC_ISR_MSGLST_i_1__0_n_0),
        .IC_SYNC_ISR_RXOK(IC_SYNC_ISR_RXOK),
        .IC_SYNC_ISR_TXOK(IC_SYNC_ISR_TXOK),
        .IC_SYNC_SR_BIDLE(IC_SYNC_SR_BIDLE),
        .IC_SYNC_SR_BSFR(IC_SYNC_SR_BSFR),
        .IC_SYNC_SR_ERRWRN(IC_SYNC_SR_ERRWRN),
        .\IC_SYNC_SR_ESTAT_reg[1]_0 (IC_SYNC_SR_ESTAT),
        .IC_SYNC_SR_LBACK(IC_SYNC_SR_LBACK),
        .IC_SYNC_SR_PEE(IC_SYNC_SR_PEE),
        .IC_SYNC_SR_RSTST(IC_SYNC_SR_RSTST),
        .IC_SYNC_SR_SLEEP(IC_SYNC_SR_SLEEP),
        .IC_SYNC_TSR_WEN(IC_SYNC_TSR_WEN),
        .\ID_FOR_MATCH_reg[0] ({ID_FOR_MATCH[0],ID_FOR_MATCH[1],ID_FOR_MATCH[2],ID_FOR_MATCH[3],ID_FOR_MATCH[4],ID_FOR_MATCH[5],ID_FOR_MATCH[6],ID_FOR_MATCH[7],ID_FOR_MATCH[8],ID_FOR_MATCH[9],ID_FOR_MATCH[10],ID_FOR_MATCH[11],ID_FOR_MATCH[12],ID_FOR_MATCH[13],ID_FOR_MATCH[14],ID_FOR_MATCH[15],ID_FOR_MATCH[16],ID_FOR_MATCH[17],ID_FOR_MATCH[18],ID_FOR_MATCH[19],ID_FOR_MATCH[20],ID_FOR_MATCH[21],ID_FOR_MATCH[22],ID_FOR_MATCH[23],ID_FOR_MATCH[24],ID_FOR_MATCH[25],ID_FOR_MATCH[26],ID_FOR_MATCH[27],ID_FOR_MATCH[28],ID_FOR_MATCH[29],ID_FOR_MATCH[30],ID_FOR_MATCH[31]}),
        .ID_MATCH_EN(ID_MATCH_EN),
        .ID_MATCH_EN_reg(ID_MATCH_EN_i_2_n_0),
        .IFF6_EN_FS2(IFF6_EN_FS2),
        .IFF_EN_FS2(IFF_EN_FS2),
        .MATCH_RESULT_0_D1(\timestamp/MATCH_RESULT_0_D1 ),
        .MATCH_RESULT_1_D1(\timestamp/MATCH_RESULT_1_D1 ),
        .MATCH_RESULT_1_D11__21(\timestamp/MATCH_RESULT_1_D11__21 ),
        .MATCH_RESULT_FS2_D1(\timestamp/MATCH_RESULT_FS2_D1 ),
        .MATCH_RESULT_TO_BSP0(\timestamp/MATCH_RESULT_TO_BSP0 ),
        .\MEM_reg[3] (tl_n_270),
        .MSG_ON_CAN_BUS(MSG_ON_CAN_BUS),
        .MSG_ON_CAN_BUS_reg(MSG_ON_CAN_BUS_i_1_n_0),
        .MSR_SNOOP_FS2(MSR_SNOOP_FS2),
        .O(tl_n_71),
        .OL_RX_FIFO_FULL(OL_RX_FIFO_FULL),
        .OL_RX_FIFO_FULL_F1(OL_RX_FIFO_FULL_F1),
        .Q(\tlom/EMU_TEC_I_reg ),
        .RXE_BRS_I(\bsp/RXE_BRS_I ),
        .RXE_BRS_I_reg(RXE_BRS_I_i_1_n_0),
        .\RXE_COUNTER_I_reg[1] (tl_n_239),
        .\RXE_COUNTER_I_reg[5] (tl_n_234),
        .\RXE_DATA_STORED_AT_DLC_reg[0] (\RXE_DATA_STORED_AT_DLC_reg[0] ),
        .RXE_ESI_I_reg(tl_n_114),
        .RXE_ESI_I_reg_0(RXE_ESI_I_i_1_n_0),
        .RXE_FDF_I(\bsp/RXE_FDF_I ),
        .RXE_FDF_I_reg(RXE_FDF_I_i_1_n_0),
        .RXE_IC_RXOK_I_reg(RXE_IC_RXOK_I_i_1_n_0),
        .RXE_IDE_I(\bsp/RXE_IDE_I ),
        .RXE_IDE_I_reg(RXE_IDE_I_i_1_n_0),
        .RXE_MSGVAL_EARLY_F0(RXE_MSGVAL_EARLY_F0),
        .RXE_MSGVAL_EARLY_F0_reg(ol_n_184),
        .RXE_MSGVAL_EARLY_F1(RXE_MSGVAL_EARLY_F1),
        .RXE_MSGVAL_EARLY_F1_reg(ol_n_183),
        .RXE_MSGVAL_FD1(\bsp/RXE_MSGVAL_FD1 ),
        .RXE_MSGVAL_FD2(\bsp/RXE_MSGVAL_FD2 ),
        .RXE_PASSFLG_I(\bsp/RXE_PASSFLG_I ),
        .RXE_PASSFLG_I_reg(RXE_PASSFLG_I_i_2_n_0),
        .RXE_RTR_I(\bsp/RXE_RTR_I ),
        .RXE_RTR_I0(\bsp/RXE_RTR_I0 ),
        .RXE_RTR_I_reg(RXE_RTR_I_i_1_n_0),
        .RXE_RXFIFO_WEN_FD1(\bsp/RXE_RXFIFO_WEN_FD1 ),
        .RXE_RXFIFO_WEN_FD2(\bsp/RXE_RXFIFO_WEN_FD2 ),
        .RXE_RXMSG_INVAL_F0(RXE_RXMSG_INVAL_F0),
        .RXE_RXMSG_INVAL_F1(RXE_RXMSG_INVAL_F1),
        .RXE_RXMSG_VAL_F0(RXE_RXMSG_VAL_F0),
        .RXE_RXMSG_VAL_F0_reg(tl_n_134),
        .RXE_RXMSG_VAL_F0_reg_0(tl_n_135),
        .RXE_RXMSG_VAL_F1(RXE_RXMSG_VAL_F1),
        .RXE_RXMSG_VAL_F1_reg(tl_n_136),
        .RXE_RXMSG_VAL_F1_reg_0(tl_n_137),
        .\RXE_SREG_I_reg[24] ({RXE_DOUT[0],RXE_DOUT[1],RXE_DOUT[2],RXE_DOUT[3],RXE_DOUT[4],RXE_DOUT[5],RXE_DOUT[6],RXE_DOUT[7],RXE_DOUT[8],RXE_DOUT[9],RXE_DOUT[10],RXE_DOUT[11],RXE_DOUT[12],RXE_DOUT[13],RXE_DOUT[14],RXE_DOUT[15],RXE_DOUT[16],RXE_DOUT[17],RXE_DOUT[18],RXE_DOUT[19],RXE_DOUT[20],RXE_DOUT[21],RXE_DOUT[22],RXE_DOUT[23],RXE_DOUT[24],RXE_DOUT[25],RXE_DOUT[26],RXE_DOUT[27],RXE_DOUT[28],RXE_DOUT[29],RXE_DOUT[30],RXE_DOUT[31]}),
        .\RXE_SREG_I_reg[30] (tl_n_119),
        .RXF_FULL_AT_MSG_BOUNDARY(RXF_FULL_AT_MSG_BOUNDARY),
        .RXF_FULL_AT_MSG_BOUNDARY_F1(RXF_FULL_AT_MSG_BOUNDARY_F1),
        .RXF_FULL_AT_MSG_BOUNDARY_reg(RXF_FULL_AT_MSG_BOUNDARY_reg),
        .S(ol_n_185),
        .\SM_REG_I_reg[0] (tl_n_129),
        .\SM_REG_I_reg[0]_0 (CAN_PHY_RX_I_NEG_FLOP_X2_reg_n_0),
        .SM_STUFFBIT(SM_STUFFBIT),
        .SM_STUFFERR(SM_STUFFERR),
        .SR(tl_n_121),
        .SSP_BTL_TXBIT_I(\btl/SSP_BTL_TXBIT_I ),
        .SSP_BTL_TXBIT_I_reg(SSP_BTL_TXBIT_I_i_1_n_0),
        .SSP_RCVD_RXBIT(\btl/SSP_RCVD_RXBIT ),
        .SSP_RCVD_RXBIT_reg(SSP_RCVD_RXBIT_i_1_n_0),
        .SYNC_RST_TL(SYNC_RST_TL),
        .TDCV_CNT_REG_WEN(TDCV_CNT_REG_WEN),
        .TDCV_CNT_REG_WEN_reg(TDCV_CNT_REG_WEN_i_1_n_0),
        .\TDC_COUNTER_reg[6] (IC_REG_SR_TDCV),
        .TDC_SSP_SAMP_PT(\btl/tdc/TDC_SSP_SAMP_PT ),
        .\TIME_STAMP_CNT_CAPTURE_reg[15] (BSP_IN_ID_STATE),
        .TIME_STAMP_CNT_REG_WEN_reg(TIME_STAMP_CNT_REG_WEN_i_1_n_0),
        .TS_COUNTER_SW_RST_D2(\timestamp/TS_COUNTER_SW_RST_D2 ),
        .TS_RX_WDATA_F1({TS_RX_WDATA_F1[11],TS_RX_WDATA_F1[12],TS_RX_WDATA_F1[13],TS_RX_WDATA_F1[14],TS_RX_WDATA_F1[15],TS_RX_WDATA_F1[16],TS_RX_WDATA_F1[17],TS_RX_WDATA_F1[18],TS_RX_WDATA_F1[19],TS_RX_WDATA_F1[20],TS_RX_WDATA_F1[21],TS_RX_WDATA_F1[22],TS_RX_WDATA_F1[23],TS_RX_WDATA_F1[24],TS_RX_WDATA_F1[25],TS_RX_WDATA_F1[26],TS_RX_WDATA_F1[27],TS_RX_WDATA_F1[28],TS_RX_WDATA_F1[29],TS_RX_WDATA_F1[30],TS_RX_WDATA_F1[31]}),
        .TS_RX_WEN(TS_RX_WEN),
        .TS_RX_WEN_F1(TS_RX_WEN_F1),
        .TXE_BRAM_WEN(TXE_BRAM_WEN),
        .\TXE_DLC_I_reg[0] (\TXE_DLC_I_reg[0] ),
        .TXE_IC_ARBLSS_I(\bsp/TXE_IC_ARBLSS_I ),
        .TXE_IC_ARBLSS_I_reg(TXE_IC_ARBLSS_I_i_1_n_0),
        .TXE_IC_TXOK_I_reg(TXE_IC_TXOK_I_i_1_n_0),
        .TXE_MSGINVAL_I(\bsp/TXE_MSGINVAL_I ),
        .TXE_MSGVAL_D1_I_reg(tl_n_133),
        .TXE_MSGVAL_FD1(\bsp/TXE_MSGVAL_FD1 ),
        .TXE_MSGVAL_FD2(\bsp/TXE_MSGVAL_FD2 ),
        .TXE_PASSTX_I(\bsp/TXE_PASSTX_I ),
        .TXE_PASSTX_I_reg(TXE_PASSTX_I_i_1_n_0),
        .TXE_PREFETCH_FD(\bsp/TXE_PREFETCH_FD ),
        .TXE_PREFETCH_FD_reg(TXE_PREFETCH_FD_i_2_n_0),
        .TXE_TRNSMT_FLG_SET(\bsp/TXE_TRNSMT_FLG_SET ),
        .TXE_TRNSMT_FLG_reg(tl_n_93),
        .TXE_TRNSMT_FLG_reg_0(TXE_TRNSMT_FLG_i_2_n_0),
        .TXE_TXING15_out(TXE_TXING15_out),
        .TXE_TXING_reg(tl_n_97),
        .TXE_TXING_reg_0(tl_n_260),
        .TXE_TXING_reg_1(TXE_TXING_i_1_n_0),
        .TXE_TX_REN_D1(\bsp/TXE_TX_REN_D1 ),
        .TXE_TX_REN_D1_reg(TXE_TX_REN_D1_reg),
        .TXE_TX_REN_D1_reg_0(TXE_TX_REN_D1_i_1_n_0),
        .TXE_TX_REN_I(\bsp/TXE_TX_REN_I ),
        .TXING_BRS_EN_BTR(TXING_BRS_EN_BTR),
        .\addr_location_incr_count_reg[0] (ol_n_156),
        .can_clk(can_clk),
        .can_clk_x2(can_clk_x2),
        .dest_arst(\olglue/sync_tl_rst_n ),
        .dest_out(\bsp/CANCEL_BUFFER ),
        .ena(ena),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 ({ol_n_228,ol_n_229,ol_n_230,ol_n_231,ol_n_232,ol_n_233,ol_n_234,ol_n_235,ol_n_236,ol_n_237,ol_n_238}),
        .\ic_reg_f_brpr_cdc_tig_reg[7]_0 (tl_n_230),
        .\ic_reg_f_btr_sjw_cdc_tig_reg[0]_0 ({IC_REG_F_BTR_SJW[0],IC_REG_F_BTR_SJW[1],IC_REG_F_BTR_SJW[2],IC_REG_F_BTR_SJW[3]}),
        .\ic_reg_f_btr_sjw_cdc_tig_reg[3]_0 (OL_FIFO_RST),
        .\ic_reg_f_btr_ts1_cdc_tig_reg[0]_0 ({IC_REG_F_BTR_TS1[0],IC_REG_F_BTR_TS1[1],IC_REG_F_BTR_TS1[2],IC_REG_F_BTR_TS1[3],IC_REG_F_BTR_TS1[4]}),
        .\ic_reg_f_btr_ts2_cdc_tig_reg[0]_0 ({IC_REG_F_BTR_TS2[0],IC_REG_F_BTR_TS2[1],IC_REG_F_BTR_TS2[2],IC_REG_F_BTR_TS2[3]}),
        .\ic_reg_n_brpr_cdc_tig_reg[0]_0 ({IC_REG_BRPR[0],IC_REG_BRPR[1],IC_REG_BRPR[2],IC_REG_BRPR[3],IC_REG_BRPR[4],IC_REG_BRPR[5],IC_REG_BRPR[6],IC_REG_BRPR[7]}),
        .\ic_reg_n_btr_sjw_cdc_tig_reg[0]_0 ({IC_REG_N_BTR_SJW[0],IC_REG_N_BTR_SJW[1],IC_REG_N_BTR_SJW[2],IC_REG_N_BTR_SJW[3],IC_REG_N_BTR_SJW[4],IC_REG_N_BTR_SJW[5],IC_REG_N_BTR_SJW[6]}),
        .\ic_reg_n_btr_ts1_cdc_tig_reg[0]_0 ({IC_REG_N_BTR_TS1[0],IC_REG_N_BTR_TS1[1],IC_REG_N_BTR_TS1[2],IC_REG_N_BTR_TS1[3],IC_REG_N_BTR_TS1[4],IC_REG_N_BTR_TS1[5],IC_REG_N_BTR_TS1[6],IC_REG_N_BTR_TS1[7]}),
        .\ic_reg_n_btr_ts2_cdc_tig_reg[0]_0 ({IC_REG_N_BTR_TS2[0],IC_REG_N_BTR_TS2[1],IC_REG_N_BTR_TS2[2],IC_REG_N_BTR_TS2[3],IC_REG_N_BTR_TS2[4],IC_REG_N_BTR_TS2[5],IC_REG_N_BTR_TS2[6]}),
        .\ic_reg_n_btr_ts2_cdc_tig_reg[4]_0 ({tl_n_69,tl_n_70}),
        .\ic_reg_wmr_rxfp_cdc_tig_reg[0]_0 ({IC_REG_WMR_RXFP[0],IC_REG_WMR_RXFP[1],IC_REG_WMR_RXFP[2],IC_REG_WMR_RXFP[3],IC_REG_WMR_RXFP[4]}),
        .p_0_in26_in(\bsp/p_0_in26_in ),
        .p_0_in58_in(\bsp/p_0_in58_in ),
        .p_0_in61_in(\bsp/p_0_in61_in ),
        .p_1_in119_in(\bsp/p_1_in119_in ),
        .p_1_in25_in(\bsp/p_1_in25_in ),
        .p_1_in57_in(\bsp/p_1_in57_in ),
        .p_1_in62_in(\bsp/p_1_in62_in ),
        .p_78_in(\bsp/p_78_in ),
        .src_in(BUFFER_IS_READY),
        .\state_reg[0] (tl_n_120),
        .\state_reg[0]_0 (tl_n_248),
        .\state_reg[0]_1 (tl_n_258),
        .\state_reg[2] (tl_n_32),
        .\state_reg[2]_0 (tl_n_236),
        .\state_reg[4] (tl_n_225),
        .\state_reg[4]_0 (tl_n_232),
        .\state_reg[4]_1 (tl_n_244),
        .\state_reg[4]_2 (tl_n_246),
        .\state_reg[4]_3 (tl_n_251),
        .\syncstages_ff_reg[0] ({IC_REG_F_BRPR_TDC_EN,IC_REG_F_BRPR_TDCOFF[0],IC_REG_F_BRPR_TDCOFF[1],IC_REG_F_BRPR_TDCOFF[2],IC_REG_F_BRPR_TDCOFF[3],IC_REG_F_BRPR_TDCOFF[4],IC_REG_F_BRPR_TDCOFF[5],IC_REG_F_BRPR[0],IC_REG_F_BRPR[1],IC_REG_F_BRPR[2],IC_REG_F_BRPR[3],IC_REG_F_BRPR[4],IC_REG_F_BRPR[5],IC_REG_F_BRPR[6],IC_REG_F_BRPR[7]}),
        .\syncstages_ff_reg[0][4] (MATCHED_FILTER_INDEX),
        .\syncstages_ff_reg[0]_0 (IC_REG_MSR_SLEEP),
        .\syncstages_ff_reg[0]_1 (IC_REG_MSR_SNOOP),
        .\syncstages_ff_reg[0]_2 ({IC_REG_IFF_EN[5],IC_REG_IFF_EN[6],IC_REG_IFF_EN[7]}),
        .\syncstages_ff_reg[0]_3 (IC_REG_MSR_DPEE),
        .\syncstages_ff_reg[0]_4 (IC_REG_SBR),
        .\syncstages_ff_reg[0]_5 (IC_REG_MSR_BRSD),
        .\syncstages_ff_reg[0]_6 (IC_TIMESTAMP_RST),
        .\syncstages_ff_reg[0]_7 (IC_SYNC_ECR_ACK),
        .\syncstages_ff_reg[0]_8 (MATCH_RESULT),
        .\syncstages_ff_reg[0]_9 (CANCEL_OR_INVALIDATE_BUFFER_OL2TL),
        .\wr_index_i_reg[6] (\ol_rbmm/GEN_FIFO_CNTL.rxmsg_fifo_cntl/wr_index_i_reg ),
        .\wr_index_i_reg[6]_0 (\ol_rbmm/GEN_FIFO_1_CNTL.rxmsg_fifo_cntl_1/wr_index_i_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync
   (\SINGLE_BIT.s_level_out_d2_reg_0 ,
    SR,
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ,
    can_clk,
    DAR_ENABLED_FS2_D1,
    dest_arst);
  output \SINGLE_BIT.s_level_out_d2_reg_0 ;
  input [0:0]SR;
  input \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  input can_clk;
  input DAR_ENABLED_FS2_D1;
  input dest_arst;

  wire DAR_ENABLED_FS2_D1;
  wire \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  wire \SINGLE_BIT.s_level_out_d2_reg_0 ;
  wire [0:0]SR;
  wire can_clk;
  wire dest_arst;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT3 #(
    .INIT(8'h10)) 
    transmit_mode_d1_i_1
       (.I0(s_level_out_d2),
        .I1(DAR_ENABLED_FS2_D1),
        .I2(dest_arst),
        .O(\SINGLE_BIT.s_level_out_d2_reg_0 ));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync_5
   (out,
    SR,
    IC_REG_MSR_DAR,
    can_clk);
  output out;
  input [0:0]SR;
  input IC_REG_MSR_DAR;
  input can_clk;

  wire IC_REG_MSR_DAR;
  wire [0:0]SR;
  wire can_clk;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(IC_REG_MSR_DAR),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized0
   (D,
    SR,
    Q,
    can_clk);
  output [5:0]D;
  input [0:0]SR;
  input [5:0]Q;
  input can_clk;

  wire [5:0]Q;
  wire [0:0]SR;
  wire can_clk;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign D[5:0] = s_level_out_bus_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized1
   (D,
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ,
    wr_index_i_reg,
    s_axi_aclk,
    Q);
  output [5:0]D;
  input \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ;
  input [0:0]wr_index_i_reg;
  input s_axi_aclk;
  input [4:0]Q;

  wire \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ;
  wire [4:0]Q;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire [0:0]wr_index_i_reg;

  assign D[5:0] = s_level_out_bus_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_i_reg),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2
   (D,
    SR,
    Q,
    can_clk);
  output [6:0]D;
  input [0:0]SR;
  input [6:0]Q;
  input can_clk;

  wire [6:0]Q;
  wire [0:0]SR;
  wire can_clk;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign D[6:0] = s_level_out_bus_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized2_8
   (D,
    SR,
    Q,
    can_clk);
  output [6:0]D;
  input [0:0]SR;
  input [6:0]Q;
  input can_clk;

  wire [6:0]Q;
  wire [0:0]SR;
  wire can_clk;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign D[6:0] = s_level_out_bus_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(can_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3
   (D,
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ,
    wr_index_i_reg,
    s_axi_aclk,
    Q);
  output [6:0]D;
  input \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ;
  input [0:0]wr_index_i_reg;
  input s_axi_aclk;
  input [5:0]Q;

  wire \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ;
  wire [5:0]Q;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire [0:0]wr_index_i_reg;

  assign D[6:0] = s_level_out_bus_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_i_reg),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized3_9
   (D,
    \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ,
    wr_index_i_reg,
    s_axi_aclk,
    Q);
  output [6:0]D;
  input \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ;
  input [0:0]wr_index_i_reg;
  input s_axi_aclk;
  input [5:0]Q;

  wire \MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ;
  wire [5:0]Q;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [6:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire [0:0]wr_index_i_reg;

  assign D[6:0] = s_level_out_bus_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_index_i_reg),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\MULTI_BIT.s_level_out_bus_d5_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ,
    BSP_IN_EOF,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  input BSP_IN_EOF;
  input s_axi_aclk;

  wire BSP_IN_EOF;
  wire \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BSP_IN_EOF),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_0
   (out,
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ,
    BSP_IN_IFSPACE,
    s_axi_aclk);
  output out;
  input \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  input BSP_IN_IFSPACE;
  input s_axi_aclk;

  wire BSP_IN_IFSPACE;
  wire \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BSP_IN_IFSPACE),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_1
   (out,
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ,
    CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL,
    s_axi_aclk);
  output out;
  input \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  input CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  input s_axi_aclk;

  wire CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL;
  wire \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CANCEL_OR_INVALIDATE_CONFIRMED_TL2OL),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_10
   (out,
    IC_REG_ESR_ACKER_FS3_reg,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_ACKER,
    s_axi_aclk,
    IC_REG_ESR_ACKER_FS3,
    IC_REG_ESR_FMER_FS3,
    IC_REG_ISR_ERROR_I_i_2,
    IC_REG_ISR_ERROR_I_i_2_0,
    IC_REG_ISR_ERROR_I_i_2_1);
  output out;
  output IC_REG_ESR_ACKER_FS3_reg;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_ACKER;
  input s_axi_aclk;
  input IC_REG_ESR_ACKER_FS3;
  input IC_REG_ESR_FMER_FS3;
  input IC_REG_ISR_ERROR_I_i_2;
  input IC_REG_ISR_ERROR_I_i_2_0;
  input IC_REG_ISR_ERROR_I_i_2_1;

  wire IC_REG_ESR_ACKER_FS3;
  wire IC_REG_ESR_ACKER_FS3_reg;
  wire IC_REG_ESR_FMER_FS3;
  wire IC_REG_ISR_ERROR_I_i_2;
  wire IC_REG_ISR_ERROR_I_i_2_0;
  wire IC_REG_ISR_ERROR_I_i_2_1;
  wire IC_SYNC_ESR_ACKER;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    IC_REG_ISR_ERROR_I_i_4
       (.I0(IC_REG_ESR_ACKER_FS3),
        .I1(s_level_out_d4),
        .I2(IC_REG_ESR_FMER_FS3),
        .I3(IC_REG_ISR_ERROR_I_i_2),
        .I4(IC_REG_ISR_ERROR_I_i_2_0),
        .I5(IC_REG_ISR_ERROR_I_i_2_1),
        .O(IC_REG_ESR_ACKER_FS3_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_ACKER),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_11
   (out,
    IC_REG_ESR_BERR_FS3_reg,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_BERR,
    s_axi_aclk,
    IC_REG_ESR_BERR_FS3);
  output out;
  output IC_REG_ESR_BERR_FS3_reg;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_BERR;
  input s_axi_aclk;
  input IC_REG_ESR_BERR_FS3;

  wire IC_REG_ESR_BERR_FS3;
  wire IC_REG_ESR_BERR_FS3_reg;
  wire IC_SYNC_ESR_BERR;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT2 #(
    .INIT(4'h6)) 
    IC_REG_ISR_ERROR_I_i_6
       (.I0(IC_REG_ESR_BERR_FS3),
        .I1(s_level_out_d4),
        .O(IC_REG_ESR_BERR_FS3_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_BERR),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_12
   (out,
    IC_REG_SR_BIDLE_I0,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_SR_BIDLE,
    s_axi_aclk,
    IC_REG_SR_BIDLE_I_reg);
  output out;
  output IC_REG_SR_BIDLE_I0;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_SR_BIDLE;
  input s_axi_aclk;
  input IC_REG_SR_BIDLE_I_reg;

  wire IC_REG_SR_BIDLE_I0;
  wire IC_REG_SR_BIDLE_I_reg;
  wire IC_SYNC_SR_BIDLE;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT2 #(
    .INIT(4'h2)) 
    IC_REG_SR_BIDLE_I_i_1
       (.I0(s_level_out_d4),
        .I1(IC_REG_SR_BIDLE_I_reg),
        .O(IC_REG_SR_BIDLE_I0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_SR_BIDLE),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_13
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_SR_BSFR,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_SR_BSFR;
  input s_axi_aclk;

  wire IC_SYNC_SR_BSFR;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_SR_BSFR),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_14
   (out,
    IC_REG_ISR_BSOFF_FS3_reg,
    D,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ISR_BSOFF,
    s_axi_aclk,
    IC_REG_ISR_BSOFF_FS3,
    s_axi_wdata,
    IC_REG_MSR_SLEEP_I077_out,
    p_3_in,
    \IC_REG_SR_ESTAT_I_reg[1] ,
    \IC_REG_SR_ESTAT_I_reg[1]_0 );
  output out;
  output IC_REG_ISR_BSOFF_FS3_reg;
  output [0:0]D;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ISR_BSOFF;
  input s_axi_aclk;
  input IC_REG_ISR_BSOFF_FS3;
  input [0:0]s_axi_wdata;
  input IC_REG_MSR_SLEEP_I077_out;
  input [0:0]p_3_in;
  input \IC_REG_SR_ESTAT_I_reg[1] ;
  input [0:0]\IC_REG_SR_ESTAT_I_reg[1]_0 ;

  wire [0:0]D;
  wire IC_REG_ISR_BSOFF_FS3;
  wire IC_REG_ISR_BSOFF_FS3_reg;
  wire IC_REG_MSR_SLEEP_I077_out;
  wire \IC_REG_SR_ESTAT_I_reg[1] ;
  wire [0:0]\IC_REG_SR_ESTAT_I_reg[1]_0 ;
  wire IC_SYNC_ISR_BSOFF;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  wire [0:0]p_3_in;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT6 #(
    .INIT(64'h00000000FF55C000)) 
    IC_REG_MSR_SBR_I_i_1
       (.I0(IC_REG_ISR_BSOFF_FS3),
        .I1(s_axi_wdata),
        .I2(IC_REG_MSR_SLEEP_I077_out),
        .I3(s_level_out_d4),
        .I4(p_3_in),
        .I5(\SINGLE_BIT.s_level_out_d6_reg_0 ),
        .O(IC_REG_ISR_BSOFF_FS3_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    \IC_REG_SR_ESTAT_I[1]_i_1 
       (.I0(s_level_out_d4),
        .I1(\IC_REG_SR_ESTAT_I_reg[1] ),
        .I2(\IC_REG_SR_ESTAT_I_reg[1]_0 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_BSOFF),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_15
   (out,
    \SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_CRCER,
    s_axi_aclk,
    IC_REG_ISR_ERROR_I_reg,
    IC_REG_ISR_ERROR_I_reg_0,
    IC_REG_ESR_STER_FS3,
    IC_REG_ISR_ERROR_I_reg_1,
    IC_REG_ESR_F_FMER_FS3,
    IC_REG_ESR_CRCER_FS3,
    IC_REG_ESR_F_BERR_FS3,
    IC_REG_ISR_ERROR_I_i_2_0,
    IC_REG_ESR_F_CRCER_FS3,
    IC_REG_ISR_ERROR_I_i_2_1);
  output out;
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_CRCER;
  input s_axi_aclk;
  input IC_REG_ISR_ERROR_I_reg;
  input IC_REG_ISR_ERROR_I_reg_0;
  input IC_REG_ESR_STER_FS3;
  input IC_REG_ISR_ERROR_I_reg_1;
  input IC_REG_ESR_F_FMER_FS3;
  input IC_REG_ESR_CRCER_FS3;
  input IC_REG_ESR_F_BERR_FS3;
  input IC_REG_ISR_ERROR_I_i_2_0;
  input IC_REG_ESR_F_CRCER_FS3;
  input IC_REG_ISR_ERROR_I_i_2_1;

  wire IC_REG_ESR_CRCER_FS3;
  wire IC_REG_ESR_F_BERR_FS3;
  wire IC_REG_ESR_F_CRCER_FS3;
  wire IC_REG_ESR_F_FMER_FS3;
  wire IC_REG_ESR_STER_FS3;
  wire IC_REG_ISR_ERROR_I_i_2_0;
  wire IC_REG_ISR_ERROR_I_i_2_1;
  wire IC_REG_ISR_ERROR_I_i_3_n_0;
  wire IC_REG_ISR_ERROR_I_reg;
  wire IC_REG_ISR_ERROR_I_reg_0;
  wire IC_REG_ISR_ERROR_I_reg_1;
  wire IC_SYNC_ESR_CRCER;
  wire \SINGLE_BIT.s_level_out_d4_reg_0 ;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    IC_REG_ISR_ERROR_I_i_2
       (.I0(IC_REG_ISR_ERROR_I_i_3_n_0),
        .I1(IC_REG_ISR_ERROR_I_reg),
        .I2(IC_REG_ISR_ERROR_I_reg_0),
        .I3(IC_REG_ESR_STER_FS3),
        .I4(IC_REG_ISR_ERROR_I_reg_1),
        .I5(IC_REG_ESR_F_FMER_FS3),
        .O(\SINGLE_BIT.s_level_out_d4_reg_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    IC_REG_ISR_ERROR_I_i_3
       (.I0(s_level_out_d4),
        .I1(IC_REG_ESR_CRCER_FS3),
        .I2(IC_REG_ESR_F_BERR_FS3),
        .I3(IC_REG_ISR_ERROR_I_i_2_0),
        .I4(IC_REG_ESR_F_CRCER_FS3),
        .I5(IC_REG_ISR_ERROR_I_i_2_1),
        .O(IC_REG_ISR_ERROR_I_i_3_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_CRCER),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_16
   (out,
    IC_SYNC_ECR_ACK_I_reg,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ECR_WEN,
    s_axi_aclk,
    IC_SYNC_ECR_ACK_I_reg_0,
    IC_SYNC_ECR_WEN_FS3,
    IC_SYNC_ECR_ACK_I_reg_1);
  output out;
  output IC_SYNC_ECR_ACK_I_reg;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ECR_WEN;
  input s_axi_aclk;
  input IC_SYNC_ECR_ACK_I_reg_0;
  input IC_SYNC_ECR_WEN_FS3;
  input IC_SYNC_ECR_ACK_I_reg_1;

  wire IC_SYNC_ECR_ACK_I_reg;
  wire IC_SYNC_ECR_ACK_I_reg_0;
  wire IC_SYNC_ECR_ACK_I_reg_1;
  wire IC_SYNC_ECR_WEN;
  wire IC_SYNC_ECR_WEN_FS3;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT5 #(
    .INIT(32'h00009600)) 
    IC_SYNC_ECR_ACK_I_i_1
       (.I0(IC_SYNC_ECR_ACK_I_reg_0),
        .I1(IC_SYNC_ECR_WEN_FS3),
        .I2(s_level_out_d4),
        .I3(IC_SYNC_ECR_ACK_I_reg_1),
        .I4(\SINGLE_BIT.s_level_out_d6_reg_0 ),
        .O(IC_SYNC_ECR_ACK_I_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ECR_WEN),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_17
   (IC_REG_SR_ERRWRN_I0,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_SR_ERRWRN,
    s_axi_aclk,
    out,
    IC_REG_SR_ERRWRN_I_reg);
  output IC_REG_SR_ERRWRN_I0;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_SR_ERRWRN;
  input s_axi_aclk;
  input out;
  input IC_REG_SR_ERRWRN_I_reg;

  wire IC_REG_SR_ERRWRN_I0;
  wire IC_REG_SR_ERRWRN_I_reg;
  wire IC_SYNC_SR_ERRWRN;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  wire out;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  LUT3 #(
    .INIT(8'h02)) 
    IC_REG_SR_ERRWRN_I_i_1
       (.I0(s_level_out_d4),
        .I1(out),
        .I2(IC_REG_SR_ERRWRN_I_reg),
        .O(IC_REG_SR_ERRWRN_I0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_SR_ERRWRN),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_18
   (out,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_FMER,
    s_axi_aclk);
  output out;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_FMER;
  input s_axi_aclk;

  wire IC_SYNC_ESR_FMER;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_FMER),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_19
   (out,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_F_BERR,
    s_axi_aclk);
  output out;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_F_BERR;
  input s_axi_aclk;

  wire IC_SYNC_ESR_F_BERR;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_F_BERR),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_2
   (out,
    ID_MATCH_EN_FS_D1_reg,
    ID_MATCH_EN_OL,
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ,
    ID_MATCH_EN,
    s_axi_aclk,
    ID_MATCH_EN_FS_D1,
    RXMNF_SET);
  output out;
  output ID_MATCH_EN_FS_D1_reg;
  output ID_MATCH_EN_OL;
  input \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  input ID_MATCH_EN;
  input s_axi_aclk;
  input ID_MATCH_EN_FS_D1;
  input RXMNF_SET;

  wire ID_MATCH_EN;
  wire ID_MATCH_EN_FS_D1;
  wire ID_MATCH_EN_FS_D1_reg;
  wire ID_MATCH_EN_OL;
  wire RXMNF_SET;
  wire \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT4 #(
    .INIT(16'hFFF6)) 
    \FSM_sequential_imm_cs[1]_i_5 
       (.I0(ID_MATCH_EN_FS_D1),
        .I1(s_level_out_d4),
        .I2(RXMNF_SET),
        .I3(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ),
        .O(ID_MATCH_EN_FS_D1_reg));
  LUT2 #(
    .INIT(4'h6)) 
    ID_MATCH_EN_D1_i_1
       (.I0(s_level_out_d4),
        .I1(ID_MATCH_EN_FS_D1),
        .O(ID_MATCH_EN_OL));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ID_MATCH_EN),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_20
   (out,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_F_CRCER,
    s_axi_aclk);
  output out;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_F_CRCER;
  input s_axi_aclk;

  wire IC_SYNC_ESR_F_CRCER;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_F_CRCER),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_21
   (out,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_F_FMER,
    s_axi_aclk);
  output out;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_F_FMER;
  input s_axi_aclk;

  wire IC_SYNC_ESR_F_FMER;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_F_FMER),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_22
   (out,
    IC_REG_ESR_F_STER_FS3_reg,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_F_STER,
    s_axi_aclk,
    IC_REG_ESR_F_STER_FS3);
  output out;
  output IC_REG_ESR_F_STER_FS3_reg;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_F_STER;
  input s_axi_aclk;
  input IC_REG_ESR_F_STER_FS3;

  wire IC_REG_ESR_F_STER_FS3;
  wire IC_REG_ESR_F_STER_FS3_reg;
  wire IC_SYNC_ESR_F_STER;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT2 #(
    .INIT(4'h6)) 
    IC_REG_ISR_ERROR_I_i_5
       (.I0(IC_REG_ESR_F_STER_FS3),
        .I1(s_level_out_d4),
        .O(IC_REG_ESR_F_STER_FS3_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_F_STER),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_23
   (out,
    IC_REG_SR_LBACK_I0,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_SR_LBACK,
    s_axi_aclk,
    IC_REG_SR_LBACK_I_reg);
  output out;
  output IC_REG_SR_LBACK_I0;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_SR_LBACK;
  input s_axi_aclk;
  input IC_REG_SR_LBACK_I_reg;

  wire IC_REG_SR_LBACK_I0;
  wire IC_REG_SR_LBACK_I_reg;
  wire IC_SYNC_SR_LBACK;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT2 #(
    .INIT(4'h2)) 
    IC_REG_SR_LBACK_I_i_1
       (.I0(s_level_out_d4),
        .I1(IC_REG_SR_LBACK_I_reg),
        .O(IC_REG_SR_LBACK_I0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_SR_LBACK),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_24
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ISR_MSGLST,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ISR_MSGLST;
  input s_axi_aclk;

  wire IC_SYNC_ISR_MSGLST;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_MSGLST),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_25
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ISR_MSGLST_F1,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ISR_MSGLST_F1;
  input s_axi_aclk;

  wire IC_SYNC_ISR_MSGLST_F1;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_MSGLST_F1),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_26
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ISR_MSGLST_TXE,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ISR_MSGLST_TXE;
  input s_axi_aclk;

  wire IC_SYNC_ISR_MSGLST_TXE;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_MSGLST_TXE),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_27
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_SR_PEE,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_SR_PEE;
  input s_axi_aclk;

  wire IC_SYNC_SR_PEE;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_SR_PEE),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_28
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ISR_RXOK,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ISR_RXOK;
  input s_axi_aclk;

  wire IC_SYNC_ISR_RXOK;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_RXOK),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_29
   (out,
    E_RST_I_reg,
    IC_REG_SR_NORMAL_I0,
    IC_REG_SR_SLEEP_I0,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_SR_SLEEP,
    s_axi_aclk,
    s_axi_wdata,
    IC_REG_MSR_SLEEP_I077_out,
    IC_REG_MSR_SLEEP_I_reg,
    IC_REG_SR_SLEEP_FS3,
    IC_REG_SR_NORMAL_I_reg,
    IC_REG_SR_NORMAL_I_reg_0);
  output out;
  output E_RST_I_reg;
  output IC_REG_SR_NORMAL_I0;
  output IC_REG_SR_SLEEP_I0;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_SR_SLEEP;
  input s_axi_aclk;
  input [0:0]s_axi_wdata;
  input IC_REG_MSR_SLEEP_I077_out;
  input IC_REG_MSR_SLEEP_I_reg;
  input IC_REG_SR_SLEEP_FS3;
  input IC_REG_SR_NORMAL_I_reg;
  input IC_REG_SR_NORMAL_I_reg_0;

  wire E_RST_I_reg;
  wire IC_REG_MSR_SLEEP_I077_out;
  wire IC_REG_MSR_SLEEP_I_reg;
  wire IC_REG_SR_NORMAL_I0;
  wire IC_REG_SR_NORMAL_I_reg;
  wire IC_REG_SR_NORMAL_I_reg_0;
  wire IC_REG_SR_SLEEP_FS3;
  wire IC_REG_SR_SLEEP_I0;
  wire IC_SYNC_SR_SLEEP;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT6 #(
    .INIT(64'h4540000045404540)) 
    IC_REG_MSR_SLEEP_I_i_1
       (.I0(\SINGLE_BIT.s_level_out_d6_reg_0 ),
        .I1(s_axi_wdata),
        .I2(IC_REG_MSR_SLEEP_I077_out),
        .I3(IC_REG_MSR_SLEEP_I_reg),
        .I4(s_level_out_d4),
        .I5(IC_REG_SR_SLEEP_FS3),
        .O(E_RST_I_reg));
  LUT3 #(
    .INIT(8'h01)) 
    IC_REG_SR_NORMAL_I_i_1
       (.I0(s_level_out_d4),
        .I1(IC_REG_SR_NORMAL_I_reg),
        .I2(IC_REG_SR_NORMAL_I_reg_0),
        .O(IC_REG_SR_NORMAL_I0));
  LUT3 #(
    .INIT(8'h02)) 
    IC_REG_SR_SLEEP_I_i_1
       (.I0(s_level_out_d4),
        .I1(IC_REG_SR_NORMAL_I_reg),
        .I2(IC_REG_SR_NORMAL_I_reg_0),
        .O(IC_REG_SR_SLEEP_I0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_SR_SLEEP),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_3
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    MSG_ON_CAN_BUS_AXI_reg,
    \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ,
    MSG_ON_CAN_BUS,
    s_axi_aclk,
    MSG_ON_CAN_BUS_AXI,
    MSG_ON_CAN_BUS_OL_D1,
    out);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  output MSG_ON_CAN_BUS_AXI_reg;
  input \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  input MSG_ON_CAN_BUS;
  input s_axi_aclk;
  input MSG_ON_CAN_BUS_AXI;
  input MSG_ON_CAN_BUS_OL_D1;
  input out;

  wire MSG_ON_CAN_BUS;
  wire MSG_ON_CAN_BUS_AXI;
  wire MSG_ON_CAN_BUS_AXI_reg;
  wire MSG_ON_CAN_BUS_OL_D1;
  wire \SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  wire out;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  LUT5 #(
    .INIT(32'h000000B0)) 
    MSG_ON_CAN_BUS_AXI_i_1
       (.I0(MSG_ON_CAN_BUS_AXI),
        .I1(MSG_ON_CAN_BUS_OL_D1),
        .I2(s_level_out_d4),
        .I3(out),
        .I4(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ),
        .O(MSG_ON_CAN_BUS_AXI_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(MSG_ON_CAN_BUS),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_30
   (out,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_ESR_STER,
    s_axi_aclk);
  output out;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_ESR_STER;
  input s_axi_aclk;

  wire IC_SYNC_ESR_STER;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ESR_STER),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_31
   (out,
    E,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    TDCV_CNT_REG_WEN,
    s_axi_aclk,
    TDCV_CNT_REG_WEN_FS3,
    \IC_REG_SR_TDCV_I_reg[0] );
  output out;
  output [0:0]E;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input TDCV_CNT_REG_WEN;
  input s_axi_aclk;
  input TDCV_CNT_REG_WEN_FS3;
  input \IC_REG_SR_TDCV_I_reg[0] ;

  wire [0:0]E;
  wire \IC_REG_SR_TDCV_I_reg[0] ;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  wire TDCV_CNT_REG_WEN;
  wire TDCV_CNT_REG_WEN_FS3;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT3 #(
    .INIT(8'h48)) 
    \IC_REG_SR_TDCV_I[6]_i_1 
       (.I0(TDCV_CNT_REG_WEN_FS3),
        .I1(\IC_REG_SR_TDCV_I_reg[0] ),
        .I2(s_level_out_d4),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(TDCV_CNT_REG_WEN),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized4_32
   (\SINGLE_BIT.s_level_out_d4_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_TSR_WEN,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d4_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_TSR_WEN;
  input s_axi_aclk;

  wire IC_SYNC_TSR_WEN;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d4_reg_0  = s_level_out_d4;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_TSR_WEN),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized5
   (out,
    IC_REG_SR_BBSY_I0,
    \SINGLE_BIT.s_level_out_d6_reg_0 ,
    IC_SYNC_SR_RSTST,
    s_axi_aclk,
    IC_REG_SR_BBSY_I_reg);
  output out;
  output IC_REG_SR_BBSY_I0;
  input \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input IC_SYNC_SR_RSTST;
  input s_axi_aclk;
  input IC_REG_SR_BBSY_I_reg;

  wire IC_REG_SR_BBSY_I0;
  wire IC_REG_SR_BBSY_I_reg;
  wire IC_SYNC_SR_RSTST;
  wire \SINGLE_BIT.s_level_out_d6_reg_0 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign out = s_level_out_d4;
  LUT2 #(
    .INIT(4'h1)) 
    IC_REG_SR_BBSY_I_i_1
       (.I0(s_level_out_d4),
        .I1(IC_REG_SR_BBSY_I_reg),
        .O(IC_REG_SR_BBSY_I0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_SR_RSTST),
        .Q(s_level_out_d1_cdc_to),
        .S(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .S(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .S(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .S(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .S(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDSE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .S(\SINGLE_BIT.s_level_out_d6_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized6
   (D,
    \MULTI_BIT.s_level_out_bus_d4_reg[0]_0 ,
    out,
    \IC_REG_SR_ESTAT_I_reg[0] ,
    \MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ,
    \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0 ,
    s_axi_aclk);
  output [0:0]D;
  output [0:0]\MULTI_BIT.s_level_out_bus_d4_reg[0]_0 ;
  input out;
  input \IC_REG_SR_ESTAT_I_reg[0] ;
  input \MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ;
  input [0:0]\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  input s_axi_aclk;

  wire \IC_REG_SR_ESTAT_I_reg[0] ;
  wire [0:0]\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0 ;
  wire [0:0]\MULTI_BIT.s_level_out_bus_d4_reg[0]_0 ;
  wire \MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ;
  wire out;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign D[0] = s_level_out_bus_d4[1];
  LUT3 #(
    .INIT(8'h02)) 
    \IC_REG_SR_ESTAT_I[0]_i_1 
       (.I0(s_level_out_bus_d4[0]),
        .I1(out),
        .I2(\IC_REG_SR_ESTAT_I_reg[0] ),
        .O(\MULTI_BIT.s_level_out_bus_d4_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]_0 ),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\MULTI_BIT.s_level_out_bus_d4_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7
   (\SINGLE_BIT.s_level_out_d6_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_1 ,
    IC_SYNC_ISR_ARBLST,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_1 ;
  input IC_SYNC_ISR_ARBLST;
  input s_axi_aclk;

  wire IC_SYNC_ISR_ARBLST;
  wire \SINGLE_BIT.s_level_out_d6_reg_1 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d6_reg_0  = s_level_out_d6;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_ARBLST),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

(* ORIG_REF_NAME = "canfd_v2_0_1_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_cdc_sync__parameterized7_33
   (\SINGLE_BIT.s_level_out_d6_reg_0 ,
    \SINGLE_BIT.s_level_out_d6_reg_1 ,
    IC_SYNC_ISR_TXOK,
    s_axi_aclk);
  output \SINGLE_BIT.s_level_out_d6_reg_0 ;
  input \SINGLE_BIT.s_level_out_d6_reg_1 ;
  input IC_SYNC_ISR_TXOK;
  input s_axi_aclk;

  wire IC_SYNC_ISR_TXOK;
  wire \SINGLE_BIT.s_level_out_d6_reg_1 ;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;

  assign \SINGLE_BIT.s_level_out_d6_reg_0  = s_level_out_d6;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IC_SYNC_ISR_TXOK),
        .Q(s_level_out_d1_cdc_to),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(\SINGLE_BIT.s_level_out_d6_reg_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_slave_attachment
   (bus2ip_rnw_i_reg_0,
    Bus2IP_CS,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_rdata,
    \bus2ip_addr_i_reg[14]_0 ,
    Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_wready,
    E_DATA_ACK,
    s_axi_bready,
    s_axi_rready,
    s_axi_araddr,
    s_axi_awaddr,
    dest_rst,
    Q);
  output bus2ip_rnw_i_reg_0;
  output Bus2IP_CS;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [31:0]s_axi_rdata;
  output [12:0]\bus2ip_addr_i_reg[14]_0 ;
  input Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_wready;
  input E_DATA_ACK;
  input s_axi_bready;
  input s_axi_rready;
  input [12:0]s_axi_araddr;
  input [12:0]s_axi_awaddr;
  input dest_rst;
  input [31:0]Q;

  wire Bus2IP_CS;
  wire Bus2IP_Reset;
  wire E_DATA_ACK;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire [31:0]Q;
  wire \bus2ip_addr_i[10]_i_1_n_0 ;
  wire \bus2ip_addr_i[11]_i_1_n_0 ;
  wire \bus2ip_addr_i[12]_i_1_n_0 ;
  wire \bus2ip_addr_i[13]_i_1_n_0 ;
  wire \bus2ip_addr_i[14]_i_1_n_0 ;
  wire \bus2ip_addr_i[14]_i_2_n_0 ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[7]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[9]_i_1_n_0 ;
  wire [12:0]\bus2ip_addr_i_reg[14]_0 ;
  wire bus2ip_rnw_i_reg_0;
  wire dest_rst;
  wire rst;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire state1__2;

  LUT6 #(
    .INIT(64'hFF0CAEAE0C0C0C0C)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_bresp_i),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(s_axi_rresp_i),
        .I4(bus2ip_rnw_i_reg_0),
        .I5(E_DATA_ACK),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888F8F8F88888888)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(state1__2),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(s_axi_wvalid),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(s_axi_bvalid),
        .I1(s_axi_bready),
        .I2(s_axi_rvalid),
        .I3(s_axi_rready),
        .O(state1__2));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(s_axi_wready),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(E_DATA_ACK),
        .I3(bus2ip_rnw_i_reg_0),
        .I4(s_axi_rresp_i),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "SM_READ:1000,SM_WRITE:0100,SM_RESP:0001,SM_IDLE:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_canfd_v2_0_1_address_decoder I_DECODER
       (.Bus2IP_CS(Bus2IP_CS),
        .E_DATA_ACK(E_DATA_ACK),
        .Q(start2),
        .dest_rst(dest_rst),
        .s_axi_aclk(s_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[10]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_awaddr[8]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[11]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_awaddr[9]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_awaddr[10]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_awaddr[11]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC888)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .O(\bus2ip_addr_i[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[14]_i_2 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_awaddr[12]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_awaddr[3]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_awaddr[4]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_awaddr[5]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[9]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .O(\bus2ip_addr_i[9]_i_1_n_0 ));
  FDRE \bus2ip_addr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[10]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [8]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[11]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [9]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[12]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [10]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[13]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [11]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[14]_i_2_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [12]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [2]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [3]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [4]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[7]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(\bus2ip_addr_i[9]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg[14]_0 [7]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[14]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bresp_i),
        .I1(E_DATA_ACK),
        .I2(bus2ip_rnw_i_reg_0),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[0]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[10]),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[11]),
        .Q(s_axi_rdata[11]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[12]),
        .Q(s_axi_rdata[12]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[13]),
        .Q(s_axi_rdata[13]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[14]),
        .Q(s_axi_rdata[14]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[15]),
        .Q(s_axi_rdata[15]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[16]),
        .Q(s_axi_rdata[16]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[17]),
        .Q(s_axi_rdata[17]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[18]),
        .Q(s_axi_rdata[18]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[19]),
        .Q(s_axi_rdata[19]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[1]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[20]),
        .Q(s_axi_rdata[20]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[21]),
        .Q(s_axi_rdata[21]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[22]),
        .Q(s_axi_rdata[22]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[23]),
        .Q(s_axi_rdata[23]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[24]),
        .Q(s_axi_rdata[24]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[25]),
        .Q(s_axi_rdata[25]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[26]),
        .Q(s_axi_rdata[26]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[27]),
        .Q(s_axi_rdata[27]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[28]),
        .Q(s_axi_rdata[28]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[29]),
        .Q(s_axi_rdata[29]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[2]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[30]),
        .Q(s_axi_rdata[30]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[31]),
        .Q(s_axi_rdata[31]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[3]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[4]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[5]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[6]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[7]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[8]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE \s_axi_rdata_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(Q[9]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rresp_i),
        .I1(E_DATA_ACK),
        .I2(bus2ip_rnw_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(rst));
  LUT4 #(
    .INIT(16'hF800)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
q0POklO33vo7nh+oAZ2DSyxNsO34aYVr4XA+Uruz6ATkW7PnQfWUICP6yyGCYwdr0eKqkaXAdOE2
hdr7oYRrXQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
dibW9ATv0ItMsw4Pu7pzG101Kkt34bEMO/9FJCgVMIiefaZIrNDPRtU5FNd/6kq/DFyuTc5jWi0B
hKy8UIHMu+1mzwL52G71VWWyxM1lmSf9e881hu6F2wbLtkbeFExXGVY8WyrC3oECMzxcoUWjQ5GH
siiFGC7fOVjReBOYqgc=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
x3rVZodyzRJ4CdNKyMJBbkX3IJO7inyF7SKw7QrgELUXwa09iDs61kyofpnQ8LeKSXDjrhoygga1
H7yAzBbDTdz84Vkz4d8FrfQnZjGiZAFjavx/5i4LUkeb/r2Xbr8k8S9phsHbEEPqw2LeK2+0AlRz
LKIXqtOStd1xsSGPtR+BDjK2YM7QexDKolDdsRt9ixI6ry3VQWI71wMS+qZhApH4T0TUWFbqJcsF
U6OLbCV5PW6YS6ByI4OI6TG9z95jg6ZwdoPwRdv111TMGXTZ83CUl6TQQ1QUtPXaxQZW7YMWSH3V
M+qy0BwhRaOX+Tlawmj/Hl0CIAmLeVtHi+W5tQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
psOI38v8NQO1n+9p+m/qgDRSeUOjCLl1pTQYTqvDr8rCUEMoDeAwJVzlgrfMsVjFg4UmZKri+Rau
SoK4VGng0JIce1Nob1jm4V4B88L/OPX9lBDRdsVBvsWJ6bhokwfH0NbqFuc4gRP1YrOrQF1Gzhum
memL1pP+qGNki0bh27rYNzMgo9igjkI5x1WhkOyuPsiwXGOL84NxCP3JP+WzcwZLG8pH84Y/PW/B
98BGL6m/ZGe+0MmO9jGySqPaZ47cW+K0gFqFtA9z19A3DHJy2qK5T3jEgs5JcPXKuKdsLIh8VZ2d
Kw5SqGSktLO+0CvpXrKm5A1rgrtLCAKpyyDQaQ==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
IINTDAOvyvaJquTxDJZZvmhX82v/9uLBZmxw6Kes0RU1XWVBob7FIAuHSyih+smQCEPyvejHsC4g
RiBDec1bnlpz8RhMz0X5apykgDCMuWZI3xxxpsLkPEizGRHN6/1/UIkrYmB5vPFAod1/7oToX67/
g/Ja693EvNHnBbpkLCH5Fa136Y+7SYFDJSZZpfcaHJOUf/EK7kV/GbkOig+52T4hCnG6yPyuVUIa
umnX2VsX2LSKA1KvjfJOMGwSw6J44T38Uwf872H/c4bs/hKAnb3D3KZKPULUHQ6ebFr+/kmxR/vj
KfVirYxaI1FGZglNs2AtMr9cPLB36VCJf0K0oA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
kTsKzuFaBn9PhMZSOzh9SrzFrig7Kk6qpxRFJvWSYMN6yzrjKUf1VPK26BTumtNt1R2ZOeaFPYV7
epzhmZExoQPpr5688uUrHCRlGm/XodbxKmJxt3mbCiK7dg/rXzk7VImFtDK2urNxhAAGGxtspjDB
jZAz2CxKPkz7p+2wWUE=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XMpnd6UXk/RDimAJQu5m8g07Ka4hJkXTwZEjsScaudfDGZGQelCUVMASC3uVQ6AgA/lEMOthWkhi
KK1KINKJkrwzA4Kb7RIh78saggHWaMBZPlkYCe2eHYPbN8D4vyPJ7QDQJM3fErZX2VrtJrweNjbJ
ijmld0mZH9ksi8fvOFimRKqf3T3aEFbpWmZhxK9yBj8O3QbgW7AYCXUW61F1tjIpTzhD2wJNSHZV
RIivVY6OvItDNwHm34yE0APfT+olHWhLACcw/4EVhBfasSdqprjE59dcHeqjXIBEwFh5KshmGxh9
JefhJqrbC8WCeDsVJvWutSP0K04lxJMealfSJg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 23568)
`pragma protect data_block
yuE90to/HV2iATmpU7N44GiYn848hrtzslPLxI5hBCkb1x4Kr1jYeQZvHRK1NnTl2aJpFyhHAXJb
/AkzOFrX15/MzKFHzp3pZNyaBqAt3V1eV0w/e0uhtHGFbQWxhHaWavJzdkYLoRyRPZbEPpdIgDqf
ATTE2vMQmRmGwLJXI/58BVYKDMHihAZPbzQGYnNcxPfWuHyX1o1ydgTNMCoBMtonBKEpNxHauaJq
HW/AjHtbgk9TAPQ0tVSIclPg+EPWBuWZ2dNYn4Q44XwE97C3S2j/4ya4ZRhujKNPYogQ3y36sh1c
aBi/GAwDGeSR2I9NNPFr24IzWG3DtHpLPyGtBY9btGlOcXzWb8/8EXzR298NETyrF5kd2Ji1YD09
h2sOBlUUgqZqaiDZ1MGfRi7rGDNn7MrLjerc577xTZe14PzRABNVnbq6NFXcDBe6TIjMjaslIBr5
Dou9brsPfrD+a+DoFR1OfDHPrcYXRS70RN3wXL3NDMYFn335t5ozZMTqvlE3fWxOOypsSGDr6JPG
z6exeK95EinLcEk4veg7pWQFy7qJ9M7RQTTUpRYxUD9LHjptaqhZQTezJ1swaAx6R/T21KPkb74l
FnmBXGXBqlcljuF1BmRMroYvx48TL/mLmP/40GRGHdpiDmR2N7K3lHBJjaH8/QEJnrZWwYf5ht51
Ou1mzrYLZMzazPCfsbj4PXiSA8w+Uo/UrGJT/1lbAAC7QxAFi7FJ+oI51AGyL2xzqBKs3GmCxTOd
8PeJ07jQDlQO+ruvS9VXy+Ed08yjESf/DaTucOwIezdBYChJ6DTR27KWC6J0HRK4N+zJUMCP7oEx
6XZf4Wav2w/i/gETGKp5lAac1TkoUZxJBJT1q4fRw+bOmW4laleQ9PIqsNns1pudM9k+Es2vsivl
SpASDY7Ooc8BOhXzuOTOyryOjp6GPQjjpdZG3B5shZDyQ7qXPzKUeeR+WSkRvw/GH7l2Hwmo0mYU
G+ZEdLul0S13U/2JVe9f6xrz3/eQKA4DoRRp6YAKAh5u4NKjdyy3fSYHFK4RfpF4VLiA+IJGnkaY
Ni9z3iplvutiNM6jrmG7Q+Uoovx3fQmkbl7FooUadTkjMWZml6nf3B9mIocbgoxaP4iH2E2L27K+
5LeBi1D7gOR06Arr6/I5bKoGnH3vnlsbU5ZMGXhko5NJfxMCsjpMCRrlb1yVpWL+5Z9LMPh8wJav
kdwzusXZYOK6NF/oD7mfaU9v5taIKLfefE85BB4R6Oq81sW/k5vge4smYK7cTZIFz4TMzI2iOt8w
+sXej95otPFpDmIaSFCNkU3LHqamTgvDv3+FizIO9Z5/j0qcWoEZVp+H3FFCRcvidoTBMkhvhquL
Z+T10Cti4Pyq3P+j1D2Ug7ZeWOROmURuulOrXzXb5bQfIKjU2KF/On5TfMgrwte0Fm6GApursAJ4
6oEb57IYPAlZ6j2x5OK1bjzgrvBEVh8c6bUIqwPqqho2tNBbLe+lUgAR20rHM/DStq11ir1utZ/C
GapIAA4EmaUOu8DVyu3Il0dqRqiINYCg1O4myB2vzagbGuBldnJiTHG7/gHHrZlXCt7IKb6RO/Yy
rUkCNoIoaaWR+Zmi2Wu9KbVC8ITQkW4gKzWxCL5jqau2uHZ/XkypfpmSE41ENEaI+Q/4K1KQpC81
lSaZ1yzhTOKIU6JCkvWCKyEK9aoX5r2o7Ib4h+QW+Yqc4Q8WciwvLuS433R2G+KidcuqNELLgokJ
45H0Jwe69beXQo7ILfVZBEqUyKu6xx2lgYiNzveguftWCgDhDVRB+K7mjSKkRQXK0p0x1ohHCmQU
lFJ19bPX0q5frj8jwLNESALFHzaXtJJIchM2WVK8yHScAce8216koN5DEHnYO69bbykxCRw7W6q/
SbSPwAc/ntXXFL1HiUfDK5WIhlHGT+Qjg1e1ImJzHw1sV2T5Zaxv/YfxjHv/sNsXgxKWYE+Wje9h
YHUVmh1JVRaLB7eyt6ICeC2NWUCcY1MVYnmZbfroq/zlhnt4Qx+e/tJMz1v0GOXEjclzU7o+GUMU
JssqRjh176kreCKasq0TpwVzWPuommU/k3em4WWUL7yXOdtBJYrwdht2zJ7WmYRSBKDgSSxL7xlE
yN32jaDW2a6RV1zlybXavGb+YvN2n6Q/rxIm64shfXyPXfSabnfgt5PbdvJCfWDfNHUQukm+tBUf
NAFEeBGxaWAzU+jGRT0bOUYj3rwvW9APs/v0mY//2URhb487Or+eRjDk2HtshuJO8ED7sHq2nsQA
meh0IclZAnCD/JzabKdbvF9WkOEls9KzJQW6lVeEk3Pccd1QS9zQiX+eNBWdrKEOfQKd3AV2XDqC
K+/WRMc+pK7tyIV82L+ggjf3ZSxx//vh6LLx1S0yLsU0DzVeK3a1zu348q8EoPNqJ0VpZUOZnjkW
DDiGcOfSsBNaPT5jPLAjqPevFAwn1kk4x0x7qtrtKxf9gLjmiirXT/qFTPenoGNhWUBCFccQqpUl
7IzlqYZhlzJRNIT1zlsvbzWJiAxp+lJOVxvZ6qT+nZuyQEfqSN4OjH/x6mp5Tw0n1XllUxcyjnIj
oXBbPYJk3Fk94JMyfLfDFnOcvCSsS9ZVga6R67K0gLePmpM3vG1UYi4OzvZEo0c1Xd3I6yT1UA95
LGaGc0zXF2MfgwHmLsbLVu7YwMcP/EAk9o2XUPz6E812ji2mHAxt6Xbz2jsSX7pWS3TbAzVFhVBH
fvkLFZQKPYow6wyFT9m3gGCkoZpLaaON1OMgzv9YfyvqnBQ12DerIAfBBBMapO9/tCqmoWJ/xdOQ
uSeg39EXbmTPGBe6aR+cwArvSQn9ztn20HrlsTw3ZHCvp9TaF/TbYQwejvUOtDc81Yo4lSwWg1hj
zVPaYDMkDp1ahGLQTJL2HLlK+ivuyIMca4TwR8dvPyJPZLwyRFPMtAL/UAdpNndp8W/9sSfvZ/l8
DSrO4LLQNns5kNBBEcYOBO6/dLxwbRldpX729PT9D4vY3eoHSuU9VS118y1rm7zQdCBOFmOnKScm
tMCN4na9k4s9hfqY2Qdv+5ATSe9FOPinlO4K0g2TnzaL7CDJH7DylmdNhngWf6w5ba2lyjZkrlqU
McKilFpisVqAPQ3BFShoQGfuFvccsaW8nZ3KhBW71v+fqP6QyAPKYfGNQU7u496vQ+kmPbPMCMO9
aiNBB/kHXf/dmaXeOc7FhJnlkXvVG2WGf3PW9eevabzH52M5fL+++7zv3Wq/LuP7HmgEdiUnPHZH
XDatMAoLudLpJs4DPv1chJorWPZDsGw/rjGf8axUlhhDJqKjo3u1K764RiAZaRZYxUGLt5SBZW/U
DDzW1JLuvVWg0xKDqhQB+marWV0ybwnVBmNonUng9kUGQlwnF157F44hJ3LJfOLdQ3N9QDHspgBp
F9YbJpp+wwy4VXxwD5tT9ntijr28Z8NDx3hQWDWA2nXGUdG98QChDKXmK8I89D+YZYzXBPV7NQ79
B2fjO27KB0RRTTrNrPhfEIvMhrA9mGGq5o4WUBYn3ffO3nogDxA3UHfds2mS1S6zBcWWj/niGjnY
AYFUVPMxMcSLahR1kgN3y4VAdECsAW9U/eRrVd+P4EuNWh6MItkBQrC4zaXYnr2NIbyQs15bMTPX
ZCSeLEzOA4Qk8e4dVQEquoQbYKB394Bc5l+hMdmyzLBq7mEEaCn5bW9hmTLp3PRX8MjR1OzPhWze
cIOCij5dICR5h+Dhli1lxhaUqs+mrT1t30OWqppt3r4D/qH86iQr24AqgouHyhGYmE9IVmcOXOiZ
bx37lzjK+pWs1spIw6I40ShXOHpEFpWbMlxz4uSpWCx8kPNMrblAOBlRRV/Nc6p19WUSPMRXlgYy
T+NEv2520yp6zSDaSjFVHRcqqueKElUFJ6QkTK0JeUD52vOJhLNQjG6sgFxIfc3vOEWA1yczdsIG
e5+eW20brJ1k4cIN+m6avmjJMt+oshw4qiLD5Wrh2imc9nz8Blnt/eML4rODHPenK/hSl2wQkV96
+hh59z48MoIQjBCC8++AvYPjfNO4aVCi2VEOuZ297Hksw7IHbmW8b+g7pz2aVm5ZBjeruL5mRbYA
mOV8+1yUKjSPr8xcMtJSwcCixLtb4kt00UlBrnHzQEGi31SLiF2TE511o6BWtcSOptfxesSblbXq
N5DgZAEO9ElYY2pPdVNHlhjJF0zHor2VwCeAKSZ7s2gT80CtGbyQVKQRd5omHCvEOhlKXaMnY/E7
8Qf12PUG6iHdo4IBT6xT2SVlVOSxgzOXnJ8uCPb4dk4stGprMAzur5K2amyRnZEdBTS/JKLu6f7S
VYVGIJlrya1voGGJcZyfvMXDAC5jpDFx2iGnCozGqZCn/K8vYlkOp9pgLODBnChaQ/+HgRzl9PRP
weWu0/i7x3FVmUu2py4Mw68AEsGvRfy+tJaDS1HBF8lakEJws6AmI7Bu82RvKZ9pJnhOrBS0PgRU
uLqsrcMeDzW/KF7yM4xpUud8idIx8tShhp/ArcLczgihow3XVwIOW2pOF6QZ14VJLMp1aaiwgXV6
pB6mOT6jBNTyo4ps0b5lWfwnnySQaEUHHEzr1my8lgnvWOqM9Rq3A55HG5HouD27owb8+RQSayLz
v0jO+pbIuwE8SxgXJ66KWhm4dLm/TQvscdoLF0Vr5IoAe7hy0tI/NaTJmoFXxny1IR9UAj7Y/dZD
zxx7u0yXbLtzUGEWO9rZF0nVjlqjypfGZbo0uzY08i+r04FxcKeAp0mvioDQTD6QjIYZwzAPgqel
PWVRtmdkXcJxHMscCQMRokndVQbJ8gnFpZMjFSmhjvIRNk+AZdWNxk9WrksDVpb4OiiqfmuAt6Ah
/d5RoSdbs++JFX73oCmurTtEHVylSDk6WftCbpj8aBgh4NL3hWvu99UNTMUsxYtMTYR4cihwLjzW
swsxgdaN+0wOWCMKH4/ehit4cuHynWlipALeXyAyO/EP1/pOsHp1sXM0X/ucEFkhyu5cwpNMDDBz
syn5Id8q7XV+UT0ktxVDsVGMC8ZAEMjp23/+g036HfTc1EpxD6AxPQW8hmvQtDQ0BrtGTMbvLfJw
A1oSD0sCM5EesH3SKNy0wcxPxqCNnvT+hrYYA4TAwHRkRiLMJI2tmYf1dCnem1ibf37LWLJr23/0
SsZdKs8tiCeZ2MzMigkQxH/Rtf2hzPskPAiXpnGTN70s57NrIe9v6W1RBqQAT0A9Bq/vqV4nhYPv
wvhTVQ+AZ9VH6Z9V9yyeiNkBuV5utCCcJW1nH/K8s+t5Gf3sfszfgvKvkhyc59DifjUSWqOY9abv
Bnjmp9U5plCTdLFkAGV9h1KnS1xFbTwR4GJSFToIkuE3ZxV570WJg2L+hUDWjNSHu6gZiUNzWJ2v
a4N4B0uC24+NVOi66FHtIXF98JAhLAmHvODITcfj6kbAbaXcHEc+FDPw7ZkK2xueW0frnIQPdUmJ
HinOcElfP3QRzbM5AeIYk311EzNUWnuvyhXzsMYIrfuW1d7CvMje90dHY8RFE3B/PlKncMO9kpik
IMe6sMllBI5HFE30yytGiMgv5ZvJFcKZx8XNpBwOG2U2BjpRmfq9k/JAF0QEMdD1TIKN+WiI3pkv
ezG+revFUsPIT6Q7unedQg+G4Qt3O3cv00w15xaA3I9lQQuK0uuE5uBn7tE9SI/DOnQ6SIXeUz6Q
bWbRownjOF9e06grgfBzVAj0TEY1+DyMrH0pIWhpGiWJH4do152JFJiuuyzhMvg/ahgXuGpCIcAW
GXlLXIGfwJT4RL2C9/iGuDz11qYSL9vUHV29JoXhO/EDs843rKmq2QBtx1y5KzURF6EQqJ8RyTh1
7ACAugGZEEKwsemPFddGOChkDujYssn8VswTik7bMLwd+Si0d08DXCmf/uCF8dCx/i3Yzq6M7FcW
8LSotYhXY4YfgWCiqASp2+QqsvB9UOAu0gYO99NGi5bdlqSLv4cNGi9ifv0X87jxntVMJNH2+KKE
yHNzCZHMkIkhV5U2/yEMaZvlnAmLCIdL1a5CPH/SirFA0zVHqYDgiYzW6Y44cQhiEhXt2Qvzunw/
D2mZsFIsQVTk6BRXjkWnh6x3bvNMTUJvJ4Qj3c0E4HrILOZOo6RgVBjXcYetkXq5iaMh3oKspjc0
CrM5ehRn2E1V034MY/00ixs6p2Wf2Rf5GeqoiZn1uyMYFAgc9GddiftuuXYRuleLR+lkSo2xey1D
DU0z6bi4ePjwO0UMldFz8aMYmHWNNV0h7bLVWfqBqldYGnLBjgFTclLtxCj6X/WSaEiVrncnVGD7
vRVn2JpM+M/b5KS5NAjVhfi6Lac9tPgLKkzg6UzaeBnXnCy0aDgvBT8VvmE2jzR8gtfJUHNRZveV
CY/1lEhjH4BYBdsOBf5tFbzpKORscdrDAkmfJd7S/1WX0rTfNotbMA+sV7y8+GiU9XVbJ7MBO9jW
vg19PjOw3AB659yr1+aNBauOVf//p0CVXSSMNy54P1nOr261WFViuXO90L+sIVc7SDtAgNAJF7Qz
MEjafFj7mDVKDwvR2QlcQ+AmzktjiRfqk7N/aUaYNt4XBlzbceTwsJbxKAeE8CLjZDRxKkR0c3Vz
ScjMV/BhCDhpEHK95qGV4bHJMGg2zBaivBBJGlnlBzZcETjt7o+B2CuG8VLNmeWLi/XW80nhlD4V
aNF2XOzloYx8J1sjVZhHFyin7GwU9KWkjgInX66JgyIG5JRhjjZoYR04HBbkiV2IjC/Ifq+0OpZY
qgNGVT7vyRYxvSyB64TrCDi3VmpHk7/Kj2AvtLwk4+fHB6BKKRHGqAS3fmYqaXXAUM1stKxE887y
vlLfyzdTe2sV7AFclh7Fm1JBJ60VUgFOBgmmHjL89XzhW/DD/8ST7MMyMsP5d0eqwcOIFQxnJXQl
RrNEWGvRDUv7kGgy3VXUhn0uRSxZILw28jILR4T0huO2f82z436iZ+nOCuOkhzoSiIRMGE662fhV
7pXex/RMpo2fbGCkRKYxnVlU2heipcegF5W26w1OyJ5XvnDvStfb2FTzCgw6FBn4eMg2ctf2fx/o
qQscfJGeFjkgXDi9odRw1Vtt52Di6qrkeifIgUMyrovQWrdpke3wA79q8UGyRm3enbZ9AVdu+vnd
rkGPLXDCvOWNf+hLMysOUCc7lzKFlrDINdFJPccCAxNsUz0sw7pYFIoHNqpHdWXowmAB/+st8xju
IAWtO563ilfAjxczcUuIxQ2LmjPxEtuxO4YfIHYsYQTbmOtSpQfFRGzTPWE7wV8U+eV0FC9Q0t96
OoVuwfR5Bp3m03Euxzcztip0HjTPl8pMVO5Cx6z4vNMCewzHpn6UD7A9ZbjZ7qFaCzOGv7SCHRdU
7B9qVN4LzZ1AweuJA3IVi1IGRQqHKrdLHlfn+y7MwPluesACCov6UQ6+zZzpNAeoSMut32G1LwCn
RtiQ5TjRWyeaT3lTRAMjlyFUNRzIBdMpwEWRqryL89ob5ZrT2N0qgmyDsoayfhE+3REi4WvGMaWV
2yYV3/urT78eVGCwfugi2YjmwxXxlIOos9/HDrePHhJWpoUcIAwokgPC8JrXESSr8mqJiTCMqACN
yW0J+O7rFxh8do27F2GGQ9AqFjfVYKNWRv/+o6PKBkLGf7NhQ7NHGBIaaHt9xnq4+QImo9sRcCj8
M9ZalD8HF6IjRSxdNK33kfK7Q9dDNKMWvctg38wsYDDuyxbTeIOMgbXbhTZ+wTxK3ZPfKBEESgxM
PnwFgAcUquWBkMFjR4pLWzNqtEbiamFrHyxJ8GsdU2ctMTCTdrvvwxksJwa3Qo5g1Q/zKOFO0ykx
5EbaRlkq6arTWds7+oPfmUW1Tc8kTDA1JytSPEvKc9DGKw4Uh2J4SZJZh+dkw7dyfTULRktwo1YH
Aygs6VjSJ5PhzsAklyTxy9AbYDZAjZyYrR/xI6tQOOCc2Q3mPPf7HqUxO6IDdR2hXzao031I+Yzy
Z3uqRzmCoKfDbT1OTrwJh5LHwWA/J8FNINUokieFkDSlY4Y9oQ0LU9tHUA8XNgEKGx4bf8kC/5Qa
8QV2xSn/yFhz0ptpdSV3f1vpKjZa9VooY95q6qJYPkw3S7imC5KBU+btl1leDQ6vlc0fPGka6BMA
whOERZU6i5C61C2MfP8HIlXw1tdHS/uZZ/78wtxZOt364yxS5b1GVXs63lhl8LH1uYwCfA8wRiRI
+t/WMgrGpA5qmqSlCQZuu6rt1CbmKYvoPbB5tPdAs/FZqTsFWSQiryOdEasb0ETRTJxGK7rt8rSJ
XORmW+SeJX4Dd8NKh0frpoy6+o76GMD1NKdyWUzIXpO8NBMb0pT3evLby8FMlZZs5/iIjlH79pjk
2Nwl7aZ0UF/aEWmYcEyCE3+EIe+q4Mtzh+zfkND4ZxbJDn2A2bIso3DMZHT5I/tIt1WkmMAf5e7s
+Zo5ROg/KkAj+lN8NzuyGB/HiOdpafNa/4bYDTKPpxnZMr0Rdi3UzkbH4NVBaKhTPoBhCK8BesZP
nExWKOXQzyNE8biGEfl4SpwMytMyBu1u3mr52sCoNTIUwp1t5DXwctlZGlTY0oy6xyVsLMvNuZKA
qWTYIqaSW7DIoPe+zGdkzqCzCV5PZ9TTR7tJhXDspMSDN0iHdy2LegSHUQ8bztSD8elyOFluKj69
IFxAinmwwjH0P/xJdl8KhppoTLJoliATOQuvC5WGRbjn0eCK1YATQb74sDrKmojmOxChcTjylCbd
Gn9adfpA3ml0YzJm4yEWbddzL20N6uK5r5+3afAiMPY5q9TFIY6gaPXq2PV6AII4zhStEY9LA/DP
qZ2tSrByNioyO66MYnWZIpCDU2aYMP4JzMKxGOl5LMBiLyGXcf22pqUO+ntUFN1rcS69Kk2eGuTi
Ar4gafyPJEVvA93XIt13YVdwey00VjbQLR1l8DqySOGlIJat/XwvipD1SHDtGSLe8Vf2atEOxeom
x3FbZ/yHeHEgZVajgURS0MW/kGYZngO4p4BTp2ohb9Hop9I8GTIOxV3t7kUeihd3wF1pDSOEJJtl
n7nd1fRHGX+ZgQdDxafTIPquByfMC3I6GbuxrD5vyBSfogm1gZEjpyF/y431zgQVdHK3D1LAOiTu
YqjPDUVA2K3O44lr7whni14IKdAJVqWUF+BiZRSKChEsFp+pWkxix3MKw/cy4Cffpo2sSxHezeEp
Ukzcui7Pqq3/yXuMCqPiTrXHgrjzeKmxhIQBdwhy5gSXJYtcHa/9Q2elRuNRiY6MautFabdWRgJb
TpWjHLHuN+8BRAFBCGbyoZjextzMxbMT40moWtkzIQnFHQ1ZUjBYW1q9qOO3SvaRkklccLZUFi5Y
iIOmMYCjSXbFjq4vLfsjaLl2D5aDD1RmyhH3BWq8BKuFGsDe+FSYpkvYM5BEpk1WE/vd3hKGo00Z
6AvjN68sZI75v9y6gqZNlssFCTXkZFsFqQBCfUBvp8bbHCI7pALica8NNrsDRAKFhGy1Ax0P7meq
NEtNbLcdf1sxz0zoh2YHll1Cv03bOZf+7ifNAs+IM5gt/Nvf/xUMV0kOpG8DDoBw7HCGF9zet8Y2
ZgvyKB4YGMa91kc1zezvlwBa2kzGH0SCCTnvg+1O8oZYumDItyUkEfI3c8IA0f7OUfhH32ZUAXgJ
Pq5FQkdsynouCyPfmnmVVLyivE6xN/zJg5zyBU9srdN849w5pv2qnvISAD/A0C6cVlUTZ8I9sPd7
TQIFSiGzjdZs8KsOZR5pd/CqS0oMoLGCzxdphj2jtriuMXUHSbVFVIInMI9CaQvcqYexZ7H/cdL8
nM9RlHJLiYVXhkeav3qqKanl17R0nJsH7vjYH9pR+hUVJDeAICoqfjiRQb/XpbVvJT/NzTEfrGGx
q1IeLKCNJlElzzUP5shv2e/f30JbtEuEuCZ/rGqvzWcAquRvukAC41Up1tgEBnNMLVL4PiPnuKhZ
GDG5Wdlb4ETOagkEIYxeLuSTpAOf+7IAWL41FO4Gxxs0QVHMfPJpNzfVsjBXkmMdnID2Z3MY0Zim
G4rTtReqqPH9Yrf3hy2ucTSFusCATY6MrkzQDvoeJb305OOVEqoqsd0Y7JPERO+2/TTOyhmTpYq1
jhkbA209559cmqAcYjtN4My+RIiSQoEdIkhtS50EHBR+BskteoIlztXjpEaUs7ikDHvpOI3E9Zpr
cKP5+P3y8yX6j/BgtWxXDPA7Jt216Z0sM4gMo8Upl5yYStqIsPx/pAPFdKq6/wdcKt+rtKbkN9JM
0OoqVPHi2mfk1bb3nn8Mrb4eYMpByu0OiKagLz55s/zTAtuQB5EA7x4uJumql9pzHBR9vNh/zLZL
LMPyxddwArlrVzgvlpSNK99UXrbiTlbIBLaYj8wOTZCnN7Lb/eefYe91fU8Uj3WJNSjjfeDaUJG/
zJ/Tn0dv9TAQY98HeA5/OlOwpdjq/cyOQaVVkC8LVBfDgbqOqNAjAc7qScXKAGz+OO0GVjGoOI+z
TNTzgodRhpKR33BzoAvkRs/vEGMnZG3QeGKmypB7/MvK+0NgsHlVQ0o527aZAPz16ruKIaQz0pX9
nYPpX17VmEAUIMs0mql6DK+70JTgHn9FoELS1UvXN49c6dl2Asg+MH9PYPDt/reFz3APeeEQwQ7g
16hVhY6kPmZ740Hr1n3DponYBetrBYVzIzueyjvXGmD4pHXN5LVnccKdhH2Vp73EP2zd6bWx/MW1
Nz8swfbpHb0kB68FaaRqo1oYO5PqBB4XrTILloDAcaT5ygZcP6X4zPVfRLZlSXAfQqQYpMa2uvlW
YegyR4FaSLKdniZwCb8jDMLt+ZaQm2vDz+rM3jeELJlEA9xh0PV2DW8AvtIG6SWCj8rd7bwvsAw5
xXHgh2S1q0W1dMvI2RyN/swzd/XzJBBGjerVn+Ex+C1mOm8qrPybxfyRuPTuMV+1K4PVNoVLpiNH
qjiPvbvjmA51aSr5qCfKy0FeNU/n1OBTW4R0TSFYkXySmnetvyjC4KWXOyCGa9PfWXA+ZkduYYUM
QWQJDMR42IUBhTvuAIcUbZd44Z9QVSq1gePkm+gekjPICFAblK56uG5VDx/LMTNGfwoY+HrdmwW5
bDxgOXDiaMf3WwUarIAm1/iROkKEqU37Hdb1v7ttjp4jqz48E8uBQRf5dxNTN/Drm1YZ0sOAjlvh
EoGLfazt9vQw2/I1SfOwVch/JbqyS2+9C6orIFeoiZnp5clF5fSJk4fvRf6/rDC7r9BfcrOV/fA+
DSMm4ECB8XO+Sal0X45mLsU60hPH43CYSR7LGGXSEEdpQCRgRmTm3pHs31rSHbvIzRjiBHr8UWko
pajrRIpm5mKeoQ8nOqWWRKNQWiTLHOdPGIHFYJEmzqIuGDD6Qn5HL5wGsmwXbU8Vq7QeMIoUOKTQ
ggzxkQ0skTYKgfFBlXz+foBLuyGvYENaCcCN6Hpw4OGwa8k9/nBHVhXh1jbe1uu9mMLsAMdsVmX1
b+tWKNOqiJQjNv89KyJOaNomP0rAmMlzsuZtYIbV9b6ZiS+Aw+uMj98EiSM0eGdXLW9fpMSuNoWA
ACb/I8F9MNapgLIcd4fAw3fPfdzOnWLgY44HxIH8UfvJxwCqwhaIDL/s93IhAmPUBEiiyYj/xaAz
HunXF0sIbz65aWPiWWUYIcOTt4VmUERvc9GFDy43XKE/cnsbGVA8qyxUW1Fl4X5bEs14QwZT3SHs
zbMsovOiswe8Adv/z+GGQmXcx1IQMxDKpWiSnxv8gaYH7xs+xw1RERkvjlH8gcr/27oqbhAtIZXC
XHHMgBt1J1SCmhA1UFCYLVMZp8h0fXNkxVHXm96WnRpMwXMF41f7IwUVdbhXukqs69QtuBCX2QUZ
FN5c+E7a4aeRJQWAa0rX7Cp6f8RofOpzoNzTPSuXo4SrGzICLVEHWC55UXGJECgroNYcIPY3GSB3
bA3epVOqn3w+tZJ8A31muLDV8hpQq0QRH5mZ74Px9eyTv7SSuI6exIqezqiBICTHlp5Y5oy4NOjZ
A1gfbCE75E/mYTPDHtqSEMP36zngwWgTHg/W9Lm5AN35jQfGDW7Kljfv4TOQ1EInQooT6C9HbFn5
V5fLOa2WDdsYC6iCYzZSxYk4CaxXhtdU6Bc+dpVHhXEkTZ1Xzo0cum57ujZx0Ffm1u9iyLBQRVmZ
QOLYbpKekqDbg7QNye+r3hz7SndWaxg0HQw6z7TdVC3SXJ2HQCH+D58ovq20sEDGLuMuDK8+086W
IWVebRhXURgQvDkWk4tX+tC6EmmJ8+ZxKDVgrFNTYS911p/CXCSuLF36s+JH1uD4ELIMxuokDe3W
I4+1J5IWRBAz+MlCZXOWE8J2x65vXugg0vF3/5M1QrTs4T0wQ70C55i0vC8IIC8houvaeltGLeT5
2GbONSYuS2IUprHnDutnwrkqrySxZ4Lf160C0t5Xw41oRvVlcmAYXWlCJzbnSWQsjcouvPTjd6jW
BXMxqL15KKCrt4tk7QOE3yR+TLjyMt8dt0BjU5i64x43PAB8cNLpW7UD726YmjqkPOTgfWPBrJ4m
w8m58qsXy6PfTT67ZXyRxwBuNEDE2mfO0BAGgdKKwSfuNREF5Fb7gZ+otukBGif/tAV55A9FiDgJ
jmyh4ZsqXvHuv56zKB3twUe5SfKR0EUEHU9B5ynjbdRuUMDcN05uspLNX4sRlDTYQGFA7pe99zNB
zSrhkLrwGgjtqUBbA7tEulWSQnbq/wnook1gZ17DXNTCxlny+hPIpo9qNgbN77cCF32fTe6ow5Kk
2kC7zMDzG4T/DoVmbnbpdPCzCAj+O6yfHj3jlA/wBhBBOdAG4CY1ofSDGpoWRwKfsg7a4JpJHbrx
81v209ux69tFN2HUq/27Adf28LWR1qX4YM0AwzKqZH2+dNx0IDYoLlfj0IdzsQH2NJrcSut1tJIH
S8IJxQYnyJNsf3pdQLnMuzT04lUfBBxJw4SAJb4pBdxZsHrHhmJvDIPd9mfajAxTsqTwg0ctM6s+
YcZbrZlgT+ootCBhtt75s2bKL6VIkRNBJfh9nu70Wtz+Z+HthjaMSSQdUkcpNdfL9bRO2QljjTYM
RNlXaFB+DSvKV9WzMXcY8fK6TaNchgDesvz+WDu6XiPb7T65ALPNL6xn3yt1nPgxwXVuz87bKBKv
EAYaD8S62ob3BaTX5iD51TWbpP2p+09qCT0f1B6O8JZQV5i38Om3qEtA6dT3FMQC3W6C3tNwLYDw
tsW3EDH2FqCVGeqT615WMgFlzXyvu35nP5vA+Dfk954S9JLCSg8shqPPbixuSDLLpqES/dGJ/geo
AFM43ofrUt6xEMqPoP621sHRRJt7T+nPmwzh2ZW0fmIfC8uTl5FP2V3tkwBcvAeJbNzGKe7VCdmk
PMRvtrEpDINVXkAwhHbCHaylSkKBs+CV0rlzCwHFAeRip1Yi0H2mFHJtf2rP4X9cM1KjfkENYuoJ
+LCIcdtjIjOZeNBoM7OkILqlRFCmeua7PW8lHAItv9aeaCejH0gffQyqTHCWxYaQexw/MRY1+EHo
hFgN7cd41kQIBoUwzAErb6k00pNHqasuczySE+Olk7G1+4rCHcuEicRrLgQdegHqf4wJfjNyAo9J
14/bh0HjzAvOJGwdcRVZ8KU7x7n99hFotXLbnhUn9m7fZthDIVd+qWLUpKyC8Feb4dSzpq/MW+Iw
w5t0q8EQK2GXs4OSM04kRlrQK7IG23qRy7IgQVE2/XGby5oStHyqiY3OAwKuDBFPJ4KRIHYvmJP3
nDRm1RDQlbK3CGP8fzVBxJOxtzqgrpQSgmPpW44/jbwbAAd63wvU6r+wS7KKWLlWIEs90Ui00w6F
tXlCc653qqXbLDpiqFBjV5Qd0I5eb/sKPtxMTVibZqEgE5pWzb8eLtt1F3KIJjZQdo6fEs4AjBzC
R3hBJXYuMG4lNfD/jVh+HmUXG8Xws6KK1yw5SsSmfMC14l3ruS1LG3HgO0c+5ePlsgIoK+9Z8447
zTgR/l2M7LZ34pccj91pARemO2VDz2wnBmUGXt2WEcCG+Mjd19/Brqc136fHHB1c0yHJaLqN5weG
gVIOOS4ChigPh/xua43l1aG1jc2pIYk2PMQCqayQbo+NCN5ta0zno7otP/tIq5oihToZnwDuiRWP
eCf9n+ypPp+5iGFOw/n6Gf6CGm+c/mio6/t/bNCMMue3E04LxnP8qmWGroeeRYxd/OCWcOT+OtbH
nEwVa2apg5FLwAZ+dGnb8Ou9L7egJC8wk5fSf62C5Y5E0PBvyalwS5kDeZPVcm6x9mkFH2VjoU1P
5eDFaKXcAExMM2YmaM6j2LPJjgQZstCD7jy80kmGzMSFjIssFOQG3FZ38bJ+qgQ9IjhPB0weiMfi
PtwqrrPeNMu86+Uz7Tgbh54CcmaNLsHXPHzua3fvdF6DSmk+Oq8nia9j5Eu5HQOF/6iD+xoGMWAb
39EJ3w2JxNrsYqU0UH5NEV9XUrgzQbL/0N+PDhrwSOizkQsiCTkdYRKZ1Rm1298yxqh8Zx+4kl8Y
OuOQqHqbtLUAAlSbcEFF7ccY5S/kD4mNlAKJPu48a7shelsXkGv7OsrgyeCWAkvRKosVjLTeBZeV
NHv750DdAtRccOpFVrhZkhJv+sxmBJWJ8qx0V8FP4+lZtr+D78/rknUQx/ARG7kjFtDynnuUcc1t
uZQyQhbAueilr2G4b1jjnFm3cXDaHlsVhZDlbV7EudwIdLu01ui/WNvbMgQNBEqPH5URaj5QZF84
zPhtxg6vn6PXuS9BHLQjDhIknvZx2DGnY2B3uGWrGLYxopqFl9HE2IuhFDV/NHl3xyQAIt3IrKQ/
hGqEPTVt0ZySHVn3/l0nkvPnEUR89LmoGO6aolFZ6hThGlbXl8UyjgGIYQZJKn9HG5Hk50lkXleu
HFcn0XNSj6tzmlU50TGkAgEJx04fvwct7oEIpx1VHlpenhyyBqcwbPKUJ6ObljhiwKqiTbySkois
J7SZ7Wn+kvSvSDFOvJU6+CqDooE6uZkqX05TvIsJ0JFwv3l/Qz9steSxdkf73O4IalJK65g4Z8Gk
7a9txL73jtYV3YXeAwSXMiefKWjecZA6JafqumPu37rGVYfUlsG9HobtbgQ6/7PsO4dC/J2rOVib
FiRHgsaLJmFCyMmfpx7qNb4K29EUUFjOTZ/gir3hBotWqlcx77F4E/8ilzZ64u61FllpRw65qyLM
CQQbHtU3JqUxtefosz5bxVIYZgEnd986lfMbnmVL0xqW/j3uJt1/PWWmVpEqMqyRvBAI71pXxPET
1+BZB+aODw58hkeDBtHqAVxJzXqRIziImw+aElZnfVBLVWyQeKooKSxttP5B1iJNkwhqK9IH94K5
xK204IZyEeX0asrankjlEZwy3eBUa+ZP/jsABIOnzgE1yYBfw0YkqLbdph331ybOwLcBv1r+AjgN
jUkoegyDInUJUoSaRheGgisA63rDml29+EdKf/1M+V41gxfs+oAn5A6IFFp/nPMaF8kUoD684DCX
IdOqIgG2d0Xl6Vdv9wVGUtdgL/n08doYQwLKr/yK95XHz/8NqZ68DHbVF5FnI9cYB0n2G/NoIPUn
im9Oz8LNDXczL3bPDrPDtoW+qVzpDZVIRkxa8W/ykIFsl59hRDvyIumW08mQBg18iDuoZzPztmEm
8uT3tSpIy7buPRuDg6akotxB6pCJRJ3ja3BWN+8y3t1G9CeZezowxnXYs5VfYMdRRWEvQrsHpbio
GJlv97OfWk5qNnZqSIrr5XQ9F6VTRUn2HqnLi0kkzKFakLKiQbgV3kpzqCjyohlMwv3FsUg/oz5m
t1cVSv6lqLw591OQTYsUvxP3zGnZ00iO7eS0IiY/pxUFc2AuSDHwh99XZr8me00rf32U2E0PkZd5
PWLX8wuOeDBuauJ6YBEjbANJ06cKOk0coh1ZD8GsIY5Xwj9YZVgVM4jHY0/spWimn/+QpW+uwJ1C
CYp1yGWflTnb6LhSXCGCQ+Wm/jB8N/2F25WqS0S+Fvl0hrv2pRMebNGB8tTAVSPpIe6QazA9ySKM
WOq/BlcaY9FHoRFNDhv1Mm0VyF6fYQVKVt5YkduBgBCO6yZYdMO7/HbjKeviMrUuWDqWMiS3f7Sr
9W7+NqNhsZXjrPsXNRmB7iIZFMTGa817OJ0lIegyCEyp8MibzMpQVEkUnq76aZT6pSvFz+SDzJuX
XmllGWKcd2SaGfY/zjM3BvzjT+pNENyASFb6n3g4CsaITJqVK6tIz41thwFz7bS+1m6A7nMaX6+6
IoC0rXxPryssTHB3OmHm4QOILM0ghrLK37vb+uzB8sLGNiwWCMwiKztc4/hNTDkF++Nu4mcDr0sH
Z+FnapVdPSGGy1k6OqiuHBfFA5SpyFRrVSmydodIOHnUPhBT5LwmhwZZaGhTYpBUOfukAITk/AMl
WLbA/3ZIB893cC72N0mbpHTsJWnpuKRKx/P8UU2mMvZECEw2ShWJFw+C704reUHMotfWstmgG0TE
nmWv4lh2uZOQkc6Svbc3jFtTcJv35fFp3rjeGX/W0WEcsmTwXi2D/ISF4MU4t3siAH4URSTTseCN
n6VuW7FBGsvGzjOzY+rVAOm8NlQO7GOR3xNsQh89/aMGnPxk9jCoRc9ZRbnTv8D4uahhYDobaXxn
pfZenPASo2L0dn2WJrZPBIL5dNhB8uL6dJDffli0PwFU86v9U0yyW3gyFHt7CTkZ9LVwVi0HUEyp
gag1XNkZXxzfJK61x4AWtw7BL4w9mhUZd4ZIelZqmeJlbv/HGpYkYICTTgYB7v0yij9Y0eCVzUYS
oAtZ0qIbAXSD9DPrkDudJKhbe4jpD/L8tdFx8Bnm55wHeEda4CvWq5bwkke0AyhFEkUcmMWmuAHM
BmfESucmkWKe9W2GPFv6Q/IXSEoESn6t1jFmn04yAJPEqwnal9epuVMofaKTSEbv6yFVzNVkZZHX
pJfqfjIH4O4MrsXF6KFVEZQ1mqeONQO7cSNFic9lFHYuMvNyNHgiEVbmBAizuVqUcw9gliSQ+Fva
gdxI2w7nH+dPQPAi1+eO/OCd2MIZd8GExEpmcxAJR9VK8t47UWeplg5FmPCgXwf9b1zeV2czR4xe
efo4QyhloMPvWGcpwWlSK/Gij+JKOkISbGX8G3Nj1kjXYKa+8zyRBaz08y86vH11wqbB4KCZCF3T
+IXl73pvFf+A3p/rHsKthGTD0Dtc7s+IpQOJ3jPMh0Njtks/WTQGkzgTVbg1L3u0Ok3l+dNN/BH4
e6kXKps8QaP/02Ok9jtg3+tT0hTlSXZepv6q4/gdz52L/lopwGAKSMwNfsRF+eHIAPZsP29alIM4
in9ID4P/qQIo3+IfIf1hAGPsM/W7etN1GV8SzF71oSbwdrHp+HXjSNIVzWtUt6R8STKrRXKJFkKJ
9AVwDETK8OtDI/QBWkF9EZLu4AkH9+wb7giY0vr5AH3m9o9b4Vd+vr0aarEMdINsqWGkALD2DC+1
pnEHPqSbAJJ/Sm7Sp17EZ2xVXe2DDvb/ZcUJkLQYXrFxPFZL/zLbs4AWyRY95KO+VUyafwHj0FcN
a5e44jhP9V/K0s266zWkLlJn2v8adri4VLZCPih1eEGxSRnZyxeN93TcVescxqXMi0j5UdJ2RMBo
yQaJbexAEQcXa8HW0ahgvIYZkwVfIb89F47Xa+FgvYipOxi3JrYp3slvr53YWZp/pbAOYRA+EtmE
ymtq6oZqt3fJ41ibFS0GXd6GT8oDgjbwKuHBoqnGv6dg+HOZ/4/0zCT+Uy7Igseq8uWJYgveKBYg
xwmOOtOTCuW3kSyX+v99Au6DHAtJutF1zwSGt6Qb1Fl7Eh6GQLiK6P1/tteJy6+PbbdfDpz4Omqv
oXE4Uz+bluKoN+rFkgQQ6K9i1CO4AOxbfDO01kp3o0Oc5F2U4+PWL6Lm14CbFsCOB+iJsb9djKsr
6VeKkExCdZcWXSkawGJkP8vQLGI2VTXVY7+aME4ly0JDfcjjXpaJIewnlTr+KPfybAH5ylTH/3IW
TbEBrfwOyou74Qb7bR7Hvu877b0JjKsk0x4MaobL3DT477csd3pLTi6l8zuNmo9cDU6B+b37mlSs
P0RSq9EUEdTf6Fbufekz2VkzVIaLHI15SWNjHR3LRWL0XHV6TUw+XBPqJhf1mguXtBMhF9AQhxcC
GjyM6LmCB/Xs9q8BIt4h7HH47rgh3BO3ygCBh3nu0CopKgCyPuuKsAvbfBedJpw6ZZrwduUO6nGP
QS96aXafhos+PZslQAEv54BQS7tkymQGwn1szsh/Vdx5+iM5tqnbgeUi2TLu6BVyNfTBZmX7iHvj
gdodDidYYbM0S9w5VBU5oQvEBL3bdJImIKphwUJXQNujyvmcpZbCmcyfRNxmRe2dYTgPQNWfN1pT
FNB6lKbJUM0YtcmRHn41M3cb9SOrVDjg+Ac6UlhhHBCSIJst+oryoBpxW34mqycb1Ri7AuFg+8Fo
NMTj/C3RKJ3UwUyADb0ZZZyVkoXaX60UPXdIsyCM/jiNAWxQTM+yH69J2jI4am4xSXBMq7cZhFBv
SoCOynVOQkq3BXkiPBg7FnOdcmHw5bDHG78coXcP+XrTjsoGCDPqW4Ijb4unEhSws5yVbbbK5RGH
vVeQAZuv5ZTb9USJYaa3OdoKZ8CGjcZTEZ7DlUiWqfyU/t4sPF4Z1rBHyyJUXeNHDvegstkdvNXV
N8gOqTBqArG70XpladBz4N7bZv42w1fTugZHhdfJDsh2eUhrFk7L0+2634scRGG387wwhbLm/0LP
E3XTbL1OKMXmLKx7Potz/JOWJ8aovBl3f1WpyADYOZSXnu3MF8mZf50dWCAyypk8YLMAOONysG+Y
SjC97PpPkkHLaBDHInJD6f8xUVEluoCxb+Y4f2m6jnIjS/j/HtqUBlh8bjw8hEbVwlS9mFlpXXSY
j+XYbuGYqjMLR2CCCXQk4CGlYGqg04hhR43lADH5DvpfXIQCURg+rTYaJ0FXkziwD7Z9Gaog35M9
Dy7pwLIi+MxLDi1XjZFNKUV6OUa/JLYXm1SzAX8J8vO3l4nD1kGxfT1cQumg0hut80rtXZBrp0cc
3fMgSXXrel/qlarEqBYGdo1YcD2Rcrw1/MUfnGm/UBZB16AGeECcNaAvscZlZbSlmEH2PiKdDZRn
1luXRzBTNkEfGyG3QozeZlKIdbWV8JMVvx349w/9Pja5Bs4IxWnlvsl/4LaUr/XjCMWAKqUWT/p9
vZskGpTEA+cVZfwqwM29Vn+cGcytzrA0PB0gh6/VCfmcfc0VH1tjgkRKR3128QLmkLoB5novHhaR
j3lMcy/ffqEDPQ7b/5mVUpUB5xlvVRDJXRCkrv0c/Qjzl0nV2G2un5TTdN2J6DxY8kvPA2K8xSKQ
CJpx21W86pZrFDzhg8eqKXOkxmU5pdTcIf7GRzxhncm8kNap3qEzrw2M5KEqNSZHM81QRSF1CNRD
j10n22UaJVIr9uiu54SK6gwVYuctZgKNkAo/GgOwwp4IOAYJ4/tHw+P4gWsC9tplZSjxSOXStwoK
fy0f5AXyH6puEyPDZQTu5CzhDlT9M/ElneySAY3qLhUEiTerNWcX4Byx2ODYBmtUay8e+8KyVX+7
7UlywiL5GK5+TEs7zy7SHktIgxWn1FiEVP92Jr1HsbADozhWeqzPS5yHwKurPdmupcS61Aj0zcfj
SOOIWkeikoJ3fVppu6B///Q3Pi9UbsvLdYuFg7rNfgNoKxofxVPM+9+eoG0IU4Ysb9qvs/d+/H3W
z3MnWGXxlBnL8hzD/aHTO09c0oQ2nGerAhZOp5UQVPcn/GejiCRsyONZj3KIoV35E+dMugkdhzWd
sQYYsmWKQZ5xglqsbbpV+8cVCxZnV1eQysqRCJpj34jqbA/nbQ9RVnVw4I8i332CzdKlTbTxtKog
aKXoaatKE+dTuuyJyIafNB9OAxCi4/QUdMP57FuIS0FKInaFenrq1RNcT6/4JNUodolhf7ynhtWw
xwKs8T4SI+0FqDXPKXbRwc+BwlM/E8YdLcMJyiUTCP44XSHJwi3fOHVLJG4kIsnjuBq0L7dHrOrd
nGl88cw2cwBXynzLTq0MBxv7b6Srbjgwp8vn3CMVnEiuOpx9IlJd4FfceNG9HLd2W50BqOYeg+08
T/8Fu7tb14ujVICQYtbBLcVa29SMMyhM07GVATAZToqQ5wBmCPTph4MlSFalbRPpGz5c+y343TYJ
l6Kh5XT04T9WYTcpRHz2RduSZbEUiOMf3lYB0Xevpor9GUYxF0OrXF38buKZ4NWuGG1cBWx+6+cp
hrrcI5KiHMDi09knzaP4KAHrwW5VJdUzaKC7LU1xy06gxcftbsZsP6TpfqIkCVwccd+PktGaQcZW
G5vHK3XBg3w/pxHWPN/LoluAGxnaPgAFp5bi4Y1iwdzM6k011J/obLOmX1//K0PV86/dxt+ONgoJ
tZpg6d14Wb+5lH/NOx32RX61LUR5RKTqdZ8vLi489UEcvd2K2WGIiTy3K6N8TDvL4HJdeNGxeY/f
zHIP690t7KxejrIEicGiL6pC1QFfo2GVT3JVsi84LIkKGi8jD73IQdGnZh2n0LWvxw51Ry7uYQow
j9BKxtZK2/Xb6zToc/YIN4NRjkAeSm40OBR5v+5PEWnb2zeQKFez5UvVfZH4J5kBCq1xVwgEWHO5
zz+u14Jz3T5ktC9jwM2pUThWB02AMX6q3+K12dOO29K16aw/mQYotE7rqplcHhanmcyxEkh5Rs9Y
eUgIsp1UZdzd92k98oN68nM0GRNK78WMZIiWUOw/LqFxuf17CrmJOQ/oRjITQB3lcjfyVQ/FaZ3K
m9m2xwL8Dsm1qnQJcdeLOw6C6uOJeJpJQNObEH0Zmp13K74WVNLCQnbS4JQvat3gtGSJHpn8dgR2
w3ZcXZ27MW6W9uyK3cKv4aNX13U+h4E+8MHdKlqZBSzYGxn48IKV5LLyAkSUY1SMhk/L+xpfY8x4
DyG05FJZyp+MoNEzB9SzxHMThtQ0kMd4chYYXji+a5+TyEvSEDEIkWIwnVejIfi0HQLk7ZytY0Oy
kDgdb+TLgyyOHOzdw9OZVifMTO2qfF3ae+GZO+EGWGO3BbPqnsbSe78eQ4DlwglKuPA04G+PVPc+
ln8oHivDQZZODZ8CuyOQXfptw8Uh9eFyjgeM10tZ8DmLLYI4w9OGwkQDcfWHKZhDJoHoITQyscZY
mGKCouxW567bI03SMMSKyd/BODuLcxYlsmTanQrKDCCgYs7xruXlxKWGsuekKSAZU5dUKWAMusa2
Idakn4nQQbtQJXuoXB8t1S1hsoCv+/pkC/6mhjBGW0UR1Xcdn6bT4nVlrBoRbhfGzU1E4Pfio91c
g0Ip0gHJdsqRXmpH+G2f/FHYXVlj9rDgdNiwHw5raCR7VvO0YtvEmNQTcYi7s3EBeT4WgB8MAbYB
J7suilNQp6lH2neRQjLbipplVfVLAn7fGJOwCUYWUZrjyuyylsO27bWHW53KHV0ADcyfbQpDtvyJ
mjROUICdJMJ+2oFyGbyUL5UYTat2vviKvbhVvBEGJauqsMHxXL8Tb8N1XYCLoaEd3h/SkQ57m3O0
4byBpoDhfkhEH2tWKN9tRSjJSQmw5N7r49pXZ8P62u6g40Ih3oNC8FKsxYYcIZUBMKiYN4/nQ3c9
o98zXxCAIGt02DI33GflYeVy0nDEEsO0DFniYZgPGV7tTnE6jHNXChxDCWRhRUhB85WSc/gZxsrB
X2UpsW838vJtqBSxdiAVJ/5mpI9xMEgGXfElFd/X+rXD/aWJFlTQAHfLpQ2S8oxFSGafbyT/khvI
kpUeZDFdLQ1TZKWo9PlvwuefIKHx9bekak0BXA98oQzHiEWxp5WeN3bnkX9KUBM8OljocDucXSz7
RWrliXwyyo5d5KnNWFhq+x7jBkFTrjpClNqxCh57AXISjGxPx4D/6pNYz51hpvda+QN6JEwBa0Cs
tfcl/xufCKv7mwIiwKpHRKt1LBDz3UPuF9xGoAItZuJwlDfW33QsISg9nkfRSWQoE2C9EnAZw4vv
9ljb+KjG71oWJ/6i6sIuUhAin7iInhDbde2ZhTcc47A0SPl7YX9gZm553zqIZIphyiI4N4u0a20x
KUJRptEHyqVsNtjB6bJfLQ/65f5DwCgpptyH577Iz3qD36fH2j7/ePhnweU/F8y8Z20uOFPHgi48
9S1zYPYZb77OdHYFUDPT8Bq81hzNNQ0qJjQaT9wrkX+GPCXqqHMVRRl/ldZb3TBK4yHPqTW2/g/a
Sn3Nz8r2LtHAsdLvievqHkYPlZC85p88K4c1EXhpsw4aZELl7rWLifEgsele407Ttg8ZTUbz3CXP
YtQtfD+xfqXcPw2hxRxnrUavbRorr+PCPJ4hTSjm3Gr2ti4T96RSB6PLVj31y80/vO5lIAEFPdM0
+QQcrra+tm4ZH/UpzLttpxdxStArjZmGHZxP/BZw/vv9dQQDmK+BRqAp8R4rMis/KvMIMjML9uee
0MtxgPumuXWAEUG4J8J0MubKBWx/+PVsr0gKZD7/E+qTa12npsO2ny4xY7EXhvN+NeWUhoRCh4Uv
kNNzt7Jo88BO8+GNY6fspekaYe+ct2ckii01AFMdxeMn5HR4ugm09c9alSl4BDjbuDHvxNBeauJJ
HkVAzdnMTFWpJU7jHapKw0WKvMkvvYVPkla2difBBcdjfhYP/PaWFWcgvaJ1wJ9sbDKK2ezz4qG3
svaKxALDzOk8iN7p4VpYmLCfkYKx2Ys7JuAcW39/de+0NlSrvP6mAHTJ1mBW++xqITtKdt6BiPZM
fR9xCD4YKKeTU7QopENMf0I7Vxxw06fQJiWzVt+JTFI08PGEgdA210yOrC6NqVBDoLAND/p79TNL
Q8ZPb9dujjFI1hvIkoK150vsAqbimHCc+22nLcoDE67h4P8o3rUB9kfYBUyyHW0EbSR71hqgru/8
hQr5ytjpV/LnsDEunOaofcnUXEDxL4fuTl+uWR4o+yOyfDWDDBPfONrQdbMulcKcGprWe5mTeVcb
2l/6y9BxrZUOrK3ubO8SyGUObGcFrkI0UR4HxChwuWTHm6+Y5L14Q8uu+3emtOR4T39Xmn5tuZQe
HYGBr08uQWz95ou/XVH4ZVBm6p+yoAmLPIOh7qNfKiCueErDJwrYjcOyQhsYov3uka2XmgG+LtoX
2ipW4aHBLLxzs8IBHY2ncKzgnYk+2JhVMPJanijUl5Q1buc9LxV0rLh9il5g8PpQ4EZugi6ndrMT
1+LXZxG5Y5TD2cva35pZ8B8tdEVXhtb1I4DrIpCrcofxXkDiY/7Ov342vHtXwssDZnXjZWUdq12Q
2IuzYwU0A1di2iGOz/VaVhms/q3XbvDNE0UxdDGtYoGfUaen845ElV+hcVR7hAT15+H+p8V+nScI
xUhFJ5GpAtlk0U69czkYJRX9nyUsXbWVArK3nB84zFq2txaZagbItSoeHImBryu1E6qEtJKyxvp2
0yFNs1GSjlFBSjLB0M5TioFA0ogm1rSt0tOMBX+HFM30PpDnXYb7FGmx1tGHeNCc2CIWA0iJjmCL
ltSTMzKROgHkVmDgNJ30I854VRiEJXSvBTSM1GPNvTeCDsrAFPkEICrPX2L9sLd3wztyMDaV22FC
qwdwftuTrkusb1suUH83ZIuTe6ORv5JizX4/LZRDOeL+/Zvi37dNkCJay2qibAOD0KZwKsdvGcVA
BTBoWGsRrZeE5wfBd3ZHmsjwC2mqNWcNKOpaqlnTn+fSfAXdCYQv/Wr/KK01wnQC+mZ/pQW3QBcW
fEX7ED2OZNs8ESKdaAVby38i/EFQJq3fOmvuypX4Iffyr+zZp93wRPch+PAtfscQc/RSQV19ENQR
GhCb8DSx1n4uKmpcE+LOZ8JqXPbzNyVN3WdhyYGAq++uowkHnhSU8fxU7DMwT6IqgXNaLxLAwL1A
jHOH/rYQHgD/S2854ARYJ+0iT1zJXcLqEaShjVsbrDTQh51AqD0OlleMewT4XruCpwl8xxhI+LYC
dhAWppu66TgIoYRKttu0Xv0oqSKmgy9/gwSJueGfizgI9rpNa0qDG7hqoQ8Kh9xCsKGFUUUUMbRL
ftpT4r9COGfShuovHGa7t/Q+zbPLliuEMoB3W79IElZv9DUnr/YsRkR3TeW+T4pJv95ycyJ/9fLb
gf3RpZzBco5AauPzcoheOISqkkILgFpV2jJ2sz2Ne1h3O2MaehwsqWzs4cvgnKjnvxngiIr9tGKR
vorNsqPSpoBY0yhURImsWwnvOfeclAGGqUyrdc2rzyOmWyRF6gD2y/vO18PlNoacNSJRgRNmZO2+
dk3v5qforZhZAIsusq+Pk6wI1L3NDdt5LeHG8JVuh7cGkGiiz0g6+5R1FYQExo1QY6kYa56h/Hnc
a1PSvrXasrnXiV42ooGmwlQjMaKAluX8yhAUPdwSBAzTgZpMQq4Dyrq+Naoq7TTF1SP2cwxUaPP/
7VJYtYM0L9C5fwFUAhbKOaPQeXQERwra/hFytlmOFhuKGfS+o/luEq1cFn7cD9VQP6tHw/l+y3ZN
6a5KujHm7f3OLgUCMBu7OoEWfopih9W8iNOa2XfvaRdE1qhbc7J2NdvYiZ0tc6WLzWhSh3B76CdF
NQUNF94iXU5sdd9FCWB0dA8Dmv29xJhFIGx7JlUUMQf2771XIpaLY0LqjI7ANh31pvtFhIPC9zIA
2vsqMrYD5PMJ33aXaa6d93xWbh7G/PzlizmjRejFrxNEJghqT8/Ac8uSvdlqUXr8e3wA7xklY5he
F3dTDrThRASiaQ4ZPNMcCnf05TMKGh7KOoEdBWUNsXK7IZ7yILmC4pXpe4wF/2T7ZQvtlE9YvY9i
dN6ZA6hWOZBO+WHkiJ7bNMUyA0qGRFHsEmrHURcneB1uXSdsNeXDNZXk5tUhHXtpS5gRYmXCouji
rm31GJzjcwbkw8pS2WCKLfkuOeIqoq7ktmlgDzsYIRgbQR6zp6A8ZTeY44veeiaY1pNi5s2z1wuS
Cj3PNFLQtjEeEENGbfGVmBde3RPjylfFFQiIW3Mp7hc8qgFjYZkM8XrJx64ETWAIse36srq2Mwyl
iphvtSuolU0jVFch0ub727gDIFMSuBUi0sEYt6+9gcW2/XITMWBCUF/urwWIH+ruJqskUAtIviaG
JICSKNH+a8l86jswXJVBkcAQhQKTkcgxINT51sc+RKeZD3PHyU3jCfJnYIEiaTmz0bceRYIMpaI7
BYS5nAek34XBPwXrwiqTfKVHrurIDFuuHUmwW53FZoXZpi1m5r+d8W1MYQnV5BS8eeY6erKp+8mn
N2YzxI9yiaREFpl1w3YR4Wyy42h+heIAhKoCy3A4TKaHy3S2jAn5+MEy20IoZOfP7o2wGpIcWElg
i1MKzPHzYuE/mCaFppmjuILigjCmlKtU6TPxhAZKz+2ofC5JVw/spR6mOzojw4x5agMc8jU2h5Av
/3cxCViosoIDfid+rGtahKZsd5+pyngbNiVKC9Y7TOqt94bNc0otfVaFGPPzfIDM/N+ISINtnSh6
F03u/oaGRIc9przdU7YIEua0upf4axRMk/3j8FH5oLSBPOOj/uXzuoqJOGDwHFgJPyp14ZA6Y/If
KOhiBOhtO9nyuo4opgJJ6cILZYbQoFn9xDMsybgqISFneXsY5X/JWS8bPw0rbPI3DB3HJsBfqby5
Jc3qJGvTL66sbJfvcCzliIrqNEXOPjVkC/UiUDgdNqWjDF4QYG75+DKXsJb/FQuX+jqDs1rfEfcE
M4J9RGAUncV3vGbqRXvISr1gLuqDvsqx7+zRjCvoWKYlhbUzPZ9ZZX554LrVWISW5VciUiiDCuWv
sEQylbIGAlLVFsLT1Kfvela/T6J0YimOKRiGGpFZ6o9RmHn5gmGhqQvdpRJcF10dcUcp1GlizSEj
L7xKsQngtOWvTAWfabTDH7+moFGAKDoPfN95ZeFnhgOExKBHqh8PiZZfEz+IScqIpjx7RRrSpCJm
yBwbnhxBEDLG4x5fN+h6W/9meuFjKrK5zdeKcGf0jKvULx6bp/UHKsT9OwajW0f8j+GYkgzHJrE1
87kvsF/rIfhbai24Hg0hSYcFDfulc7via4BEUc2cst6ZowyweAy1ADDEHXy+EyH15KOBX8sSwtoP
KO5CmbRHMQfp8p+CQjcCclNm3Ssbphc2dDo3HfeygVaogpT0ZCLkwvgcE10jN/o3XQTdJfYijByu
x/f4/em82Ql/jOqbrhac4oLVYZCeU3+UPVhtGahVvExGbhQVr7n2Oc3bMGEr+E2OztB7B3xsEWUK
eCJQzqhDrPFXQ+uRuFfR8QgT2JgrHFEs2FCXFJT8EeqtX7hHGy7e9AjB+RpEvdsczxwLh25PjwKB
z5lEbkB9G6d24FQfPyZZckWMQbZ7fVCkucB8TFnnJtqFTMb0rxj0nNGGVGraeMJu5DLZBoDuX+zV
5VpUmaMFFHZtfR1b3l606D8ESYrbmOvf4VB2JBvnijaZRhUSMfTZB7xzAuudxPFr9bauqDZX4eB5
Uz8Q7LTvH2IKVXqYAj5LG4nM6QhwPZXkZKccjfaJSCc6+mSKtmxOj+C8t9J9K7ikgqjARiS02oOw
2ZChwM5r2M3/+tKzpoB002XGf7m3t0toikpvG6Qp2bFfdsYKsOW+YXfCJN0ph6EERrOe+gXox/C9
FsOdLtrSlyFmXaXpKKKMjpPRWYAawNy/ZD0FeA2BmrV/3tPr7T9p8vlr/B6MyuVx9dkEEBzVYFzp
drJg09XNaOSlwMeDk5ixf0LWTZvZmFpcXKL2cPvX4IIoHCKMsPnJyHgeGgmeeEYZn5uYu+E8nBR4
MAdjvoEx5H3me2woFyQB4hOhLMXH3mOAFp2uWwRUUtPeUJHZZJBOShn/f8txxzIjj82vl/LktU9E
Q6CeOWw5jEh0uhIKGK7X4PZfxWDzBTW3Ng2XxIW+3ObPxpDY1mAEcO/hnobWwXpFoNzxlJrTQBKe
5NNvnwMCNrcrmMkPq8OKVFwB59acrEpTpp/m31biI7tHLFcOz3iplOh4/qaFZeyXbzgx11cICP5k
1ZlP86KvvL50oikhThrjoABmcI36flJ3R0huTo0rcsCm1gR8MIDn0IzV8TmkUau1ZXowMBHnq8YE
geDoKTJcHw0pAdSegO39vCtAyyiHF/warblgbBXp81vtEeUUmxDnYSsUSLI1qQ39pQFjFwvitAAO
xwuYrAEsUbWaDhD9eyiHoiuXD3eLWMy19MLhJJxfFtcTNc5wysCErt7AGoxM37T6ozeBa/gqzBZr
t7aUOCJ9coDEvQdxzLYQbL0eSFaGEquSX9P25ZDNfCI9t9TW9XbROXcsMdJxFl1FKXb8QJiQW4r2
DgsrtQ9fNBFE6VCaIKa3n8/pMS17OUtoP0ZIrQ67u1CZrY+EwNOfdyL6KXEk2Ths31ENg6jpjZRt
mHTzH3o016JC0T8uDrfCPwp4QItOKrdZMUIShCoVK+jz8dT5blwlA456Vz2YiOwyioReI1xdLaSN
LyJeCJQxialBmJ2dUiEyAcIVGiWN4bnErSnO+mGYJo/99lmuL7j9nKyQqWS/XSKQM7ZzKu3hDBC2
PhelWk8Iy/aaG2AzJeS9u1fzyzlUdXcNAHvpBrVgPR/MIYziU/H/NOS86oyWHW8CJfS7j2IV3Dbd
Wj7yVJg2Pigsm9AZBiUbZIKqbhaExTnDS0ZVJouTOoj7EXtunXHkHyU5LtqLJ/F3dy46SewDaFEq
B+oBTeNnwNx5NADJqEKNd7oSEhlGw7yYUOKgRRHnFi+f8Ghw1w94oVL2HYifTDAEaFI7LxT7qclM
GZt9AulMv3LzJWdpoYj6p36HerO1U7PyM/9JSXCahI9rgRO81qI8rJJQEzu6qX6+WCT8h6DegVfE
DMdsswOPk0TvqLSDUUaElS/1KccjTPCRDQcKu9SJc9mxa3X4FstaqPCtxoJwRcrWDg5A4QT4uDhN
9rzf6Aefmy5L0juqGNCfYY48aar3zoqED2gM4FoTK5X8hIrvnI6nBMQUzMmJi4cFw2EMmKBr32Hb
o+BS1sBB+mYCyDDcz3IgQTHkanjz7dM9oUIHHTZcP31aKcDTxC6Qfg4vgKDwBZ0aLaXK67k/uIwD
lVCy14SJi/9gwjMIwzRJJS4YNuHPv0FG5Ebd1a2KzMkzG9HUXI2r4dBcACDqvv4vEeHSuifUULwl
1al9wxVREnJEzT/NmCS/HWFd7z2wn/6NHNaNJDTAtwkvwjxg91LrjsOhm1b9HdJyOW4OJKtE07bt
JjWTyqxRg/bdEsY4h7rDIhVeJ/UiKjPJTaoJpiZYTvtJTofoYktLeHm0CUwQCvzmn042OyidGemJ
Rn/ZSmwFcQqnqxeILWQnxkNCbpH9YzjTyi80rt8K/OmDbt+S8u1iDiEQumLQ3tCCh7UyKrB6gYsS
DCV2uHaqsEkqgdadgihGJkACqMpPK2sbC/ivg2JE1uK1SxbzFnwHztFLdjbV7jNHS6QejONp0Qp/
tEDCaiDsukdC93vmGmaqkrygKQFf2sisFCFfvKY9skKZa/JJak2m693MuErcmciQu7Kw4KLjHVyw
VKmFKJ9aROzsgcKgLgpFEvNzDJm0wlSVc6O3Rkg6+DfubWDTJxK4DbKVXJh2yU/MsMceEp4u+WSY
gjhY0ygb/KZfpH+d2/YDFZAdms6vjVtBD1QuQeWou6OU9QAnpsBYGVoSA2/hk9ubGemYZVDY9L4C
CXdYibKYHsjylAecq4wbNtmINCVbfB6SkFg920zIWSyiXqfATQ6QHuWicQeZAickFwLT8CpV9301
TsKeivp5lQcoX36Vffq0azk4/zxwjNipGeecUTUeSD4OMrvx33yxG8ddc6dq9LFx8cSQX+mxSx9+
z+d72XEGrXvtD0qNrt5x5hEyU5lSWaD5lAG8eGrAqP9kPGXOVgw5zfvzBNT4o8TFLwpZXFnjng/B
nIdCUxSWcgFZT/NWAb4C0hVq99LN/C/8h/ph5tAvNfN4stssg6KJxfT/dEIx4irGsaFXbi/YmcAM
Rh761rYZWHFiXwBJ19k5yC6lYkdlIkvxK3Nfu+MIe9ShqV43np3d7Ai7xFuLuIGsxsmn+Rw+njt3
gRCAKmjZWjArylnuKpun5kjk3yU9ydW89r1D8TDF4VExrAWwHZdccll9z7LxtBgr92cYX4EBa+q6
+CSAJxv4CKjjyu5PB2uj3RmV8erX+hcjDs0xYHPJEiDJHX4hWbsjnylly18u4m7Eog9vFpIrdw56
f64zQq1cAwPeMe8dWN//XvXv9McnfuSxHa/1PIvYt307O1kzjf9d6ZpdWbaTjLz+OfWCQL1d1MMZ
BQ4PapSnGrVN3L6tcmJ+umHlVZcAvDTGmMW0wyZchoB3yCRyx7RzR4jY1zoK2RLZtBz+bW/27hfE
ZmOxbD/W5yGBqrPXlDPmPsPNbCMFYft8Z/oU6FI1gbk01xJWe33iJ02k4cWMW7azwsrefPUTHVJh
mX/u4auAlN9OYfIc0zzt2yRbr/4Z9BdG2XC74V4892VnleEZnuiW9/QP9kBKSVDqyfpDLULXoChy
0m4pRoMiysykEILZxIO4tAWa1iM4+vAe1vzogiPfZEi0WVDcJtLf2LUpntLfOrVFwySNwlf8eLuT
YzKYVHs9g7qFJImt+YrthiLSIAl4T5Cno6abtJmQNuWGU6dAnZYeOvsUlQMSBFhaiuMMlN29tZa8
/kq58wGXm/cb7nLQGt7sylBg0ww5DO8IWdkCS4ddKOi0QxMIN5muVVYOvepXZ9msKvfnk7DlOy+t
7tdZ+MP1zOO3sc+xTd0JdWDkQtzC3P0C8CGjblQnCVXwVCTAjsgshbe6kpj2dgjjsCgWasaVG3mt
xg8N3Tb2JOs8dz+GgtGXjRQf4i5G/GxOGAaa7AvuksjQJedHFUjdycddQ7CnLhMIQyFx1MIWhzSw
JjDEiV3n32zsEfowZWemYv02ZwwGm5uFgOAGznS+b49UzEO76tIW/Tkq9eTQ/gm1k89FYJ/Wii0d
8kWMUA2DH5zf339MNlyyG0yJE8ZlOphQXHcoBmoezqqYN5E8BM+i0MS5R+DaBicHz+YsteO/3pwy
lAeymBJFRbjEvGrBWFCRl5XWqeHioL/ff2EGg7Lt7IN11nup69LE+toJTBtO+nSNCH6uGxaytpfo
Av4bLNgdtmq/oAtSXahDCLvajR69fUhq6ZqbyBkvHdI7FAY6wIlcfW60iLI2bp196nCQg1stV3Hh
50ncWpN4kzf0vaKi6nyPRWkiY9u1Xy3MOhS8q0utq6CLZihOTFXbyirC2kIo7xsDbm3bqH6Evib2
nfjyVa7nUzllGsWofEn2SlnscTmgdm9/OZNsV6l1QTR7RGEVuKlRmgxs07gSA5D7mN6eWlGHqRJX
vWQTt/Ki1KkPj2/id0+NECOxqPyc+s4H2FFq5ZtQm0fZYL3/X/ypgLjzQO+5Fz1TzHN5CrjQJ3iH
AZc+EAVt6KkShcHeO9dClv1lZynkIraGu8FBS9o459/l1jcT9Yi+nx45jMbRspbkjk/iUvgd53sj
TlM6ZFWdgaI9ag5TtYDK5twDDXY5gD8s+FbxByIjoPZfZSU+EWJ7UQpJaZYYC4QL6lmeXo0ORROp
ooVTFvCIJ3l4+moblmpmw8pcEBADU7OcWAq9b7bXNRnUJplkvC18C99LKkzo+jl+XLU1ChOoOHgi
397lnc7iQbEy3S0+wxmCKauhpJL4xmWruXzwNwiknSIkErgITfMVW3jykJOZShe8J5CebjYC/vUH
Gs0u/Vd2rLppPNt+mA0TF1n+82kvZQ9SmMF7EtW7DNuTKyFFrFbEtHvCKRpLK+8HWkslErDHO7wM
7mTglgy4PjWQWA4VAEYeP0ruGDZgXOuwhHUgOJFWfWYzm8STyZjdIMAMvcWL1HH0gjJX6DQRBxIf
3da6TwuKc+HwF7aBb+ZSAyq5BJuxYggh+LortcYBI6AuZi0yCMXqa8q+McJPcuEIsPPd+eiO9qy7
iqkuNwQnxPnWd12Lj/lgRDVSTgGKo59cSXkUuEsROoQa3ymoiqRbaHxmxcSM1ZwSOSjDlyCj7tcM
hBv/I4pLrcy1X5iSJrwigHMGzrnSekz/hxPmAE+DbYK1OClzyzWMRvwD4vkjH7Lo6fr4EmbdRGmo
41AxhhE13Ze1qVXA/ibzxrWVbKO5ueA74IXmyr+ehVaQQr+0BLX7HTMWpF0Pc6iYa8azXFnsibR4
nK830HBgmn99VG2SLR/C9EtrVQ23ruDgw+lnv96PI2FtqyuAlpNWXQv2a3zTYLhuqMEjfKUqCzLQ
KShGRRLAsvliExn7r8ABZnGtmmeJp9znloknG4dxwtMLJIe2uBsFSA2BlzJ5GWSCn41uFr8OYDr3
d7JLV0JJK7tA11CtB2qOECVr4/9IM8pg2ufs
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
