0.6
2019.1
May 24 2019
15:06:07
C:/Users/tomjamf/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/tomjamf/Lab5/Lab5.srcs/sources_1/new/Lab5.v,1635459866,verilog,,,,BCDtoSevenSegN;BCDtoSevenSegNTest;DigitController;DigitControllerTest;SevenSegmentFourDigits;SevenSegmentFourDigits_FPGA,,,,,,,,
