
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 761.98

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sel_r$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sel_r$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.20   15.84   33.06   33.06 v sel_r$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01_ (net)
                 15.84    0.00   33.06 v _18_/A1 (OA211x2_ASAP7_75t_R)
     1    0.55    7.52   22.91   55.98 v _18_/Y (OA211x2_ASAP7_75t_R)
                                         _07_ (net)
                  7.52    0.00   55.98 v y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                 55.98   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.51    8.51   library hold time
                                  8.51   data required time
-----------------------------------------------------------------------------
                                  8.51   data required time
                                -55.98   data arrival time
-----------------------------------------------------------------------------
                                 47.47   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.32    0.00    0.00  200.00 v rst (in)
                                         rst (net)
                  0.00    0.00  200.00 v _12_/A (INVx2_ASAP7_75t_R)
     4    2.05    6.37    4.20  204.20 ^ _12_/Y (INVx2_ASAP7_75t_R)
                                         _08_ (net)
                  6.37    0.00  204.20 ^ _18_/B (OA211x2_ASAP7_75t_R)
     1    0.62    7.78   18.63  222.83 ^ _18_/Y (OA211x2_ASAP7_75t_R)
                                         _07_ (net)
                  7.78    0.00  222.83 ^ y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                222.83   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.19  984.81   library setup time
                                984.81   data required time
-----------------------------------------------------------------------------
                                984.81   data required time
                               -222.83   data arrival time
-----------------------------------------------------------------------------
                                761.98   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.32    0.00    0.00  200.00 v rst (in)
                                         rst (net)
                  0.00    0.00  200.00 v _12_/A (INVx2_ASAP7_75t_R)
     4    2.05    6.37    4.20  204.20 ^ _12_/Y (INVx2_ASAP7_75t_R)
                                         _08_ (net)
                  6.37    0.00  204.20 ^ _18_/B (OA211x2_ASAP7_75t_R)
     1    0.62    7.78   18.63  222.83 ^ _18_/Y (OA211x2_ASAP7_75t_R)
                                         _07_ (net)
                  7.78    0.00  222.83 ^ y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                222.83   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.19  984.81   library setup time
                                984.81   data required time
-----------------------------------------------------------------------------
                                984.81   data required time
                               -222.83   data arrival time
-----------------------------------------------------------------------------
                                761.98   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.46e-06   1.23e-07   6.40e-10   6.58e-06  92.9%
Combinational          3.39e-07   1.62e-07   5.99e-10   5.01e-07   7.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.80e-06   2.85e-07   1.24e-09   7.08e-06 100.0%
                          96.0%       4.0%       0.0%
