# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/CU.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/DP.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/Single_Cyc_SoC.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_ad.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_mux4.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/auxdec.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cmp.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cnt.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/controlunit.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/decode_stage.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/memory/dmem.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/execute_stage.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_ad.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_and.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_done_reg.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_err_reg.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mul.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux4.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_reg.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_top.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/fetch_stage.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_ad.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_mux4.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_reg.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_top.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/halt_latch.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/hazard_control.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/hazard_control_decoder.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/memory/imem.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/control_unit/maindec.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/memory_stage.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/datapath/mux4.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/pipelines.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/regdff.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/src/pipelines/register_writeback_stage.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" \
"../../../../Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sim_1/new/tb_Single_Cyc_SoC.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
