<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu.h<span style="font-size: 80%;"> (source / <a href="amdgpu.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.</a>
<a name="5"><span class="lineNum">       5 </span>            :  *</a>
<a name="6"><span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="7"><span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="8"><span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="9"><span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="10"><span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="11"><span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="12"><span class="lineNum">      12 </span>            :  *</a>
<a name="13"><span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="14"><span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="15"><span class="lineNum">      15 </span>            :  *</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="17"><span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="18"><span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="19"><span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="21"><span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="22"><span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  * Authors: Dave Airlie</a>
<a name="25"><span class="lineNum">      25 </span>            :  *          Alex Deucher</a>
<a name="26"><span class="lineNum">      26 </span>            :  *          Jerome Glisse</a>
<a name="27"><span class="lineNum">      27 </span>            :  */</a>
<a name="28"><span class="lineNum">      28 </span>            : #ifndef __AMDGPU_H__</a>
<a name="29"><span class="lineNum">      29 </span>            : #define __AMDGPU_H__</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #ifdef pr_fmt</a>
<a name="32"><span class="lineNum">      32 </span>            : #undef pr_fmt</a>
<a name="33"><span class="lineNum">      33 </span>            : #endif</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #define pr_fmt(fmt) &quot;amdgpu: &quot; fmt</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : #ifdef dev_fmt</a>
<a name="38"><span class="lineNum">      38 </span>            : #undef dev_fmt</a>
<a name="39"><span class="lineNum">      39 </span>            : #endif</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : #define dev_fmt(fmt) &quot;amdgpu: &quot; fmt</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;amdgpu_ctx.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : #include &lt;linux/atomic.h&gt;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &lt;linux/wait.h&gt;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &lt;linux/list.h&gt;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &lt;linux/kref.h&gt;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &lt;linux/rbtree.h&gt;</a>
<a name="50"><span class="lineNum">      50 </span>            : #include &lt;linux/hashtable.h&gt;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &lt;linux/dma-fence.h&gt;</a>
<a name="52"><span class="lineNum">      52 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="53"><span class="lineNum">      53 </span>            : #include &lt;linux/aer.h&gt;</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : #include &lt;drm/ttm/ttm_bo_api.h&gt;</a>
<a name="56"><span class="lineNum">      56 </span>            : #include &lt;drm/ttm/ttm_bo_driver.h&gt;</a>
<a name="57"><span class="lineNum">      57 </span>            : #include &lt;drm/ttm/ttm_placement.h&gt;</a>
<a name="58"><span class="lineNum">      58 </span>            : #include &lt;drm/ttm/ttm_execbuf_util.h&gt;</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="61"><span class="lineNum">      61 </span>            : #include &lt;drm/drm_gem.h&gt;</a>
<a name="62"><span class="lineNum">      62 </span>            : #include &lt;drm/drm_ioctl.h&gt;</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : #include &lt;kgd_kfd_interface.h&gt;</a>
<a name="65"><span class="lineNum">      65 </span>            : #include &quot;dm_pp_interface.h&quot;</a>
<a name="66"><span class="lineNum">      66 </span>            : #include &quot;kgd_pp_interface.h&quot;</a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span>            : #include &quot;amd_shared.h&quot;</a>
<a name="69"><span class="lineNum">      69 </span>            : #include &quot;amdgpu_mode.h&quot;</a>
<a name="70"><span class="lineNum">      70 </span>            : #include &quot;amdgpu_ih.h&quot;</a>
<a name="71"><span class="lineNum">      71 </span>            : #include &quot;amdgpu_irq.h&quot;</a>
<a name="72"><span class="lineNum">      72 </span>            : #include &quot;amdgpu_ucode.h&quot;</a>
<a name="73"><span class="lineNum">      73 </span>            : #include &quot;amdgpu_ttm.h&quot;</a>
<a name="74"><span class="lineNum">      74 </span>            : #include &quot;amdgpu_psp.h&quot;</a>
<a name="75"><span class="lineNum">      75 </span>            : #include &quot;amdgpu_gds.h&quot;</a>
<a name="76"><span class="lineNum">      76 </span>            : #include &quot;amdgpu_sync.h&quot;</a>
<a name="77"><span class="lineNum">      77 </span>            : #include &quot;amdgpu_ring.h&quot;</a>
<a name="78"><span class="lineNum">      78 </span>            : #include &quot;amdgpu_vm.h&quot;</a>
<a name="79"><span class="lineNum">      79 </span>            : #include &quot;amdgpu_dpm.h&quot;</a>
<a name="80"><span class="lineNum">      80 </span>            : #include &quot;amdgpu_acp.h&quot;</a>
<a name="81"><span class="lineNum">      81 </span>            : #include &quot;amdgpu_uvd.h&quot;</a>
<a name="82"><span class="lineNum">      82 </span>            : #include &quot;amdgpu_vce.h&quot;</a>
<a name="83"><span class="lineNum">      83 </span>            : #include &quot;amdgpu_vcn.h&quot;</a>
<a name="84"><span class="lineNum">      84 </span>            : #include &quot;amdgpu_jpeg.h&quot;</a>
<a name="85"><span class="lineNum">      85 </span>            : #include &quot;amdgpu_mn.h&quot;</a>
<a name="86"><span class="lineNum">      86 </span>            : #include &quot;amdgpu_gmc.h&quot;</a>
<a name="87"><span class="lineNum">      87 </span>            : #include &quot;amdgpu_gfx.h&quot;</a>
<a name="88"><span class="lineNum">      88 </span>            : #include &quot;amdgpu_sdma.h&quot;</a>
<a name="89"><span class="lineNum">      89 </span>            : #include &quot;amdgpu_lsdma.h&quot;</a>
<a name="90"><span class="lineNum">      90 </span>            : #include &quot;amdgpu_nbio.h&quot;</a>
<a name="91"><span class="lineNum">      91 </span>            : #include &quot;amdgpu_hdp.h&quot;</a>
<a name="92"><span class="lineNum">      92 </span>            : #include &quot;amdgpu_dm.h&quot;</a>
<a name="93"><span class="lineNum">      93 </span>            : #include &quot;amdgpu_virt.h&quot;</a>
<a name="94"><span class="lineNum">      94 </span>            : #include &quot;amdgpu_csa.h&quot;</a>
<a name="95"><span class="lineNum">      95 </span>            : #include &quot;amdgpu_mes_ctx.h&quot;</a>
<a name="96"><span class="lineNum">      96 </span>            : #include &quot;amdgpu_gart.h&quot;</a>
<a name="97"><span class="lineNum">      97 </span>            : #include &quot;amdgpu_debugfs.h&quot;</a>
<a name="98"><span class="lineNum">      98 </span>            : #include &quot;amdgpu_job.h&quot;</a>
<a name="99"><span class="lineNum">      99 </span>            : #include &quot;amdgpu_bo_list.h&quot;</a>
<a name="100"><span class="lineNum">     100 </span>            : #include &quot;amdgpu_gem.h&quot;</a>
<a name="101"><span class="lineNum">     101 </span>            : #include &quot;amdgpu_doorbell.h&quot;</a>
<a name="102"><span class="lineNum">     102 </span>            : #include &quot;amdgpu_amdkfd.h&quot;</a>
<a name="103"><span class="lineNum">     103 </span>            : #include &quot;amdgpu_discovery.h&quot;</a>
<a name="104"><span class="lineNum">     104 </span>            : #include &quot;amdgpu_mes.h&quot;</a>
<a name="105"><span class="lineNum">     105 </span>            : #include &quot;amdgpu_umc.h&quot;</a>
<a name="106"><span class="lineNum">     106 </span>            : #include &quot;amdgpu_mmhub.h&quot;</a>
<a name="107"><span class="lineNum">     107 </span>            : #include &quot;amdgpu_gfxhub.h&quot;</a>
<a name="108"><span class="lineNum">     108 </span>            : #include &quot;amdgpu_df.h&quot;</a>
<a name="109"><span class="lineNum">     109 </span>            : #include &quot;amdgpu_smuio.h&quot;</a>
<a name="110"><span class="lineNum">     110 </span>            : #include &quot;amdgpu_fdinfo.h&quot;</a>
<a name="111"><span class="lineNum">     111 </span>            : #include &quot;amdgpu_mca.h&quot;</a>
<a name="112"><span class="lineNum">     112 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span>            : #define MAX_GPU_INSTANCE                16</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : struct amdgpu_gpu_instance</a>
<a name="117"><span class="lineNum">     117 </span>            : {</a>
<a name="118"><span class="lineNum">     118 </span>            :         struct amdgpu_device            *adev;</a>
<a name="119"><span class="lineNum">     119 </span>            :         int                             mgpu_fan_enabled;</a>
<a name="120"><span class="lineNum">     120 </span>            : };</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : struct amdgpu_mgpu_info</a>
<a name="123"><span class="lineNum">     123 </span>            : {</a>
<a name="124"><span class="lineNum">     124 </span>            :         struct amdgpu_gpu_instance      gpu_ins[MAX_GPU_INSTANCE];</a>
<a name="125"><span class="lineNum">     125 </span>            :         struct mutex                    mutex;</a>
<a name="126"><span class="lineNum">     126 </span>            :         uint32_t                        num_gpu;</a>
<a name="127"><span class="lineNum">     127 </span>            :         uint32_t                        num_dgpu;</a>
<a name="128"><span class="lineNum">     128 </span>            :         uint32_t                        num_apu;</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            :         /* delayed reset_func for XGMI configuration if necessary */</a>
<a name="131"><span class="lineNum">     131 </span>            :         struct delayed_work             delayed_reset_work;</a>
<a name="132"><span class="lineNum">     132 </span>            :         bool                            pending_reset;</a>
<a name="133"><span class="lineNum">     133 </span>            : };</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : enum amdgpu_ss {</a>
<a name="136"><span class="lineNum">     136 </span>            :         AMDGPU_SS_DRV_LOAD,</a>
<a name="137"><span class="lineNum">     137 </span>            :         AMDGPU_SS_DEV_D0,</a>
<a name="138"><span class="lineNum">     138 </span>            :         AMDGPU_SS_DEV_D3,</a>
<a name="139"><span class="lineNum">     139 </span>            :         AMDGPU_SS_DRV_UNLOAD</a>
<a name="140"><span class="lineNum">     140 </span>            : };</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            : struct amdgpu_watchdog_timer</a>
<a name="143"><span class="lineNum">     143 </span>            : {</a>
<a name="144"><span class="lineNum">     144 </span>            :         bool timeout_fatal_disable;</a>
<a name="145"><span class="lineNum">     145 </span>            :         uint32_t period; /* maxCycles = (1 &lt;&lt; period), the number of cycles before a timeout */</a>
<a name="146"><span class="lineNum">     146 </span>            : };</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : #define AMDGPU_MAX_TIMEOUT_PARAM_LENGTH 256</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            : /*</a>
<a name="151"><span class="lineNum">     151 </span>            :  * Modules parameters.</a>
<a name="152"><span class="lineNum">     152 </span>            :  */</a>
<a name="153"><span class="lineNum">     153 </span>            : extern int amdgpu_modeset;</a>
<a name="154"><span class="lineNum">     154 </span>            : extern int amdgpu_vram_limit;</a>
<a name="155"><span class="lineNum">     155 </span>            : extern int amdgpu_vis_vram_limit;</a>
<a name="156"><span class="lineNum">     156 </span>            : extern int amdgpu_gart_size;</a>
<a name="157"><span class="lineNum">     157 </span>            : extern int amdgpu_gtt_size;</a>
<a name="158"><span class="lineNum">     158 </span>            : extern int amdgpu_moverate;</a>
<a name="159"><span class="lineNum">     159 </span>            : extern int amdgpu_audio;</a>
<a name="160"><span class="lineNum">     160 </span>            : extern int amdgpu_disp_priority;</a>
<a name="161"><span class="lineNum">     161 </span>            : extern int amdgpu_hw_i2c;</a>
<a name="162"><span class="lineNum">     162 </span>            : extern int amdgpu_pcie_gen2;</a>
<a name="163"><span class="lineNum">     163 </span>            : extern int amdgpu_msi;</a>
<a name="164"><span class="lineNum">     164 </span>            : extern char amdgpu_lockup_timeout[AMDGPU_MAX_TIMEOUT_PARAM_LENGTH];</a>
<a name="165"><span class="lineNum">     165 </span>            : extern int amdgpu_dpm;</a>
<a name="166"><span class="lineNum">     166 </span>            : extern int amdgpu_fw_load_type;</a>
<a name="167"><span class="lineNum">     167 </span>            : extern int amdgpu_aspm;</a>
<a name="168"><span class="lineNum">     168 </span>            : extern int amdgpu_runtime_pm;</a>
<a name="169"><span class="lineNum">     169 </span>            : extern uint amdgpu_ip_block_mask;</a>
<a name="170"><span class="lineNum">     170 </span>            : extern int amdgpu_bapm;</a>
<a name="171"><span class="lineNum">     171 </span>            : extern int amdgpu_deep_color;</a>
<a name="172"><span class="lineNum">     172 </span>            : extern int amdgpu_vm_size;</a>
<a name="173"><span class="lineNum">     173 </span>            : extern int amdgpu_vm_block_size;</a>
<a name="174"><span class="lineNum">     174 </span>            : extern int amdgpu_vm_fragment_size;</a>
<a name="175"><span class="lineNum">     175 </span>            : extern int amdgpu_vm_fault_stop;</a>
<a name="176"><span class="lineNum">     176 </span>            : extern int amdgpu_vm_debug;</a>
<a name="177"><span class="lineNum">     177 </span>            : extern int amdgpu_vm_update_mode;</a>
<a name="178"><span class="lineNum">     178 </span>            : extern int amdgpu_exp_hw_support;</a>
<a name="179"><span class="lineNum">     179 </span>            : extern int amdgpu_dc;</a>
<a name="180"><span class="lineNum">     180 </span>            : extern int amdgpu_sched_jobs;</a>
<a name="181"><span class="lineNum">     181 </span>            : extern int amdgpu_sched_hw_submission;</a>
<a name="182"><span class="lineNum">     182 </span>            : extern uint amdgpu_pcie_gen_cap;</a>
<a name="183"><span class="lineNum">     183 </span>            : extern uint amdgpu_pcie_lane_cap;</a>
<a name="184"><span class="lineNum">     184 </span>            : extern u64 amdgpu_cg_mask;</a>
<a name="185"><span class="lineNum">     185 </span>            : extern uint amdgpu_pg_mask;</a>
<a name="186"><span class="lineNum">     186 </span>            : extern uint amdgpu_sdma_phase_quantum;</a>
<a name="187"><span class="lineNum">     187 </span>            : extern char *amdgpu_disable_cu;</a>
<a name="188"><span class="lineNum">     188 </span>            : extern char *amdgpu_virtual_display;</a>
<a name="189"><span class="lineNum">     189 </span>            : extern uint amdgpu_pp_feature_mask;</a>
<a name="190"><span class="lineNum">     190 </span>            : extern uint amdgpu_force_long_training;</a>
<a name="191"><span class="lineNum">     191 </span>            : extern int amdgpu_job_hang_limit;</a>
<a name="192"><span class="lineNum">     192 </span>            : extern int amdgpu_lbpw;</a>
<a name="193"><span class="lineNum">     193 </span>            : extern int amdgpu_compute_multipipe;</a>
<a name="194"><span class="lineNum">     194 </span>            : extern int amdgpu_gpu_recovery;</a>
<a name="195"><span class="lineNum">     195 </span>            : extern int amdgpu_emu_mode;</a>
<a name="196"><span class="lineNum">     196 </span>            : extern uint amdgpu_smu_memory_pool_size;</a>
<a name="197"><span class="lineNum">     197 </span>            : extern int amdgpu_smu_pptable_id;</a>
<a name="198"><span class="lineNum">     198 </span>            : extern uint amdgpu_dc_feature_mask;</a>
<a name="199"><span class="lineNum">     199 </span>            : extern uint amdgpu_dc_debug_mask;</a>
<a name="200"><span class="lineNum">     200 </span>            : extern uint amdgpu_dc_visual_confirm;</a>
<a name="201"><span class="lineNum">     201 </span>            : extern uint amdgpu_dm_abm_level;</a>
<a name="202"><span class="lineNum">     202 </span>            : extern int amdgpu_backlight;</a>
<a name="203"><span class="lineNum">     203 </span>            : extern struct amdgpu_mgpu_info mgpu_info;</a>
<a name="204"><span class="lineNum">     204 </span>            : extern int amdgpu_ras_enable;</a>
<a name="205"><span class="lineNum">     205 </span>            : extern uint amdgpu_ras_mask;</a>
<a name="206"><span class="lineNum">     206 </span>            : extern int amdgpu_bad_page_threshold;</a>
<a name="207"><span class="lineNum">     207 </span>            : extern bool amdgpu_ignore_bad_page_threshold;</a>
<a name="208"><span class="lineNum">     208 </span>            : extern struct amdgpu_watchdog_timer amdgpu_watchdog_timer;</a>
<a name="209"><span class="lineNum">     209 </span>            : extern int amdgpu_async_gfx_ring;</a>
<a name="210"><span class="lineNum">     210 </span>            : extern int amdgpu_mcbp;</a>
<a name="211"><span class="lineNum">     211 </span>            : extern int amdgpu_discovery;</a>
<a name="212"><span class="lineNum">     212 </span>            : extern int amdgpu_mes;</a>
<a name="213"><span class="lineNum">     213 </span>            : extern int amdgpu_mes_kiq;</a>
<a name="214"><span class="lineNum">     214 </span>            : extern int amdgpu_noretry;</a>
<a name="215"><span class="lineNum">     215 </span>            : extern int amdgpu_force_asic_type;</a>
<a name="216"><span class="lineNum">     216 </span>            : extern int amdgpu_smartshift_bias;</a>
<a name="217"><span class="lineNum">     217 </span>            : extern int amdgpu_use_xgmi_p2p;</a>
<a name="218"><span class="lineNum">     218 </span>            : #ifdef CONFIG_HSA_AMD</a>
<a name="219"><span class="lineNum">     219 </span>            : extern int sched_policy;</a>
<a name="220"><span class="lineNum">     220 </span>            : extern bool debug_evictions;</a>
<a name="221"><span class="lineNum">     221 </span>            : extern bool no_system_mem_limit;</a>
<a name="222"><span class="lineNum">     222 </span>            : #else</a>
<a name="223"><span class="lineNum">     223 </span>            : static const int __maybe_unused sched_policy = KFD_SCHED_POLICY_HWS;</a>
<a name="224"><span class="lineNum">     224 </span>            : static const bool __maybe_unused debug_evictions; /* = false */</a>
<a name="225"><span class="lineNum">     225 </span>            : static const bool __maybe_unused no_system_mem_limit;</a>
<a name="226"><span class="lineNum">     226 </span>            : #endif</a>
<a name="227"><span class="lineNum">     227 </span>            : #ifdef CONFIG_HSA_AMD_P2P</a>
<a name="228"><span class="lineNum">     228 </span>            : extern bool pcie_p2p;</a>
<a name="229"><span class="lineNum">     229 </span>            : #endif</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            : extern int amdgpu_tmz;</a>
<a name="232"><span class="lineNum">     232 </span>            : extern int amdgpu_reset_method;</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            : #ifdef CONFIG_DRM_AMDGPU_SI</a>
<a name="235"><span class="lineNum">     235 </span>            : extern int amdgpu_si_support;</a>
<a name="236"><span class="lineNum">     236 </span>            : #endif</a>
<a name="237"><span class="lineNum">     237 </span>            : #ifdef CONFIG_DRM_AMDGPU_CIK</a>
<a name="238"><span class="lineNum">     238 </span>            : extern int amdgpu_cik_support;</a>
<a name="239"><span class="lineNum">     239 </span>            : #endif</a>
<a name="240"><span class="lineNum">     240 </span>            : extern int amdgpu_num_kcq;</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            : #define AMDGPU_VCNFW_LOG_SIZE (32 * 1024)</a>
<a name="243"><span class="lineNum">     243 </span>            : extern int amdgpu_vcnfw_log;</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            : #define AMDGPU_VM_MAX_NUM_CTX                   4096</a>
<a name="246"><span class="lineNum">     246 </span>            : #define AMDGPU_SG_THRESHOLD                     (256*1024*1024)</a>
<a name="247"><span class="lineNum">     247 </span>            : #define AMDGPU_DEFAULT_GTT_SIZE_MB              3072ULL /* 3GB by default */</a>
<a name="248"><span class="lineNum">     248 </span>            : #define AMDGPU_WAIT_IDLE_TIMEOUT_IN_MS          3000</a>
<a name="249"><span class="lineNum">     249 </span>            : #define AMDGPU_MAX_USEC_TIMEOUT                 100000  /* 100 ms */</a>
<a name="250"><span class="lineNum">     250 </span>            : #define AMDGPU_FENCE_JIFFIES_TIMEOUT            (HZ / 2)</a>
<a name="251"><span class="lineNum">     251 </span>            : #define AMDGPU_DEBUGFS_MAX_COMPONENTS           32</a>
<a name="252"><span class="lineNum">     252 </span>            : #define AMDGPUFB_CONN_LIMIT                     4</a>
<a name="253"><span class="lineNum">     253 </span>            : #define AMDGPU_BIOS_NUM_SCRATCH                 16</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : #define AMDGPU_VBIOS_VGA_ALLOCATION             (9 * 1024 * 1024) /* reserve 8MB for vga emulator and 1 MB for FB */</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            : /* hard reset data */</a>
<a name="258"><span class="lineNum">     258 </span>            : #define AMDGPU_ASIC_RESET_DATA                  0x39d5e86b</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            : /* reset flags */</a>
<a name="261"><span class="lineNum">     261 </span>            : #define AMDGPU_RESET_GFX                        (1 &lt;&lt; 0)</a>
<a name="262"><span class="lineNum">     262 </span>            : #define AMDGPU_RESET_COMPUTE                    (1 &lt;&lt; 1)</a>
<a name="263"><span class="lineNum">     263 </span>            : #define AMDGPU_RESET_DMA                        (1 &lt;&lt; 2)</a>
<a name="264"><span class="lineNum">     264 </span>            : #define AMDGPU_RESET_CP                         (1 &lt;&lt; 3)</a>
<a name="265"><span class="lineNum">     265 </span>            : #define AMDGPU_RESET_GRBM                       (1 &lt;&lt; 4)</a>
<a name="266"><span class="lineNum">     266 </span>            : #define AMDGPU_RESET_DMA1                       (1 &lt;&lt; 5)</a>
<a name="267"><span class="lineNum">     267 </span>            : #define AMDGPU_RESET_RLC                        (1 &lt;&lt; 6)</a>
<a name="268"><span class="lineNum">     268 </span>            : #define AMDGPU_RESET_SEM                        (1 &lt;&lt; 7)</a>
<a name="269"><span class="lineNum">     269 </span>            : #define AMDGPU_RESET_IH                         (1 &lt;&lt; 8)</a>
<a name="270"><span class="lineNum">     270 </span>            : #define AMDGPU_RESET_VMC                        (1 &lt;&lt; 9)</a>
<a name="271"><span class="lineNum">     271 </span>            : #define AMDGPU_RESET_MC                         (1 &lt;&lt; 10)</a>
<a name="272"><span class="lineNum">     272 </span>            : #define AMDGPU_RESET_DISPLAY                    (1 &lt;&lt; 11)</a>
<a name="273"><span class="lineNum">     273 </span>            : #define AMDGPU_RESET_UVD                        (1 &lt;&lt; 12)</a>
<a name="274"><span class="lineNum">     274 </span>            : #define AMDGPU_RESET_VCE                        (1 &lt;&lt; 13)</a>
<a name="275"><span class="lineNum">     275 </span>            : #define AMDGPU_RESET_VCE1                       (1 &lt;&lt; 14)</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            : /* max cursor sizes (in pixels) */</a>
<a name="278"><span class="lineNum">     278 </span>            : #define CIK_CURSOR_WIDTH 128</a>
<a name="279"><span class="lineNum">     279 </span>            : #define CIK_CURSOR_HEIGHT 128</a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span>            : /* smart shift bias level limits */</a>
<a name="282"><span class="lineNum">     282 </span>            : #define AMDGPU_SMARTSHIFT_MAX_BIAS (100)</a>
<a name="283"><span class="lineNum">     283 </span>            : #define AMDGPU_SMARTSHIFT_MIN_BIAS (-100)</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            : struct amdgpu_device;</a>
<a name="286"><span class="lineNum">     286 </span>            : struct amdgpu_irq_src;</a>
<a name="287"><span class="lineNum">     287 </span>            : struct amdgpu_fpriv;</a>
<a name="288"><span class="lineNum">     288 </span>            : struct amdgpu_bo_va_mapping;</a>
<a name="289"><span class="lineNum">     289 </span>            : struct kfd_vm_fault_info;</a>
<a name="290"><span class="lineNum">     290 </span>            : struct amdgpu_hive_info;</a>
<a name="291"><span class="lineNum">     291 </span>            : struct amdgpu_reset_context;</a>
<a name="292"><span class="lineNum">     292 </span>            : struct amdgpu_reset_control;</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            : enum amdgpu_cp_irq {</a>
<a name="295"><span class="lineNum">     295 </span>            :         AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP = 0,</a>
<a name="296"><span class="lineNum">     296 </span>            :         AMDGPU_CP_IRQ_GFX_ME0_PIPE1_EOP,</a>
<a name="297"><span class="lineNum">     297 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP,</a>
<a name="298"><span class="lineNum">     298 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP,</a>
<a name="299"><span class="lineNum">     299 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP,</a>
<a name="300"><span class="lineNum">     300 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP,</a>
<a name="301"><span class="lineNum">     301 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP,</a>
<a name="302"><span class="lineNum">     302 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP,</a>
<a name="303"><span class="lineNum">     303 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP,</a>
<a name="304"><span class="lineNum">     304 </span>            :         AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP,</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            :         AMDGPU_CP_IRQ_LAST</a>
<a name="307"><span class="lineNum">     307 </span>            : };</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            : enum amdgpu_thermal_irq {</a>
<a name="310"><span class="lineNum">     310 </span>            :         AMDGPU_THERMAL_IRQ_LOW_TO_HIGH = 0,</a>
<a name="311"><span class="lineNum">     311 </span>            :         AMDGPU_THERMAL_IRQ_HIGH_TO_LOW,</a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span>            :         AMDGPU_THERMAL_IRQ_LAST</a>
<a name="314"><span class="lineNum">     314 </span>            : };</a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            : enum amdgpu_kiq_irq {</a>
<a name="317"><span class="lineNum">     317 </span>            :         AMDGPU_CP_KIQ_IRQ_DRIVER0 = 0,</a>
<a name="318"><span class="lineNum">     318 </span>            :         AMDGPU_CP_KIQ_IRQ_LAST</a>
<a name="319"><span class="lineNum">     319 </span>            : };</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            : #define MAX_KIQ_REG_WAIT       5000 /* in usecs, 5ms */</a>
<a name="322"><span class="lineNum">     322 </span>            : #define MAX_KIQ_REG_BAILOUT_INTERVAL   5 /* in msecs, 5ms */</a>
<a name="323"><span class="lineNum">     323 </span>            : #define MAX_KIQ_REG_TRY 1000</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            : int amdgpu_device_ip_set_clockgating_state(void *dev,</a>
<a name="326"><span class="lineNum">     326 </span>            :                                            enum amd_ip_block_type block_type,</a>
<a name="327"><span class="lineNum">     327 </span>            :                                            enum amd_clockgating_state state);</a>
<a name="328"><span class="lineNum">     328 </span>            : int amdgpu_device_ip_set_powergating_state(void *dev,</a>
<a name="329"><span class="lineNum">     329 </span>            :                                            enum amd_ip_block_type block_type,</a>
<a name="330"><span class="lineNum">     330 </span>            :                                            enum amd_powergating_state state);</a>
<a name="331"><span class="lineNum">     331 </span>            : void amdgpu_device_ip_get_clockgating_state(struct amdgpu_device *adev,</a>
<a name="332"><span class="lineNum">     332 </span>            :                                             u64 *flags);</a>
<a name="333"><span class="lineNum">     333 </span>            : int amdgpu_device_ip_wait_for_idle(struct amdgpu_device *adev,</a>
<a name="334"><span class="lineNum">     334 </span>            :                                    enum amd_ip_block_type block_type);</a>
<a name="335"><span class="lineNum">     335 </span>            : bool amdgpu_device_ip_is_idle(struct amdgpu_device *adev,</a>
<a name="336"><span class="lineNum">     336 </span>            :                               enum amd_ip_block_type block_type);</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            : #define AMDGPU_MAX_IP_NUM 16</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            : struct amdgpu_ip_block_status {</a>
<a name="341"><span class="lineNum">     341 </span>            :         bool valid;</a>
<a name="342"><span class="lineNum">     342 </span>            :         bool sw;</a>
<a name="343"><span class="lineNum">     343 </span>            :         bool hw;</a>
<a name="344"><span class="lineNum">     344 </span>            :         bool late_initialized;</a>
<a name="345"><span class="lineNum">     345 </span>            :         bool hang;</a>
<a name="346"><span class="lineNum">     346 </span>            : };</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            : struct amdgpu_ip_block_version {</a>
<a name="349"><span class="lineNum">     349 </span>            :         const enum amd_ip_block_type type;</a>
<a name="350"><span class="lineNum">     350 </span>            :         const u32 major;</a>
<a name="351"><span class="lineNum">     351 </span>            :         const u32 minor;</a>
<a name="352"><span class="lineNum">     352 </span>            :         const u32 rev;</a>
<a name="353"><span class="lineNum">     353 </span>            :         const struct amd_ip_funcs *funcs;</a>
<a name="354"><span class="lineNum">     354 </span>            : };</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : #define HW_REV(_Major, _Minor, _Rev) \</a>
<a name="357"><span class="lineNum">     357 </span>            :         ((((uint32_t) (_Major)) &lt;&lt; 16) | ((uint32_t) (_Minor) &lt;&lt; 8) | ((uint32_t) (_Rev)))</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            : struct amdgpu_ip_block {</a>
<a name="360"><span class="lineNum">     360 </span>            :         struct amdgpu_ip_block_status status;</a>
<a name="361"><span class="lineNum">     361 </span>            :         const struct amdgpu_ip_block_version *version;</a>
<a name="362"><span class="lineNum">     362 </span>            : };</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span>            : int amdgpu_device_ip_block_version_cmp(struct amdgpu_device *adev,</a>
<a name="365"><span class="lineNum">     365 </span>            :                                        enum amd_ip_block_type type,</a>
<a name="366"><span class="lineNum">     366 </span>            :                                        u32 major, u32 minor);</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            : struct amdgpu_ip_block *</a>
<a name="369"><span class="lineNum">     369 </span>            : amdgpu_device_ip_get_ip_block(struct amdgpu_device *adev,</a>
<a name="370"><span class="lineNum">     370 </span>            :                               enum amd_ip_block_type type);</a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span>            : int amdgpu_device_ip_block_add(struct amdgpu_device *adev,</a>
<a name="373"><span class="lineNum">     373 </span>            :                                const struct amdgpu_ip_block_version *ip_block_version);</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            : /*</a>
<a name="376"><span class="lineNum">     376 </span>            :  * BIOS.</a>
<a name="377"><span class="lineNum">     377 </span>            :  */</a>
<a name="378"><span class="lineNum">     378 </span>            : bool amdgpu_get_bios(struct amdgpu_device *adev);</a>
<a name="379"><span class="lineNum">     379 </span>            : bool amdgpu_read_bios(struct amdgpu_device *adev);</a>
<a name="380"><span class="lineNum">     380 </span>            : bool amdgpu_soc15_read_bios_from_rom(struct amdgpu_device *adev,</a>
<a name="381"><span class="lineNum">     381 </span>            :                                      u8 *bios, u32 length_bytes);</a>
<a name="382"><span class="lineNum">     382 </span>            : /*</a>
<a name="383"><span class="lineNum">     383 </span>            :  * Clocks</a>
<a name="384"><span class="lineNum">     384 </span>            :  */</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            : #define AMDGPU_MAX_PPLL 3</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : struct amdgpu_clock {</a>
<a name="389"><span class="lineNum">     389 </span>            :         struct amdgpu_pll ppll[AMDGPU_MAX_PPLL];</a>
<a name="390"><span class="lineNum">     390 </span>            :         struct amdgpu_pll spll;</a>
<a name="391"><span class="lineNum">     391 </span>            :         struct amdgpu_pll mpll;</a>
<a name="392"><span class="lineNum">     392 </span>            :         /* 10 Khz units */</a>
<a name="393"><span class="lineNum">     393 </span>            :         uint32_t default_mclk;</a>
<a name="394"><span class="lineNum">     394 </span>            :         uint32_t default_sclk;</a>
<a name="395"><span class="lineNum">     395 </span>            :         uint32_t default_dispclk;</a>
<a name="396"><span class="lineNum">     396 </span>            :         uint32_t current_dispclk;</a>
<a name="397"><span class="lineNum">     397 </span>            :         uint32_t dp_extclk;</a>
<a name="398"><span class="lineNum">     398 </span>            :         uint32_t max_pixel_clock;</a>
<a name="399"><span class="lineNum">     399 </span>            : };</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            : /* sub-allocation manager, it has to be protected by another lock.</a>
<a name="402"><span class="lineNum">     402 </span>            :  * By conception this is an helper for other part of the driver</a>
<a name="403"><span class="lineNum">     403 </span>            :  * like the indirect buffer or semaphore, which both have their</a>
<a name="404"><span class="lineNum">     404 </span>            :  * locking.</a>
<a name="405"><span class="lineNum">     405 </span>            :  *</a>
<a name="406"><span class="lineNum">     406 </span>            :  * Principe is simple, we keep a list of sub allocation in offset</a>
<a name="407"><span class="lineNum">     407 </span>            :  * order (first entry has offset == 0, last entry has the highest</a>
<a name="408"><span class="lineNum">     408 </span>            :  * offset).</a>
<a name="409"><span class="lineNum">     409 </span>            :  *</a>
<a name="410"><span class="lineNum">     410 </span>            :  * When allocating new object we first check if there is room at</a>
<a name="411"><span class="lineNum">     411 </span>            :  * the end total_size - (last_object_offset + last_object_size) &gt;=</a>
<a name="412"><span class="lineNum">     412 </span>            :  * alloc_size. If so we allocate new object there.</a>
<a name="413"><span class="lineNum">     413 </span>            :  *</a>
<a name="414"><span class="lineNum">     414 </span>            :  * When there is not enough room at the end, we start waiting for</a>
<a name="415"><span class="lineNum">     415 </span>            :  * each sub object until we reach object_offset+object_size &gt;=</a>
<a name="416"><span class="lineNum">     416 </span>            :  * alloc_size, this object then become the sub object we return.</a>
<a name="417"><span class="lineNum">     417 </span>            :  *</a>
<a name="418"><span class="lineNum">     418 </span>            :  * Alignment can't be bigger than page size.</a>
<a name="419"><span class="lineNum">     419 </span>            :  *</a>
<a name="420"><span class="lineNum">     420 </span>            :  * Hole are not considered for allocation to keep things simple.</a>
<a name="421"><span class="lineNum">     421 </span>            :  * Assumption is that there won't be hole (all object on same</a>
<a name="422"><span class="lineNum">     422 </span>            :  * alignment).</a>
<a name="423"><span class="lineNum">     423 </span>            :  */</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            : #define AMDGPU_SA_NUM_FENCE_LISTS       32</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            : struct amdgpu_sa_manager {</a>
<a name="428"><span class="lineNum">     428 </span>            :         wait_queue_head_t       wq;</a>
<a name="429"><span class="lineNum">     429 </span>            :         struct amdgpu_bo        *bo;</a>
<a name="430"><span class="lineNum">     430 </span>            :         struct list_head        *hole;</a>
<a name="431"><span class="lineNum">     431 </span>            :         struct list_head        flist[AMDGPU_SA_NUM_FENCE_LISTS];</a>
<a name="432"><span class="lineNum">     432 </span>            :         struct list_head        olist;</a>
<a name="433"><span class="lineNum">     433 </span>            :         unsigned                size;</a>
<a name="434"><span class="lineNum">     434 </span>            :         uint64_t                gpu_addr;</a>
<a name="435"><span class="lineNum">     435 </span>            :         void                    *cpu_ptr;</a>
<a name="436"><span class="lineNum">     436 </span>            :         uint32_t                domain;</a>
<a name="437"><span class="lineNum">     437 </span>            :         uint32_t                align;</a>
<a name="438"><span class="lineNum">     438 </span>            : };</a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span>            : /* sub-allocation buffer */</a>
<a name="441"><span class="lineNum">     441 </span>            : struct amdgpu_sa_bo {</a>
<a name="442"><span class="lineNum">     442 </span>            :         struct list_head                olist;</a>
<a name="443"><span class="lineNum">     443 </span>            :         struct list_head                flist;</a>
<a name="444"><span class="lineNum">     444 </span>            :         struct amdgpu_sa_manager        *manager;</a>
<a name="445"><span class="lineNum">     445 </span>            :         unsigned                        soffset;</a>
<a name="446"><span class="lineNum">     446 </span>            :         unsigned                        eoffset;</a>
<a name="447"><span class="lineNum">     447 </span>            :         struct dma_fence                *fence;</a>
<a name="448"><span class="lineNum">     448 </span>            : };</a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span>            : int amdgpu_fence_slab_init(void);</a>
<a name="451"><span class="lineNum">     451 </span>            : void amdgpu_fence_slab_fini(void);</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            : /*</a>
<a name="454"><span class="lineNum">     454 </span>            :  * IRQS.</a>
<a name="455"><span class="lineNum">     455 </span>            :  */</a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span>            : struct amdgpu_flip_work {</a>
<a name="458"><span class="lineNum">     458 </span>            :         struct delayed_work             flip_work;</a>
<a name="459"><span class="lineNum">     459 </span>            :         struct work_struct              unpin_work;</a>
<a name="460"><span class="lineNum">     460 </span>            :         struct amdgpu_device            *adev;</a>
<a name="461"><span class="lineNum">     461 </span>            :         int                             crtc_id;</a>
<a name="462"><span class="lineNum">     462 </span>            :         u32                             target_vblank;</a>
<a name="463"><span class="lineNum">     463 </span>            :         uint64_t                        base;</a>
<a name="464"><span class="lineNum">     464 </span>            :         struct drm_pending_vblank_event *event;</a>
<a name="465"><span class="lineNum">     465 </span>            :         struct amdgpu_bo                *old_abo;</a>
<a name="466"><span class="lineNum">     466 </span>            :         unsigned                        shared_count;</a>
<a name="467"><span class="lineNum">     467 </span>            :         struct dma_fence                **shared;</a>
<a name="468"><span class="lineNum">     468 </span>            :         struct dma_fence_cb             cb;</a>
<a name="469"><span class="lineNum">     469 </span>            :         bool                            async;</a>
<a name="470"><span class="lineNum">     470 </span>            : };</a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            : /*</a>
<a name="474"><span class="lineNum">     474 </span>            :  * file private structure</a>
<a name="475"><span class="lineNum">     475 </span>            :  */</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            : struct amdgpu_fpriv {</a>
<a name="478"><span class="lineNum">     478 </span>            :         struct amdgpu_vm        vm;</a>
<a name="479"><span class="lineNum">     479 </span>            :         struct amdgpu_bo_va     *prt_va;</a>
<a name="480"><span class="lineNum">     480 </span>            :         struct amdgpu_bo_va     *csa_va;</a>
<a name="481"><span class="lineNum">     481 </span>            :         struct mutex            bo_list_lock;</a>
<a name="482"><span class="lineNum">     482 </span>            :         struct idr              bo_list_handles;</a>
<a name="483"><span class="lineNum">     483 </span>            :         struct amdgpu_ctx_mgr   ctx_mgr;</a>
<a name="484"><span class="lineNum">     484 </span>            : };</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            : int amdgpu_file_to_fpriv(struct file *filp, struct amdgpu_fpriv **fpriv);</a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span>            : /*</a>
<a name="489"><span class="lineNum">     489 </span>            :  * Writeback</a>
<a name="490"><span class="lineNum">     490 </span>            :  */</a>
<a name="491"><span class="lineNum">     491 </span>            : #define AMDGPU_MAX_WB 256       /* Reserve at most 256 WB slots for amdgpu-owned rings. */</a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span>            : struct amdgpu_wb {</a>
<a name="494"><span class="lineNum">     494 </span>            :         struct amdgpu_bo        *wb_obj;</a>
<a name="495"><span class="lineNum">     495 </span>            :         volatile uint32_t       *wb;</a>
<a name="496"><span class="lineNum">     496 </span>            :         uint64_t                gpu_addr;</a>
<a name="497"><span class="lineNum">     497 </span>            :         u32                     num_wb; /* Number of wb slots actually reserved for amdgpu. */</a>
<a name="498"><span class="lineNum">     498 </span>            :         unsigned long           used[DIV_ROUND_UP(AMDGPU_MAX_WB, BITS_PER_LONG)];</a>
<a name="499"><span class="lineNum">     499 </span>            : };</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            : int amdgpu_device_wb_get(struct amdgpu_device *adev, u32 *wb);</a>
<a name="502"><span class="lineNum">     502 </span>            : void amdgpu_device_wb_free(struct amdgpu_device *adev, u32 wb);</a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span>            : /*</a>
<a name="505"><span class="lineNum">     505 </span>            :  * Benchmarking</a>
<a name="506"><span class="lineNum">     506 </span>            :  */</a>
<a name="507"><span class="lineNum">     507 </span>            : int amdgpu_benchmark(struct amdgpu_device *adev, int test_number);</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            : /*</a>
<a name="510"><span class="lineNum">     510 </span>            :  * ASIC specific register table accessible by UMD</a>
<a name="511"><span class="lineNum">     511 </span>            :  */</a>
<a name="512"><span class="lineNum">     512 </span>            : struct amdgpu_allowed_register_entry {</a>
<a name="513"><span class="lineNum">     513 </span>            :         uint32_t reg_offset;</a>
<a name="514"><span class="lineNum">     514 </span>            :         bool grbm_indexed;</a>
<a name="515"><span class="lineNum">     515 </span>            : };</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span>            : enum amd_reset_method {</a>
<a name="518"><span class="lineNum">     518 </span>            :         AMD_RESET_METHOD_NONE = -1,</a>
<a name="519"><span class="lineNum">     519 </span>            :         AMD_RESET_METHOD_LEGACY = 0,</a>
<a name="520"><span class="lineNum">     520 </span>            :         AMD_RESET_METHOD_MODE0,</a>
<a name="521"><span class="lineNum">     521 </span>            :         AMD_RESET_METHOD_MODE1,</a>
<a name="522"><span class="lineNum">     522 </span>            :         AMD_RESET_METHOD_MODE2,</a>
<a name="523"><span class="lineNum">     523 </span>            :         AMD_RESET_METHOD_BACO,</a>
<a name="524"><span class="lineNum">     524 </span>            :         AMD_RESET_METHOD_PCI,</a>
<a name="525"><span class="lineNum">     525 </span>            : };</a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span>            : struct amdgpu_video_codec_info {</a>
<a name="528"><span class="lineNum">     528 </span>            :         u32 codec_type;</a>
<a name="529"><span class="lineNum">     529 </span>            :         u32 max_width;</a>
<a name="530"><span class="lineNum">     530 </span>            :         u32 max_height;</a>
<a name="531"><span class="lineNum">     531 </span>            :         u32 max_pixels_per_frame;</a>
<a name="532"><span class="lineNum">     532 </span>            :         u32 max_level;</a>
<a name="533"><span class="lineNum">     533 </span>            : };</a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span>            : #define codec_info_build(type, width, height, level) \</a>
<a name="536"><span class="lineNum">     536 </span>            :                          .codec_type = type,\</a>
<a name="537"><span class="lineNum">     537 </span>            :                          .max_width = width,\</a>
<a name="538"><span class="lineNum">     538 </span>            :                          .max_height = height,\</a>
<a name="539"><span class="lineNum">     539 </span>            :                          .max_pixels_per_frame = height * width,\</a>
<a name="540"><span class="lineNum">     540 </span>            :                          .max_level = level,</a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span>            : struct amdgpu_video_codecs {</a>
<a name="543"><span class="lineNum">     543 </span>            :         const u32 codec_count;</a>
<a name="544"><span class="lineNum">     544 </span>            :         const struct amdgpu_video_codec_info *codec_array;</a>
<a name="545"><span class="lineNum">     545 </span>            : };</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            : /*</a>
<a name="548"><span class="lineNum">     548 </span>            :  * ASIC specific functions.</a>
<a name="549"><span class="lineNum">     549 </span>            :  */</a>
<a name="550"><span class="lineNum">     550 </span>            : struct amdgpu_asic_funcs {</a>
<a name="551"><span class="lineNum">     551 </span>            :         bool (*read_disabled_bios)(struct amdgpu_device *adev);</a>
<a name="552"><span class="lineNum">     552 </span>            :         bool (*read_bios_from_rom)(struct amdgpu_device *adev,</a>
<a name="553"><span class="lineNum">     553 </span>            :                                    u8 *bios, u32 length_bytes);</a>
<a name="554"><span class="lineNum">     554 </span>            :         int (*read_register)(struct amdgpu_device *adev, u32 se_num,</a>
<a name="555"><span class="lineNum">     555 </span>            :                              u32 sh_num, u32 reg_offset, u32 *value);</a>
<a name="556"><span class="lineNum">     556 </span>            :         void (*set_vga_state)(struct amdgpu_device *adev, bool state);</a>
<a name="557"><span class="lineNum">     557 </span>            :         int (*reset)(struct amdgpu_device *adev);</a>
<a name="558"><span class="lineNum">     558 </span>            :         enum amd_reset_method (*reset_method)(struct amdgpu_device *adev);</a>
<a name="559"><span class="lineNum">     559 </span>            :         /* get the reference clock */</a>
<a name="560"><span class="lineNum">     560 </span>            :         u32 (*get_xclk)(struct amdgpu_device *adev);</a>
<a name="561"><span class="lineNum">     561 </span>            :         /* MM block clocks */</a>
<a name="562"><span class="lineNum">     562 </span>            :         int (*set_uvd_clocks)(struct amdgpu_device *adev, u32 vclk, u32 dclk);</a>
<a name="563"><span class="lineNum">     563 </span>            :         int (*set_vce_clocks)(struct amdgpu_device *adev, u32 evclk, u32 ecclk);</a>
<a name="564"><span class="lineNum">     564 </span>            :         /* static power management */</a>
<a name="565"><span class="lineNum">     565 </span>            :         int (*get_pcie_lanes)(struct amdgpu_device *adev);</a>
<a name="566"><span class="lineNum">     566 </span>            :         void (*set_pcie_lanes)(struct amdgpu_device *adev, int lanes);</a>
<a name="567"><span class="lineNum">     567 </span>            :         /* get config memsize register */</a>
<a name="568"><span class="lineNum">     568 </span>            :         u32 (*get_config_memsize)(struct amdgpu_device *adev);</a>
<a name="569"><span class="lineNum">     569 </span>            :         /* flush hdp write queue */</a>
<a name="570"><span class="lineNum">     570 </span>            :         void (*flush_hdp)(struct amdgpu_device *adev, struct amdgpu_ring *ring);</a>
<a name="571"><span class="lineNum">     571 </span>            :         /* invalidate hdp read cache */</a>
<a name="572"><span class="lineNum">     572 </span>            :         void (*invalidate_hdp)(struct amdgpu_device *adev,</a>
<a name="573"><span class="lineNum">     573 </span>            :                                struct amdgpu_ring *ring);</a>
<a name="574"><span class="lineNum">     574 </span>            :         /* check if the asic needs a full reset of if soft reset will work */</a>
<a name="575"><span class="lineNum">     575 </span>            :         bool (*need_full_reset)(struct amdgpu_device *adev);</a>
<a name="576"><span class="lineNum">     576 </span>            :         /* initialize doorbell layout for specific asic*/</a>
<a name="577"><span class="lineNum">     577 </span>            :         void (*init_doorbell_index)(struct amdgpu_device *adev);</a>
<a name="578"><span class="lineNum">     578 </span>            :         /* PCIe bandwidth usage */</a>
<a name="579"><span class="lineNum">     579 </span>            :         void (*get_pcie_usage)(struct amdgpu_device *adev, uint64_t *count0,</a>
<a name="580"><span class="lineNum">     580 </span>            :                                uint64_t *count1);</a>
<a name="581"><span class="lineNum">     581 </span>            :         /* do we need to reset the asic at init time (e.g., kexec) */</a>
<a name="582"><span class="lineNum">     582 </span>            :         bool (*need_reset_on_init)(struct amdgpu_device *adev);</a>
<a name="583"><span class="lineNum">     583 </span>            :         /* PCIe replay counter */</a>
<a name="584"><span class="lineNum">     584 </span>            :         uint64_t (*get_pcie_replay_count)(struct amdgpu_device *adev);</a>
<a name="585"><span class="lineNum">     585 </span>            :         /* device supports BACO */</a>
<a name="586"><span class="lineNum">     586 </span>            :         bool (*supports_baco)(struct amdgpu_device *adev);</a>
<a name="587"><span class="lineNum">     587 </span>            :         /* pre asic_init quirks */</a>
<a name="588"><span class="lineNum">     588 </span>            :         void (*pre_asic_init)(struct amdgpu_device *adev);</a>
<a name="589"><span class="lineNum">     589 </span>            :         /* enter/exit umd stable pstate */</a>
<a name="590"><span class="lineNum">     590 </span>            :         int (*update_umd_stable_pstate)(struct amdgpu_device *adev, bool enter);</a>
<a name="591"><span class="lineNum">     591 </span>            :         /* query video codecs */</a>
<a name="592"><span class="lineNum">     592 </span>            :         int (*query_video_codecs)(struct amdgpu_device *adev, bool encode,</a>
<a name="593"><span class="lineNum">     593 </span>            :                                   const struct amdgpu_video_codecs **codecs);</a>
<a name="594"><span class="lineNum">     594 </span>            : };</a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span>            : /*</a>
<a name="597"><span class="lineNum">     597 </span>            :  * IOCTL.</a>
<a name="598"><span class="lineNum">     598 </span>            :  */</a>
<a name="599"><span class="lineNum">     599 </span>            : int amdgpu_bo_list_ioctl(struct drm_device *dev, void *data,</a>
<a name="600"><span class="lineNum">     600 </span>            :                                 struct drm_file *filp);</a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span>            : int amdgpu_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);</a>
<a name="603"><span class="lineNum">     603 </span>            : int amdgpu_cs_fence_to_handle_ioctl(struct drm_device *dev, void *data,</a>
<a name="604"><span class="lineNum">     604 </span>            :                                     struct drm_file *filp);</a>
<a name="605"><span class="lineNum">     605 </span>            : int amdgpu_cs_wait_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);</a>
<a name="606"><span class="lineNum">     606 </span>            : int amdgpu_cs_wait_fences_ioctl(struct drm_device *dev, void *data,</a>
<a name="607"><span class="lineNum">     607 </span>            :                                 struct drm_file *filp);</a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            : /* VRAM scratch page for HDP bug, default vram page */</a>
<a name="610"><span class="lineNum">     610 </span>            : struct amdgpu_vram_scratch {</a>
<a name="611"><span class="lineNum">     611 </span>            :         struct amdgpu_bo                *robj;</a>
<a name="612"><span class="lineNum">     612 </span>            :         volatile uint32_t               *ptr;</a>
<a name="613"><span class="lineNum">     613 </span>            :         u64                             gpu_addr;</a>
<a name="614"><span class="lineNum">     614 </span>            : };</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            : /*</a>
<a name="617"><span class="lineNum">     617 </span>            :  * CGS</a>
<a name="618"><span class="lineNum">     618 </span>            :  */</a>
<a name="619"><span class="lineNum">     619 </span>            : struct cgs_device *amdgpu_cgs_create_device(struct amdgpu_device *adev);</a>
<a name="620"><span class="lineNum">     620 </span>            : void amdgpu_cgs_destroy_device(struct cgs_device *cgs_device);</a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span>            : /*</a>
<a name="623"><span class="lineNum">     623 </span>            :  * Core structure, functions and helpers.</a>
<a name="624"><span class="lineNum">     624 </span>            :  */</a>
<a name="625"><span class="lineNum">     625 </span>            : typedef uint32_t (*amdgpu_rreg_t)(struct amdgpu_device*, uint32_t);</a>
<a name="626"><span class="lineNum">     626 </span>            : typedef void (*amdgpu_wreg_t)(struct amdgpu_device*, uint32_t, uint32_t);</a>
<a name="627"><span class="lineNum">     627 </span>            : </a>
<a name="628"><span class="lineNum">     628 </span>            : typedef uint64_t (*amdgpu_rreg64_t)(struct amdgpu_device*, uint32_t);</a>
<a name="629"><span class="lineNum">     629 </span>            : typedef void (*amdgpu_wreg64_t)(struct amdgpu_device*, uint32_t, uint64_t);</a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span>            : typedef uint32_t (*amdgpu_block_rreg_t)(struct amdgpu_device*, uint32_t, uint32_t);</a>
<a name="632"><span class="lineNum">     632 </span>            : typedef void (*amdgpu_block_wreg_t)(struct amdgpu_device*, uint32_t, uint32_t, uint32_t);</a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span>            : struct amdgpu_mmio_remap {</a>
<a name="635"><span class="lineNum">     635 </span>            :         u32 reg_offset;</a>
<a name="636"><span class="lineNum">     636 </span>            :         resource_size_t bus_addr;</a>
<a name="637"><span class="lineNum">     637 </span>            : };</a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span>            : /* Define the HW IP blocks will be used in driver , add more if necessary */</a>
<a name="640"><span class="lineNum">     640 </span>            : enum amd_hw_ip_block_type {</a>
<a name="641"><span class="lineNum">     641 </span>            :         GC_HWIP = 1,</a>
<a name="642"><span class="lineNum">     642 </span>            :         HDP_HWIP,</a>
<a name="643"><span class="lineNum">     643 </span>            :         SDMA0_HWIP,</a>
<a name="644"><span class="lineNum">     644 </span>            :         SDMA1_HWIP,</a>
<a name="645"><span class="lineNum">     645 </span>            :         SDMA2_HWIP,</a>
<a name="646"><span class="lineNum">     646 </span>            :         SDMA3_HWIP,</a>
<a name="647"><span class="lineNum">     647 </span>            :         SDMA4_HWIP,</a>
<a name="648"><span class="lineNum">     648 </span>            :         SDMA5_HWIP,</a>
<a name="649"><span class="lineNum">     649 </span>            :         SDMA6_HWIP,</a>
<a name="650"><span class="lineNum">     650 </span>            :         SDMA7_HWIP,</a>
<a name="651"><span class="lineNum">     651 </span>            :         LSDMA_HWIP,</a>
<a name="652"><span class="lineNum">     652 </span>            :         MMHUB_HWIP,</a>
<a name="653"><span class="lineNum">     653 </span>            :         ATHUB_HWIP,</a>
<a name="654"><span class="lineNum">     654 </span>            :         NBIO_HWIP,</a>
<a name="655"><span class="lineNum">     655 </span>            :         MP0_HWIP,</a>
<a name="656"><span class="lineNum">     656 </span>            :         MP1_HWIP,</a>
<a name="657"><span class="lineNum">     657 </span>            :         UVD_HWIP,</a>
<a name="658"><span class="lineNum">     658 </span>            :         VCN_HWIP = UVD_HWIP,</a>
<a name="659"><span class="lineNum">     659 </span>            :         JPEG_HWIP = VCN_HWIP,</a>
<a name="660"><span class="lineNum">     660 </span>            :         VCN1_HWIP,</a>
<a name="661"><span class="lineNum">     661 </span>            :         VCE_HWIP,</a>
<a name="662"><span class="lineNum">     662 </span>            :         DF_HWIP,</a>
<a name="663"><span class="lineNum">     663 </span>            :         DCE_HWIP,</a>
<a name="664"><span class="lineNum">     664 </span>            :         OSSSYS_HWIP,</a>
<a name="665"><span class="lineNum">     665 </span>            :         SMUIO_HWIP,</a>
<a name="666"><span class="lineNum">     666 </span>            :         PWR_HWIP,</a>
<a name="667"><span class="lineNum">     667 </span>            :         NBIF_HWIP,</a>
<a name="668"><span class="lineNum">     668 </span>            :         THM_HWIP,</a>
<a name="669"><span class="lineNum">     669 </span>            :         CLK_HWIP,</a>
<a name="670"><span class="lineNum">     670 </span>            :         UMC_HWIP,</a>
<a name="671"><span class="lineNum">     671 </span>            :         RSMU_HWIP,</a>
<a name="672"><span class="lineNum">     672 </span>            :         XGMI_HWIP,</a>
<a name="673"><span class="lineNum">     673 </span>            :         DCI_HWIP,</a>
<a name="674"><span class="lineNum">     674 </span>            :         PCIE_HWIP,</a>
<a name="675"><span class="lineNum">     675 </span>            :         MAX_HWIP</a>
<a name="676"><span class="lineNum">     676 </span>            : };</a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span>            : #define HWIP_MAX_INSTANCE       11</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            : #define HW_ID_MAX               300</a>
<a name="681"><span class="lineNum">     681 </span>            : #define IP_VERSION(mj, mn, rv) (((mj) &lt;&lt; 16) | ((mn) &lt;&lt; 8) | (rv))</a>
<a name="682"><span class="lineNum">     682 </span>            : #define IP_VERSION_MAJ(ver) ((ver) &gt;&gt; 16)</a>
<a name="683"><span class="lineNum">     683 </span>            : #define IP_VERSION_MIN(ver) (((ver) &gt;&gt; 8) &amp; 0xFF)</a>
<a name="684"><span class="lineNum">     684 </span>            : #define IP_VERSION_REV(ver) ((ver) &amp; 0xFF)</a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span>            : struct amd_powerplay {</a>
<a name="687"><span class="lineNum">     687 </span>            :         void *pp_handle;</a>
<a name="688"><span class="lineNum">     688 </span>            :         const struct amd_pm_funcs *pp_funcs;</a>
<a name="689"><span class="lineNum">     689 </span>            : };</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            : struct ip_discovery_top;</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span>            : /* polaris10 kickers */</a>
<a name="694"><span class="lineNum">     694 </span>            : #define ASICID_IS_P20(did, rid)         (((did == 0x67DF) &amp;&amp; \</a>
<a name="695"><span class="lineNum">     695 </span>            :                                          ((rid == 0xE3) || \</a>
<a name="696"><span class="lineNum">     696 </span>            :                                           (rid == 0xE4) || \</a>
<a name="697"><span class="lineNum">     697 </span>            :                                           (rid == 0xE5) || \</a>
<a name="698"><span class="lineNum">     698 </span>            :                                           (rid == 0xE7) || \</a>
<a name="699"><span class="lineNum">     699 </span>            :                                           (rid == 0xEF))) || \</a>
<a name="700"><span class="lineNum">     700 </span>            :                                          ((did == 0x6FDF) &amp;&amp; \</a>
<a name="701"><span class="lineNum">     701 </span>            :                                          ((rid == 0xE7) || \</a>
<a name="702"><span class="lineNum">     702 </span>            :                                           (rid == 0xEF) || \</a>
<a name="703"><span class="lineNum">     703 </span>            :                                           (rid == 0xFF))))</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            : #define ASICID_IS_P30(did, rid)         ((did == 0x67DF) &amp;&amp; \</a>
<a name="706"><span class="lineNum">     706 </span>            :                                         ((rid == 0xE1) || \</a>
<a name="707"><span class="lineNum">     707 </span>            :                                          (rid == 0xF7)))</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span>            : /* polaris11 kickers */</a>
<a name="710"><span class="lineNum">     710 </span>            : #define ASICID_IS_P21(did, rid)         (((did == 0x67EF) &amp;&amp; \</a>
<a name="711"><span class="lineNum">     711 </span>            :                                          ((rid == 0xE0) || \</a>
<a name="712"><span class="lineNum">     712 </span>            :                                           (rid == 0xE5))) || \</a>
<a name="713"><span class="lineNum">     713 </span>            :                                          ((did == 0x67FF) &amp;&amp; \</a>
<a name="714"><span class="lineNum">     714 </span>            :                                          ((rid == 0xCF) || \</a>
<a name="715"><span class="lineNum">     715 </span>            :                                           (rid == 0xEF) || \</a>
<a name="716"><span class="lineNum">     716 </span>            :                                           (rid == 0xFF))))</a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            : #define ASICID_IS_P31(did, rid)         ((did == 0x67EF) &amp;&amp; \</a>
<a name="719"><span class="lineNum">     719 </span>            :                                         ((rid == 0xE2)))</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            : /* polaris12 kickers */</a>
<a name="722"><span class="lineNum">     722 </span>            : #define ASICID_IS_P23(did, rid)         (((did == 0x6987) &amp;&amp; \</a>
<a name="723"><span class="lineNum">     723 </span>            :                                          ((rid == 0xC0) || \</a>
<a name="724"><span class="lineNum">     724 </span>            :                                           (rid == 0xC1) || \</a>
<a name="725"><span class="lineNum">     725 </span>            :                                           (rid == 0xC3) || \</a>
<a name="726"><span class="lineNum">     726 </span>            :                                           (rid == 0xC7))) || \</a>
<a name="727"><span class="lineNum">     727 </span>            :                                          ((did == 0x6981) &amp;&amp; \</a>
<a name="728"><span class="lineNum">     728 </span>            :                                          ((rid == 0x00) || \</a>
<a name="729"><span class="lineNum">     729 </span>            :                                           (rid == 0x01) || \</a>
<a name="730"><span class="lineNum">     730 </span>            :                                           (rid == 0x10))))</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span>            : struct amdgpu_mqd_prop {</a>
<a name="733"><span class="lineNum">     733 </span>            :         uint64_t mqd_gpu_addr;</a>
<a name="734"><span class="lineNum">     734 </span>            :         uint64_t hqd_base_gpu_addr;</a>
<a name="735"><span class="lineNum">     735 </span>            :         uint64_t rptr_gpu_addr;</a>
<a name="736"><span class="lineNum">     736 </span>            :         uint64_t wptr_gpu_addr;</a>
<a name="737"><span class="lineNum">     737 </span>            :         uint32_t queue_size;</a>
<a name="738"><span class="lineNum">     738 </span>            :         bool use_doorbell;</a>
<a name="739"><span class="lineNum">     739 </span>            :         uint32_t doorbell_index;</a>
<a name="740"><span class="lineNum">     740 </span>            :         uint64_t eop_gpu_addr;</a>
<a name="741"><span class="lineNum">     741 </span>            :         uint32_t hqd_pipe_priority;</a>
<a name="742"><span class="lineNum">     742 </span>            :         uint32_t hqd_queue_priority;</a>
<a name="743"><span class="lineNum">     743 </span>            :         bool hqd_active;</a>
<a name="744"><span class="lineNum">     744 </span>            : };</a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span>            : struct amdgpu_mqd {</a>
<a name="747"><span class="lineNum">     747 </span>            :         unsigned mqd_size;</a>
<a name="748"><span class="lineNum">     748 </span>            :         int (*init_mqd)(struct amdgpu_device *adev, void *mqd,</a>
<a name="749"><span class="lineNum">     749 </span>            :                         struct amdgpu_mqd_prop *p);</a>
<a name="750"><span class="lineNum">     750 </span>            : };</a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span>            : #define AMDGPU_RESET_MAGIC_NUM 64</a>
<a name="753"><span class="lineNum">     753 </span>            : #define AMDGPU_MAX_DF_PERFMONS 4</a>
<a name="754"><span class="lineNum">     754 </span>            : #define AMDGPU_PRODUCT_NAME_LEN 64</a>
<a name="755"><span class="lineNum">     755 </span>            : struct amdgpu_reset_domain;</a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span>            : struct amdgpu_device {</a>
<a name="758"><span class="lineNum">     758 </span>            :         struct device                   *dev;</a>
<a name="759"><span class="lineNum">     759 </span>            :         struct pci_dev                  *pdev;</a>
<a name="760"><span class="lineNum">     760 </span>            :         struct drm_device               ddev;</a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span>            : #ifdef CONFIG_DRM_AMD_ACP</a>
<a name="763"><span class="lineNum">     763 </span>            :         struct amdgpu_acp               acp;</a>
<a name="764"><span class="lineNum">     764 </span>            : #endif</a>
<a name="765"><span class="lineNum">     765 </span>            :         struct amdgpu_hive_info *hive;</a>
<a name="766"><span class="lineNum">     766 </span>            :         /* ASIC */</a>
<a name="767"><span class="lineNum">     767 </span>            :         enum amd_asic_type              asic_type;</a>
<a name="768"><span class="lineNum">     768 </span>            :         uint32_t                        family;</a>
<a name="769"><span class="lineNum">     769 </span>            :         uint32_t                        rev_id;</a>
<a name="770"><span class="lineNum">     770 </span>            :         uint32_t                        external_rev_id;</a>
<a name="771"><span class="lineNum">     771 </span>            :         unsigned long                   flags;</a>
<a name="772"><span class="lineNum">     772 </span>            :         unsigned long                   apu_flags;</a>
<a name="773"><span class="lineNum">     773 </span>            :         int                             usec_timeout;</a>
<a name="774"><span class="lineNum">     774 </span>            :         const struct amdgpu_asic_funcs  *asic_funcs;</a>
<a name="775"><span class="lineNum">     775 </span>            :         bool                            shutdown;</a>
<a name="776"><span class="lineNum">     776 </span>            :         bool                            need_swiotlb;</a>
<a name="777"><span class="lineNum">     777 </span>            :         bool                            accel_working;</a>
<a name="778"><span class="lineNum">     778 </span>            :         struct notifier_block           acpi_nb;</a>
<a name="779"><span class="lineNum">     779 </span>            :         struct amdgpu_i2c_chan          *i2c_bus[AMDGPU_MAX_I2C_BUS];</a>
<a name="780"><span class="lineNum">     780 </span>            :         struct debugfs_blob_wrapper     debugfs_vbios_blob;</a>
<a name="781"><span class="lineNum">     781 </span>            :         struct debugfs_blob_wrapper     debugfs_discovery_blob;</a>
<a name="782"><span class="lineNum">     782 </span>            :         struct mutex                    srbm_mutex;</a>
<a name="783"><span class="lineNum">     783 </span>            :         /* GRBM index mutex. Protects concurrent access to GRBM index */</a>
<a name="784"><span class="lineNum">     784 </span>            :         struct mutex                    grbm_idx_mutex;</a>
<a name="785"><span class="lineNum">     785 </span>            :         struct dev_pm_domain            vga_pm_domain;</a>
<a name="786"><span class="lineNum">     786 </span>            :         bool                            have_disp_power_ref;</a>
<a name="787"><span class="lineNum">     787 </span>            :         bool                            have_atomics_support;</a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span>            :         /* BIOS */</a>
<a name="790"><span class="lineNum">     790 </span>            :         bool                            is_atom_fw;</a>
<a name="791"><span class="lineNum">     791 </span>            :         uint8_t                         *bios;</a>
<a name="792"><span class="lineNum">     792 </span>            :         uint32_t                        bios_size;</a>
<a name="793"><span class="lineNum">     793 </span>            :         uint32_t                        bios_scratch_reg_offset;</a>
<a name="794"><span class="lineNum">     794 </span>            :         uint32_t                        bios_scratch[AMDGPU_BIOS_NUM_SCRATCH];</a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            :         /* Register/doorbell mmio */</a>
<a name="797"><span class="lineNum">     797 </span>            :         resource_size_t                 rmmio_base;</a>
<a name="798"><span class="lineNum">     798 </span>            :         resource_size_t                 rmmio_size;</a>
<a name="799"><span class="lineNum">     799 </span>            :         void __iomem                    *rmmio;</a>
<a name="800"><span class="lineNum">     800 </span>            :         /* protects concurrent MM_INDEX/DATA based register access */</a>
<a name="801"><span class="lineNum">     801 </span>            :         spinlock_t mmio_idx_lock;</a>
<a name="802"><span class="lineNum">     802 </span>            :         struct amdgpu_mmio_remap        rmmio_remap;</a>
<a name="803"><span class="lineNum">     803 </span>            :         /* protects concurrent SMC based register access */</a>
<a name="804"><span class="lineNum">     804 </span>            :         spinlock_t smc_idx_lock;</a>
<a name="805"><span class="lineNum">     805 </span>            :         amdgpu_rreg_t                   smc_rreg;</a>
<a name="806"><span class="lineNum">     806 </span>            :         amdgpu_wreg_t                   smc_wreg;</a>
<a name="807"><span class="lineNum">     807 </span>            :         /* protects concurrent PCIE register access */</a>
<a name="808"><span class="lineNum">     808 </span>            :         spinlock_t pcie_idx_lock;</a>
<a name="809"><span class="lineNum">     809 </span>            :         amdgpu_rreg_t                   pcie_rreg;</a>
<a name="810"><span class="lineNum">     810 </span>            :         amdgpu_wreg_t                   pcie_wreg;</a>
<a name="811"><span class="lineNum">     811 </span>            :         amdgpu_rreg_t                   pciep_rreg;</a>
<a name="812"><span class="lineNum">     812 </span>            :         amdgpu_wreg_t                   pciep_wreg;</a>
<a name="813"><span class="lineNum">     813 </span>            :         amdgpu_rreg64_t                 pcie_rreg64;</a>
<a name="814"><span class="lineNum">     814 </span>            :         amdgpu_wreg64_t                 pcie_wreg64;</a>
<a name="815"><span class="lineNum">     815 </span>            :         /* protects concurrent UVD register access */</a>
<a name="816"><span class="lineNum">     816 </span>            :         spinlock_t uvd_ctx_idx_lock;</a>
<a name="817"><span class="lineNum">     817 </span>            :         amdgpu_rreg_t                   uvd_ctx_rreg;</a>
<a name="818"><span class="lineNum">     818 </span>            :         amdgpu_wreg_t                   uvd_ctx_wreg;</a>
<a name="819"><span class="lineNum">     819 </span>            :         /* protects concurrent DIDT register access */</a>
<a name="820"><span class="lineNum">     820 </span>            :         spinlock_t didt_idx_lock;</a>
<a name="821"><span class="lineNum">     821 </span>            :         amdgpu_rreg_t                   didt_rreg;</a>
<a name="822"><span class="lineNum">     822 </span>            :         amdgpu_wreg_t                   didt_wreg;</a>
<a name="823"><span class="lineNum">     823 </span>            :         /* protects concurrent gc_cac register access */</a>
<a name="824"><span class="lineNum">     824 </span>            :         spinlock_t gc_cac_idx_lock;</a>
<a name="825"><span class="lineNum">     825 </span>            :         amdgpu_rreg_t                   gc_cac_rreg;</a>
<a name="826"><span class="lineNum">     826 </span>            :         amdgpu_wreg_t                   gc_cac_wreg;</a>
<a name="827"><span class="lineNum">     827 </span>            :         /* protects concurrent se_cac register access */</a>
<a name="828"><span class="lineNum">     828 </span>            :         spinlock_t se_cac_idx_lock;</a>
<a name="829"><span class="lineNum">     829 </span>            :         amdgpu_rreg_t                   se_cac_rreg;</a>
<a name="830"><span class="lineNum">     830 </span>            :         amdgpu_wreg_t                   se_cac_wreg;</a>
<a name="831"><span class="lineNum">     831 </span>            :         /* protects concurrent ENDPOINT (audio) register access */</a>
<a name="832"><span class="lineNum">     832 </span>            :         spinlock_t audio_endpt_idx_lock;</a>
<a name="833"><span class="lineNum">     833 </span>            :         amdgpu_block_rreg_t             audio_endpt_rreg;</a>
<a name="834"><span class="lineNum">     834 </span>            :         amdgpu_block_wreg_t             audio_endpt_wreg;</a>
<a name="835"><span class="lineNum">     835 </span>            :         struct amdgpu_doorbell          doorbell;</a>
<a name="836"><span class="lineNum">     836 </span>            : </a>
<a name="837"><span class="lineNum">     837 </span>            :         /* clock/pll info */</a>
<a name="838"><span class="lineNum">     838 </span>            :         struct amdgpu_clock            clock;</a>
<a name="839"><span class="lineNum">     839 </span>            : </a>
<a name="840"><span class="lineNum">     840 </span>            :         /* MC */</a>
<a name="841"><span class="lineNum">     841 </span>            :         struct amdgpu_gmc               gmc;</a>
<a name="842"><span class="lineNum">     842 </span>            :         struct amdgpu_gart              gart;</a>
<a name="843"><span class="lineNum">     843 </span>            :         dma_addr_t                      dummy_page_addr;</a>
<a name="844"><span class="lineNum">     844 </span>            :         struct amdgpu_vm_manager        vm_manager;</a>
<a name="845"><span class="lineNum">     845 </span>            :         struct amdgpu_vmhub             vmhub[AMDGPU_MAX_VMHUBS];</a>
<a name="846"><span class="lineNum">     846 </span>            :         unsigned                        num_vmhubs;</a>
<a name="847"><span class="lineNum">     847 </span>            : </a>
<a name="848"><span class="lineNum">     848 </span>            :         /* memory management */</a>
<a name="849"><span class="lineNum">     849 </span>            :         struct amdgpu_mman              mman;</a>
<a name="850"><span class="lineNum">     850 </span>            :         struct amdgpu_vram_scratch      vram_scratch;</a>
<a name="851"><span class="lineNum">     851 </span>            :         struct amdgpu_wb                wb;</a>
<a name="852"><span class="lineNum">     852 </span>            :         atomic64_t                      num_bytes_moved;</a>
<a name="853"><span class="lineNum">     853 </span>            :         atomic64_t                      num_evictions;</a>
<a name="854"><span class="lineNum">     854 </span>            :         atomic64_t                      num_vram_cpu_page_faults;</a>
<a name="855"><span class="lineNum">     855 </span>            :         atomic_t                        gpu_reset_counter;</a>
<a name="856"><span class="lineNum">     856 </span>            :         atomic_t                        vram_lost_counter;</a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span>            :         /* data for buffer migration throttling */</a>
<a name="859"><span class="lineNum">     859 </span>            :         struct {</a>
<a name="860"><span class="lineNum">     860 </span>            :                 spinlock_t              lock;</a>
<a name="861"><span class="lineNum">     861 </span>            :                 s64                     last_update_us;</a>
<a name="862"><span class="lineNum">     862 </span>            :                 s64                     accum_us; /* accumulated microseconds */</a>
<a name="863"><span class="lineNum">     863 </span>            :                 s64                     accum_us_vis; /* for visible VRAM */</a>
<a name="864"><span class="lineNum">     864 </span>            :                 u32                     log2_max_MBps;</a>
<a name="865"><span class="lineNum">     865 </span>            :         } mm_stats;</a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span>            :         /* display */</a>
<a name="868"><span class="lineNum">     868 </span>            :         bool                            enable_virtual_display;</a>
<a name="869"><span class="lineNum">     869 </span>            :         struct amdgpu_vkms_output       *amdgpu_vkms_output;</a>
<a name="870"><span class="lineNum">     870 </span>            :         struct amdgpu_mode_info         mode_info;</a>
<a name="871"><span class="lineNum">     871 </span>            :         /* For pre-DCE11. DCE11 and later are in &quot;struct amdgpu_device-&gt;dm&quot; */</a>
<a name="872"><span class="lineNum">     872 </span>            :         struct work_struct              hotplug_work;</a>
<a name="873"><span class="lineNum">     873 </span>            :         struct amdgpu_irq_src           crtc_irq;</a>
<a name="874"><span class="lineNum">     874 </span>            :         struct amdgpu_irq_src           vline0_irq;</a>
<a name="875"><span class="lineNum">     875 </span>            :         struct amdgpu_irq_src           vupdate_irq;</a>
<a name="876"><span class="lineNum">     876 </span>            :         struct amdgpu_irq_src           pageflip_irq;</a>
<a name="877"><span class="lineNum">     877 </span>            :         struct amdgpu_irq_src           hpd_irq;</a>
<a name="878"><span class="lineNum">     878 </span>            :         struct amdgpu_irq_src           dmub_trace_irq;</a>
<a name="879"><span class="lineNum">     879 </span>            :         struct amdgpu_irq_src           dmub_outbox_irq;</a>
<a name="880"><span class="lineNum">     880 </span>            : </a>
<a name="881"><span class="lineNum">     881 </span>            :         /* rings */</a>
<a name="882"><span class="lineNum">     882 </span>            :         u64                             fence_context;</a>
<a name="883"><span class="lineNum">     883 </span>            :         unsigned                        num_rings;</a>
<a name="884"><span class="lineNum">     884 </span>            :         struct amdgpu_ring              *rings[AMDGPU_MAX_RINGS];</a>
<a name="885"><span class="lineNum">     885 </span>            :         bool                            ib_pool_ready;</a>
<a name="886"><span class="lineNum">     886 </span>            :         struct amdgpu_sa_manager        ib_pools[AMDGPU_IB_POOL_MAX];</a>
<a name="887"><span class="lineNum">     887 </span>            :         struct amdgpu_sched             gpu_sched[AMDGPU_HW_IP_NUM][AMDGPU_RING_PRIO_MAX];</a>
<a name="888"><span class="lineNum">     888 </span>            : </a>
<a name="889"><span class="lineNum">     889 </span>            :         /* interrupts */</a>
<a name="890"><span class="lineNum">     890 </span>            :         struct amdgpu_irq               irq;</a>
<a name="891"><span class="lineNum">     891 </span>            : </a>
<a name="892"><span class="lineNum">     892 </span>            :         /* powerplay */</a>
<a name="893"><span class="lineNum">     893 </span>            :         struct amd_powerplay            powerplay;</a>
<a name="894"><span class="lineNum">     894 </span>            :         struct amdgpu_pm                pm;</a>
<a name="895"><span class="lineNum">     895 </span>            :         u64                             cg_flags;</a>
<a name="896"><span class="lineNum">     896 </span>            :         u32                             pg_flags;</a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span>            :         /* nbio */</a>
<a name="899"><span class="lineNum">     899 </span>            :         struct amdgpu_nbio              nbio;</a>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<a name="901"><span class="lineNum">     901 </span>            :         /* hdp */</a>
<a name="902"><span class="lineNum">     902 </span>            :         struct amdgpu_hdp               hdp;</a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span>            :         /* smuio */</a>
<a name="905"><span class="lineNum">     905 </span>            :         struct amdgpu_smuio             smuio;</a>
<a name="906"><span class="lineNum">     906 </span>            : </a>
<a name="907"><span class="lineNum">     907 </span>            :         /* mmhub */</a>
<a name="908"><span class="lineNum">     908 </span>            :         struct amdgpu_mmhub             mmhub;</a>
<a name="909"><span class="lineNum">     909 </span>            : </a>
<a name="910"><span class="lineNum">     910 </span>            :         /* gfxhub */</a>
<a name="911"><span class="lineNum">     911 </span>            :         struct amdgpu_gfxhub            gfxhub;</a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span>            :         /* gfx */</a>
<a name="914"><span class="lineNum">     914 </span>            :         struct amdgpu_gfx               gfx;</a>
<a name="915"><span class="lineNum">     915 </span>            : </a>
<a name="916"><span class="lineNum">     916 </span>            :         /* sdma */</a>
<a name="917"><span class="lineNum">     917 </span>            :         struct amdgpu_sdma              sdma;</a>
<a name="918"><span class="lineNum">     918 </span>            : </a>
<a name="919"><span class="lineNum">     919 </span>            :         /* lsdma */</a>
<a name="920"><span class="lineNum">     920 </span>            :         struct amdgpu_lsdma             lsdma;</a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span>            :         /* uvd */</a>
<a name="923"><span class="lineNum">     923 </span>            :         struct amdgpu_uvd               uvd;</a>
<a name="924"><span class="lineNum">     924 </span>            : </a>
<a name="925"><span class="lineNum">     925 </span>            :         /* vce */</a>
<a name="926"><span class="lineNum">     926 </span>            :         struct amdgpu_vce               vce;</a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span>            :         /* vcn */</a>
<a name="929"><span class="lineNum">     929 </span>            :         struct amdgpu_vcn               vcn;</a>
<a name="930"><span class="lineNum">     930 </span>            : </a>
<a name="931"><span class="lineNum">     931 </span>            :         /* jpeg */</a>
<a name="932"><span class="lineNum">     932 </span>            :         struct amdgpu_jpeg              jpeg;</a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span>            :         /* firmwares */</a>
<a name="935"><span class="lineNum">     935 </span>            :         struct amdgpu_firmware          firmware;</a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            :         /* PSP */</a>
<a name="938"><span class="lineNum">     938 </span>            :         struct psp_context              psp;</a>
<a name="939"><span class="lineNum">     939 </span>            : </a>
<a name="940"><span class="lineNum">     940 </span>            :         /* GDS */</a>
<a name="941"><span class="lineNum">     941 </span>            :         struct amdgpu_gds               gds;</a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span>            :         /* KFD */</a>
<a name="944"><span class="lineNum">     944 </span>            :         struct amdgpu_kfd_dev           kfd;</a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span>            :         /* UMC */</a>
<a name="947"><span class="lineNum">     947 </span>            :         struct amdgpu_umc               umc;</a>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<a name="949"><span class="lineNum">     949 </span>            :         /* display related functionality */</a>
<a name="950"><span class="lineNum">     950 </span>            :         struct amdgpu_display_manager dm;</a>
<a name="951"><span class="lineNum">     951 </span>            : </a>
<a name="952"><span class="lineNum">     952 </span>            :         /* mes */</a>
<a name="953"><span class="lineNum">     953 </span>            :         bool                            enable_mes;</a>
<a name="954"><span class="lineNum">     954 </span>            :         bool                            enable_mes_kiq;</a>
<a name="955"><span class="lineNum">     955 </span>            :         struct amdgpu_mes               mes;</a>
<a name="956"><span class="lineNum">     956 </span>            :         struct amdgpu_mqd               mqds[AMDGPU_HW_IP_NUM];</a>
<a name="957"><span class="lineNum">     957 </span>            : </a>
<a name="958"><span class="lineNum">     958 </span>            :         /* df */</a>
<a name="959"><span class="lineNum">     959 </span>            :         struct amdgpu_df                df;</a>
<a name="960"><span class="lineNum">     960 </span>            : </a>
<a name="961"><span class="lineNum">     961 </span>            :         /* MCA */</a>
<a name="962"><span class="lineNum">     962 </span>            :         struct amdgpu_mca               mca;</a>
<a name="963"><span class="lineNum">     963 </span>            : </a>
<a name="964"><span class="lineNum">     964 </span>            :         struct amdgpu_ip_block          ip_blocks[AMDGPU_MAX_IP_NUM];</a>
<a name="965"><span class="lineNum">     965 </span>            :         uint32_t                        harvest_ip_mask;</a>
<a name="966"><span class="lineNum">     966 </span>            :         int                             num_ip_blocks;</a>
<a name="967"><span class="lineNum">     967 </span>            :         struct mutex    mn_lock;</a>
<a name="968"><span class="lineNum">     968 </span>            :         DECLARE_HASHTABLE(mn_hash, 7);</a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span>            :         /* tracking pinned memory */</a>
<a name="971"><span class="lineNum">     971 </span>            :         atomic64_t vram_pin_size;</a>
<a name="972"><span class="lineNum">     972 </span>            :         atomic64_t visible_pin_size;</a>
<a name="973"><span class="lineNum">     973 </span>            :         atomic64_t gart_pin_size;</a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span>            :         /* soc15 register offset based on ip, instance and  segment */</a>
<a name="976"><span class="lineNum">     976 </span>            :         uint32_t                *reg_offset[MAX_HWIP][HWIP_MAX_INSTANCE];</a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span>            :         /* delayed work_func for deferring clockgating during resume */</a>
<a name="979"><span class="lineNum">     979 </span>            :         struct delayed_work     delayed_init_work;</a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span>            :         struct amdgpu_virt      virt;</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span>            :         /* link all shadow bo */</a>
<a name="984"><span class="lineNum">     984 </span>            :         struct list_head                shadow_list;</a>
<a name="985"><span class="lineNum">     985 </span>            :         struct mutex                    shadow_list_lock;</a>
<a name="986"><span class="lineNum">     986 </span>            : </a>
<a name="987"><span class="lineNum">     987 </span>            :         /* record hw reset is performed */</a>
<a name="988"><span class="lineNum">     988 </span>            :         bool has_hw_reset;</a>
<a name="989"><span class="lineNum">     989 </span>            :         u8                              reset_magic[AMDGPU_RESET_MAGIC_NUM];</a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span>            :         /* s3/s4 mask */</a>
<a name="992"><span class="lineNum">     992 </span>            :         bool                            in_suspend;</a>
<a name="993"><span class="lineNum">     993 </span>            :         bool                            in_s3;</a>
<a name="994"><span class="lineNum">     994 </span>            :         bool                            in_s4;</a>
<a name="995"><span class="lineNum">     995 </span>            :         bool                            in_s0ix;</a>
<a name="996"><span class="lineNum">     996 </span>            : </a>
<a name="997"><span class="lineNum">     997 </span>            :         enum pp_mp1_state               mp1_state;</a>
<a name="998"><span class="lineNum">     998 </span>            :         struct amdgpu_doorbell_index doorbell_index;</a>
<a name="999"><span class="lineNum">     999 </span>            : </a>
<a name="1000"><span class="lineNum">    1000 </span>            :         struct mutex                    notifier_lock;</a>
<a name="1001"><span class="lineNum">    1001 </span>            : </a>
<a name="1002"><span class="lineNum">    1002 </span>            :         int asic_reset_res;</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         struct work_struct              xgmi_reset_work;</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         struct list_head                reset_list;</a>
<a name="1005"><span class="lineNum">    1005 </span>            : </a>
<a name="1006"><span class="lineNum">    1006 </span>            :         long                            gfx_timeout;</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         long                            sdma_timeout;</a>
<a name="1008"><span class="lineNum">    1008 </span>            :         long                            video_timeout;</a>
<a name="1009"><span class="lineNum">    1009 </span>            :         long                            compute_timeout;</a>
<a name="1010"><span class="lineNum">    1010 </span>            : </a>
<a name="1011"><span class="lineNum">    1011 </span>            :         uint64_t                        unique_id;</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         uint64_t        df_perfmon_config_assign_mask[AMDGPU_MAX_DF_PERFMONS];</a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span>            :         /* enable runtime pm on the device */</a>
<a name="1015"><span class="lineNum">    1015 </span>            :         bool                            in_runpm;</a>
<a name="1016"><span class="lineNum">    1016 </span>            :         bool                            has_pr3;</a>
<a name="1017"><span class="lineNum">    1017 </span>            : </a>
<a name="1018"><span class="lineNum">    1018 </span>            :         bool                            pm_sysfs_en;</a>
<a name="1019"><span class="lineNum">    1019 </span>            :         bool                            ucode_sysfs_en;</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         bool                            psp_sysfs_en;</a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span>            :         /* Chip product information */</a>
<a name="1023"><span class="lineNum">    1023 </span>            :         char                            product_number[20];</a>
<a name="1024"><span class="lineNum">    1024 </span>            :         char                            product_name[AMDGPU_PRODUCT_NAME_LEN];</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         char                            serial[20];</a>
<a name="1026"><span class="lineNum">    1026 </span>            : </a>
<a name="1027"><span class="lineNum">    1027 </span>            :         atomic_t                        throttling_logging_enabled;</a>
<a name="1028"><span class="lineNum">    1028 </span>            :         struct ratelimit_state          throttling_logging_rs;</a>
<a name="1029"><span class="lineNum">    1029 </span>            :         uint32_t                        ras_hw_enabled;</a>
<a name="1030"><span class="lineNum">    1030 </span>            :         uint32_t                        ras_enabled;</a>
<a name="1031"><span class="lineNum">    1031 </span>            : </a>
<a name="1032"><span class="lineNum">    1032 </span>            :         bool                            no_hw_access;</a>
<a name="1033"><span class="lineNum">    1033 </span>            :         struct pci_saved_state          *pci_state;</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         pci_channel_state_t             pci_channel_state;</a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span>            :         struct amdgpu_reset_control     *reset_cntl;</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         uint32_t                        ip_versions[MAX_HWIP][HWIP_MAX_INSTANCE];</a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span>            :         bool                            ram_is_direct_mapped;</a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
<a name="1041"><span class="lineNum">    1041 </span>            :         struct list_head                ras_list;</a>
<a name="1042"><span class="lineNum">    1042 </span>            : </a>
<a name="1043"><span class="lineNum">    1043 </span>            :         struct ip_discovery_top         *ip_top;</a>
<a name="1044"><span class="lineNum">    1044 </span>            : </a>
<a name="1045"><span class="lineNum">    1045 </span>            :         struct amdgpu_reset_domain      *reset_domain;</a>
<a name="1046"><span class="lineNum">    1046 </span>            : </a>
<a name="1047"><span class="lineNum">    1047 </span>            :         struct mutex                    benchmark_mutex;</a>
<a name="1048"><span class="lineNum">    1048 </span>            : </a>
<a name="1049"><span class="lineNum">    1049 </span>            :         /* reset dump register */</a>
<a name="1050"><span class="lineNum">    1050 </span>            :         uint32_t                        *reset_dump_reg_list;</a>
<a name="1051"><span class="lineNum">    1051 </span>            :         uint32_t                        *reset_dump_reg_value;</a>
<a name="1052"><span class="lineNum">    1052 </span>            :         int                             num_regs;</a>
<a name="1053"><span class="lineNum">    1053 </span>            : #ifdef CONFIG_DEV_COREDUMP</a>
<a name="1054"><span class="lineNum">    1054 </span>            :         struct amdgpu_task_info         reset_task_info;</a>
<a name="1055"><span class="lineNum">    1055 </span>            :         bool                            reset_vram_lost;</a>
<a name="1056"><span class="lineNum">    1056 </span>            :         struct timespec64               reset_time;</a>
<a name="1057"><span class="lineNum">    1057 </span>            : #endif</a>
<a name="1058"><span class="lineNum">    1058 </span>            : </a>
<a name="1059"><span class="lineNum">    1059 </span>            :         bool                            scpm_enabled;</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         uint32_t                        scpm_status;</a>
<a name="1061"><span class="lineNum">    1061 </span>            : </a>
<a name="1062"><span class="lineNum">    1062 </span>            :         struct work_struct              reset_work;</a>
<a name="1063"><span class="lineNum">    1063 </span>            : };</a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span>            : static inline struct amdgpu_device *drm_to_adev(struct drm_device *ddev)</a>
<a name="1066"><span class="lineNum">    1066 </span>            : {</a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         return container_of(ddev, struct amdgpu_device, ddev);</span></a>
<a name="1068"><span class="lineNum">    1068 </span>            : }</a>
<a name="1069"><span class="lineNum">    1069 </span>            : </a>
<a name="1070"><span class="lineNum">    1070 </span>            : static inline struct drm_device *adev_to_drm(struct amdgpu_device *adev)</a>
<a name="1071"><span class="lineNum">    1071 </span>            : {</a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         return &amp;adev-&gt;ddev;</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            : }</a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span>            : static inline struct amdgpu_device *amdgpu_ttm_adev(struct ttm_device *bdev)</a>
<a name="1076"><span class="lineNum">    1076 </span>            : {</a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         return container_of(bdev, struct amdgpu_device, mman.bdev);</span></a>
<a name="1078"><span class="lineNum">    1078 </span>            : }</a>
<a name="1079"><span class="lineNum">    1079 </span>            : </a>
<a name="1080"><span class="lineNum">    1080 </span>            : int amdgpu_device_init(struct amdgpu_device *adev,</a>
<a name="1081"><span class="lineNum">    1081 </span>            :                        uint32_t flags);</a>
<a name="1082"><span class="lineNum">    1082 </span>            : void amdgpu_device_fini_hw(struct amdgpu_device *adev);</a>
<a name="1083"><span class="lineNum">    1083 </span>            : void amdgpu_device_fini_sw(struct amdgpu_device *adev);</a>
<a name="1084"><span class="lineNum">    1084 </span>            : </a>
<a name="1085"><span class="lineNum">    1085 </span>            : int amdgpu_gpu_wait_for_idle(struct amdgpu_device *adev);</a>
<a name="1086"><span class="lineNum">    1086 </span>            : </a>
<a name="1087"><span class="lineNum">    1087 </span>            : void amdgpu_device_mm_access(struct amdgpu_device *adev, loff_t pos,</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                              void *buf, size_t size, bool write);</a>
<a name="1089"><span class="lineNum">    1089 </span>            : size_t amdgpu_device_aper_access(struct amdgpu_device *adev, loff_t pos,</a>
<a name="1090"><span class="lineNum">    1090 </span>            :                                  void *buf, size_t size, bool write);</a>
<a name="1091"><span class="lineNum">    1091 </span>            : </a>
<a name="1092"><span class="lineNum">    1092 </span>            : void amdgpu_device_vram_access(struct amdgpu_device *adev, loff_t pos,</a>
<a name="1093"><span class="lineNum">    1093 </span>            :                                void *buf, size_t size, bool write);</a>
<a name="1094"><span class="lineNum">    1094 </span>            : uint32_t amdgpu_device_rreg(struct amdgpu_device *adev,</a>
<a name="1095"><span class="lineNum">    1095 </span>            :                             uint32_t reg, uint32_t acc_flags);</a>
<a name="1096"><span class="lineNum">    1096 </span>            : void amdgpu_device_wreg(struct amdgpu_device *adev,</a>
<a name="1097"><span class="lineNum">    1097 </span>            :                         uint32_t reg, uint32_t v,</a>
<a name="1098"><span class="lineNum">    1098 </span>            :                         uint32_t acc_flags);</a>
<a name="1099"><span class="lineNum">    1099 </span>            : void amdgpu_mm_wreg_mmio_rlc(struct amdgpu_device *adev,</a>
<a name="1100"><span class="lineNum">    1100 </span>            :                              uint32_t reg, uint32_t v);</a>
<a name="1101"><span class="lineNum">    1101 </span>            : void amdgpu_mm_wreg8(struct amdgpu_device *adev, uint32_t offset, uint8_t value);</a>
<a name="1102"><span class="lineNum">    1102 </span>            : uint8_t amdgpu_mm_rreg8(struct amdgpu_device *adev, uint32_t offset);</a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span>            : u32 amdgpu_device_indirect_rreg(struct amdgpu_device *adev,</a>
<a name="1105"><span class="lineNum">    1105 </span>            :                                 u32 pcie_index, u32 pcie_data,</a>
<a name="1106"><span class="lineNum">    1106 </span>            :                                 u32 reg_addr);</a>
<a name="1107"><span class="lineNum">    1107 </span>            : u64 amdgpu_device_indirect_rreg64(struct amdgpu_device *adev,</a>
<a name="1108"><span class="lineNum">    1108 </span>            :                                   u32 pcie_index, u32 pcie_data,</a>
<a name="1109"><span class="lineNum">    1109 </span>            :                                   u32 reg_addr);</a>
<a name="1110"><span class="lineNum">    1110 </span>            : void amdgpu_device_indirect_wreg(struct amdgpu_device *adev,</a>
<a name="1111"><span class="lineNum">    1111 </span>            :                                  u32 pcie_index, u32 pcie_data,</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                                  u32 reg_addr, u32 reg_data);</a>
<a name="1113"><span class="lineNum">    1113 </span>            : void amdgpu_device_indirect_wreg64(struct amdgpu_device *adev,</a>
<a name="1114"><span class="lineNum">    1114 </span>            :                                    u32 pcie_index, u32 pcie_data,</a>
<a name="1115"><span class="lineNum">    1115 </span>            :                                    u32 reg_addr, u64 reg_data);</a>
<a name="1116"><span class="lineNum">    1116 </span>            : </a>
<a name="1117"><span class="lineNum">    1117 </span>            : bool amdgpu_device_asic_has_dc_support(enum amd_asic_type asic_type);</a>
<a name="1118"><span class="lineNum">    1118 </span>            : bool amdgpu_device_has_dc_support(struct amdgpu_device *adev);</a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span>            : int amdgpu_device_pre_asic_reset(struct amdgpu_device *adev,</a>
<a name="1121"><span class="lineNum">    1121 </span>            :                                  struct amdgpu_reset_context *reset_context);</a>
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<a name="1123"><span class="lineNum">    1123 </span>            : int amdgpu_do_asic_reset(struct list_head *device_list_handle,</a>
<a name="1124"><span class="lineNum">    1124 </span>            :                          struct amdgpu_reset_context *reset_context);</a>
<a name="1125"><span class="lineNum">    1125 </span>            : </a>
<a name="1126"><span class="lineNum">    1126 </span>            : int emu_soc_asic_init(struct amdgpu_device *adev);</a>
<a name="1127"><span class="lineNum">    1127 </span>            : </a>
<a name="1128"><span class="lineNum">    1128 </span>            : /*</a>
<a name="1129"><span class="lineNum">    1129 </span>            :  * Registers read &amp; write functions.</a>
<a name="1130"><span class="lineNum">    1130 </span>            :  */</a>
<a name="1131"><span class="lineNum">    1131 </span>            : #define AMDGPU_REGS_NO_KIQ    (1&lt;&lt;1)</a>
<a name="1132"><span class="lineNum">    1132 </span>            : #define AMDGPU_REGS_RLC (1&lt;&lt;2)</a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span>            : #define RREG32_NO_KIQ(reg) amdgpu_device_rreg(adev, (reg), AMDGPU_REGS_NO_KIQ)</a>
<a name="1135"><span class="lineNum">    1135 </span>            : #define WREG32_NO_KIQ(reg, v) amdgpu_device_wreg(adev, (reg), (v), AMDGPU_REGS_NO_KIQ)</a>
<a name="1136"><span class="lineNum">    1136 </span>            : </a>
<a name="1137"><span class="lineNum">    1137 </span>            : #define RREG32_KIQ(reg) amdgpu_kiq_rreg(adev, (reg))</a>
<a name="1138"><span class="lineNum">    1138 </span>            : #define WREG32_KIQ(reg, v) amdgpu_kiq_wreg(adev, (reg), (v))</a>
<a name="1139"><span class="lineNum">    1139 </span>            : </a>
<a name="1140"><span class="lineNum">    1140 </span>            : #define RREG8(reg) amdgpu_mm_rreg8(adev, (reg))</a>
<a name="1141"><span class="lineNum">    1141 </span>            : #define WREG8(reg, v) amdgpu_mm_wreg8(adev, (reg), (v))</a>
<a name="1142"><span class="lineNum">    1142 </span>            : </a>
<a name="1143"><span class="lineNum">    1143 </span>            : #define RREG32(reg) amdgpu_device_rreg(adev, (reg), 0)</a>
<a name="1144"><span class="lineNum">    1144 </span>            : #define DREG32(reg) printk(KERN_INFO &quot;REGISTER: &quot; #reg &quot; : 0x%08X\n&quot;, amdgpu_device_rreg(adev, (reg), 0))</a>
<a name="1145"><span class="lineNum">    1145 </span>            : #define WREG32(reg, v) amdgpu_device_wreg(adev, (reg), (v), 0)</a>
<a name="1146"><span class="lineNum">    1146 </span>            : #define REG_SET(FIELD, v) (((v) &lt;&lt; FIELD##_SHIFT) &amp; FIELD##_MASK)</a>
<a name="1147"><span class="lineNum">    1147 </span>            : #define REG_GET(FIELD, v) (((v) &lt;&lt; FIELD##_SHIFT) &amp; FIELD##_MASK)</a>
<a name="1148"><span class="lineNum">    1148 </span>            : #define RREG32_PCIE(reg) adev-&gt;pcie_rreg(adev, (reg))</a>
<a name="1149"><span class="lineNum">    1149 </span>            : #define WREG32_PCIE(reg, v) adev-&gt;pcie_wreg(adev, (reg), (v))</a>
<a name="1150"><span class="lineNum">    1150 </span>            : #define RREG32_PCIE_PORT(reg) adev-&gt;pciep_rreg(adev, (reg))</a>
<a name="1151"><span class="lineNum">    1151 </span>            : #define WREG32_PCIE_PORT(reg, v) adev-&gt;pciep_wreg(adev, (reg), (v))</a>
<a name="1152"><span class="lineNum">    1152 </span>            : #define RREG64_PCIE(reg) adev-&gt;pcie_rreg64(adev, (reg))</a>
<a name="1153"><span class="lineNum">    1153 </span>            : #define WREG64_PCIE(reg, v) adev-&gt;pcie_wreg64(adev, (reg), (v))</a>
<a name="1154"><span class="lineNum">    1154 </span>            : #define RREG32_SMC(reg) adev-&gt;smc_rreg(adev, (reg))</a>
<a name="1155"><span class="lineNum">    1155 </span>            : #define WREG32_SMC(reg, v) adev-&gt;smc_wreg(adev, (reg), (v))</a>
<a name="1156"><span class="lineNum">    1156 </span>            : #define RREG32_UVD_CTX(reg) adev-&gt;uvd_ctx_rreg(adev, (reg))</a>
<a name="1157"><span class="lineNum">    1157 </span>            : #define WREG32_UVD_CTX(reg, v) adev-&gt;uvd_ctx_wreg(adev, (reg), (v))</a>
<a name="1158"><span class="lineNum">    1158 </span>            : #define RREG32_DIDT(reg) adev-&gt;didt_rreg(adev, (reg))</a>
<a name="1159"><span class="lineNum">    1159 </span>            : #define WREG32_DIDT(reg, v) adev-&gt;didt_wreg(adev, (reg), (v))</a>
<a name="1160"><span class="lineNum">    1160 </span>            : #define RREG32_GC_CAC(reg) adev-&gt;gc_cac_rreg(adev, (reg))</a>
<a name="1161"><span class="lineNum">    1161 </span>            : #define WREG32_GC_CAC(reg, v) adev-&gt;gc_cac_wreg(adev, (reg), (v))</a>
<a name="1162"><span class="lineNum">    1162 </span>            : #define RREG32_SE_CAC(reg) adev-&gt;se_cac_rreg(adev, (reg))</a>
<a name="1163"><span class="lineNum">    1163 </span>            : #define WREG32_SE_CAC(reg, v) adev-&gt;se_cac_wreg(adev, (reg), (v))</a>
<a name="1164"><span class="lineNum">    1164 </span>            : #define RREG32_AUDIO_ENDPT(block, reg) adev-&gt;audio_endpt_rreg(adev, (block), (reg))</a>
<a name="1165"><span class="lineNum">    1165 </span>            : #define WREG32_AUDIO_ENDPT(block, reg, v) adev-&gt;audio_endpt_wreg(adev, (block), (reg), (v))</a>
<a name="1166"><span class="lineNum">    1166 </span>            : #define WREG32_P(reg, val, mask)                                \</a>
<a name="1167"><span class="lineNum">    1167 </span>            :         do {                                                    \</a>
<a name="1168"><span class="lineNum">    1168 </span>            :                 uint32_t tmp_ = RREG32(reg);                    \</a>
<a name="1169"><span class="lineNum">    1169 </span>            :                 tmp_ &amp;= (mask);                                     \</a>
<a name="1170"><span class="lineNum">    1170 </span>            :                 tmp_ |= ((val) &amp; ~(mask));                  \</a>
<a name="1171"><span class="lineNum">    1171 </span>            :                 WREG32(reg, tmp_);                              \</a>
<a name="1172"><span class="lineNum">    1172 </span>            :         } while (0)</a>
<a name="1173"><span class="lineNum">    1173 </span>            : #define WREG32_AND(reg, and) WREG32_P(reg, 0, and)</a>
<a name="1174"><span class="lineNum">    1174 </span>            : #define WREG32_OR(reg, or) WREG32_P(reg, or, ~(or))</a>
<a name="1175"><span class="lineNum">    1175 </span>            : #define WREG32_PLL_P(reg, val, mask)                            \</a>
<a name="1176"><span class="lineNum">    1176 </span>            :         do {                                                    \</a>
<a name="1177"><span class="lineNum">    1177 </span>            :                 uint32_t tmp_ = RREG32_PLL(reg);                \</a>
<a name="1178"><span class="lineNum">    1178 </span>            :                 tmp_ &amp;= (mask);                                     \</a>
<a name="1179"><span class="lineNum">    1179 </span>            :                 tmp_ |= ((val) &amp; ~(mask));                  \</a>
<a name="1180"><span class="lineNum">    1180 </span>            :                 WREG32_PLL(reg, tmp_);                          \</a>
<a name="1181"><span class="lineNum">    1181 </span>            :         } while (0)</a>
<a name="1182"><span class="lineNum">    1182 </span>            : </a>
<a name="1183"><span class="lineNum">    1183 </span>            : #define WREG32_SMC_P(_Reg, _Val, _Mask)                         \</a>
<a name="1184"><span class="lineNum">    1184 </span>            :         do {                                                    \</a>
<a name="1185"><span class="lineNum">    1185 </span>            :                 u32 tmp = RREG32_SMC(_Reg);                     \</a>
<a name="1186"><span class="lineNum">    1186 </span>            :                 tmp &amp;= (_Mask);                                 \</a>
<a name="1187"><span class="lineNum">    1187 </span>            :                 tmp |= ((_Val) &amp; ~(_Mask));                     \</a>
<a name="1188"><span class="lineNum">    1188 </span>            :                 WREG32_SMC(_Reg, tmp);                          \</a>
<a name="1189"><span class="lineNum">    1189 </span>            :         } while (0)</a>
<a name="1190"><span class="lineNum">    1190 </span>            : </a>
<a name="1191"><span class="lineNum">    1191 </span>            : #define DREG32_SYS(sqf, adev, reg) seq_printf((sqf), #reg &quot; : 0x%08X\n&quot;, amdgpu_device_rreg((adev), (reg), false))</a>
<a name="1192"><span class="lineNum">    1192 </span>            : </a>
<a name="1193"><span class="lineNum">    1193 </span>            : #define REG_FIELD_SHIFT(reg, field) reg##__##field##__SHIFT</a>
<a name="1194"><span class="lineNum">    1194 </span>            : #define REG_FIELD_MASK(reg, field) reg##__##field##_MASK</a>
<a name="1195"><span class="lineNum">    1195 </span>            : </a>
<a name="1196"><span class="lineNum">    1196 </span>            : #define REG_SET_FIELD(orig_val, reg, field, field_val)                  \</a>
<a name="1197"><span class="lineNum">    1197 </span>            :         (((orig_val) &amp; ~REG_FIELD_MASK(reg, field)) |                       \</a>
<a name="1198"><span class="lineNum">    1198 </span>            :          (REG_FIELD_MASK(reg, field) &amp; ((field_val) &lt;&lt; REG_FIELD_SHIFT(reg, field))))</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span>            : #define REG_GET_FIELD(value, reg, field)                                \</a>
<a name="1201"><span class="lineNum">    1201 </span>            :         (((value) &amp; REG_FIELD_MASK(reg, field)) &gt;&gt; REG_FIELD_SHIFT(reg, field))</a>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<a name="1203"><span class="lineNum">    1203 </span>            : #define WREG32_FIELD(reg, field, val)   \</a>
<a name="1204"><span class="lineNum">    1204 </span>            :         WREG32(mm##reg, (RREG32(mm##reg) &amp; ~REG_FIELD_MASK(reg, field)) | (val) &lt;&lt; REG_FIELD_SHIFT(reg, field))</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span>            : #define WREG32_FIELD_OFFSET(reg, offset, field, val)    \</a>
<a name="1207"><span class="lineNum">    1207 </span>            :         WREG32(mm##reg + offset, (RREG32(mm##reg + offset) &amp; ~REG_FIELD_MASK(reg, field)) | (val) &lt;&lt; REG_FIELD_SHIFT(reg, field))</a>
<a name="1208"><span class="lineNum">    1208 </span>            : </a>
<a name="1209"><span class="lineNum">    1209 </span>            : /*</a>
<a name="1210"><span class="lineNum">    1210 </span>            :  * BIOS helpers.</a>
<a name="1211"><span class="lineNum">    1211 </span>            :  */</a>
<a name="1212"><span class="lineNum">    1212 </span>            : #define RBIOS8(i) (adev-&gt;bios[i])</a>
<a name="1213"><span class="lineNum">    1213 </span>            : #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) &lt;&lt; 8))</a>
<a name="1214"><span class="lineNum">    1214 </span>            : #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) &lt;&lt; 16))</a>
<a name="1215"><span class="lineNum">    1215 </span>            : </a>
<a name="1216"><span class="lineNum">    1216 </span>            : /*</a>
<a name="1217"><span class="lineNum">    1217 </span>            :  * ASICs macro.</a>
<a name="1218"><span class="lineNum">    1218 </span>            :  */</a>
<a name="1219"><span class="lineNum">    1219 </span>            : #define amdgpu_asic_set_vga_state(adev, state) (adev)-&gt;asic_funcs-&gt;set_vga_state((adev), (state))</a>
<a name="1220"><span class="lineNum">    1220 </span>            : #define amdgpu_asic_reset(adev) (adev)-&gt;asic_funcs-&gt;reset((adev))</a>
<a name="1221"><span class="lineNum">    1221 </span>            : #define amdgpu_asic_reset_method(adev) (adev)-&gt;asic_funcs-&gt;reset_method((adev))</a>
<a name="1222"><span class="lineNum">    1222 </span>            : #define amdgpu_asic_get_xclk(adev) (adev)-&gt;asic_funcs-&gt;get_xclk((adev))</a>
<a name="1223"><span class="lineNum">    1223 </span>            : #define amdgpu_asic_set_uvd_clocks(adev, v, d) (adev)-&gt;asic_funcs-&gt;set_uvd_clocks((adev), (v), (d))</a>
<a name="1224"><span class="lineNum">    1224 </span>            : #define amdgpu_asic_set_vce_clocks(adev, ev, ec) (adev)-&gt;asic_funcs-&gt;set_vce_clocks((adev), (ev), (ec))</a>
<a name="1225"><span class="lineNum">    1225 </span>            : #define amdgpu_get_pcie_lanes(adev) (adev)-&gt;asic_funcs-&gt;get_pcie_lanes((adev))</a>
<a name="1226"><span class="lineNum">    1226 </span>            : #define amdgpu_set_pcie_lanes(adev, l) (adev)-&gt;asic_funcs-&gt;set_pcie_lanes((adev), (l))</a>
<a name="1227"><span class="lineNum">    1227 </span>            : #define amdgpu_asic_get_gpu_clock_counter(adev) (adev)-&gt;asic_funcs-&gt;get_gpu_clock_counter((adev))</a>
<a name="1228"><span class="lineNum">    1228 </span>            : #define amdgpu_asic_read_disabled_bios(adev) (adev)-&gt;asic_funcs-&gt;read_disabled_bios((adev))</a>
<a name="1229"><span class="lineNum">    1229 </span>            : #define amdgpu_asic_read_bios_from_rom(adev, b, l) (adev)-&gt;asic_funcs-&gt;read_bios_from_rom((adev), (b), (l))</a>
<a name="1230"><span class="lineNum">    1230 </span>            : #define amdgpu_asic_read_register(adev, se, sh, offset, v)((adev)-&gt;asic_funcs-&gt;read_register((adev), (se), (sh), (offset), (v)))</a>
<a name="1231"><span class="lineNum">    1231 </span>            : #define amdgpu_asic_get_config_memsize(adev) (adev)-&gt;asic_funcs-&gt;get_config_memsize((adev))</a>
<a name="1232"><span class="lineNum">    1232 </span>            : #define amdgpu_asic_flush_hdp(adev, r) \</a>
<a name="1233"><span class="lineNum">    1233 </span>            :         ((adev)-&gt;asic_funcs-&gt;flush_hdp ? (adev)-&gt;asic_funcs-&gt;flush_hdp((adev), (r)) : (adev)-&gt;hdp.funcs-&gt;flush_hdp((adev), (r)))</a>
<a name="1234"><span class="lineNum">    1234 </span>            : #define amdgpu_asic_invalidate_hdp(adev, r) \</a>
<a name="1235"><span class="lineNum">    1235 </span>            :         ((adev)-&gt;asic_funcs-&gt;invalidate_hdp ? (adev)-&gt;asic_funcs-&gt;invalidate_hdp((adev), (r)) : \</a>
<a name="1236"><span class="lineNum">    1236 </span>            :          ((adev)-&gt;hdp.funcs-&gt;invalidate_hdp ? (adev)-&gt;hdp.funcs-&gt;invalidate_hdp((adev), (r)) : 0))</a>
<a name="1237"><span class="lineNum">    1237 </span>            : #define amdgpu_asic_need_full_reset(adev) (adev)-&gt;asic_funcs-&gt;need_full_reset((adev))</a>
<a name="1238"><span class="lineNum">    1238 </span>            : #define amdgpu_asic_init_doorbell_index(adev) (adev)-&gt;asic_funcs-&gt;init_doorbell_index((adev))</a>
<a name="1239"><span class="lineNum">    1239 </span>            : #define amdgpu_asic_get_pcie_usage(adev, cnt0, cnt1) ((adev)-&gt;asic_funcs-&gt;get_pcie_usage((adev), (cnt0), (cnt1)))</a>
<a name="1240"><span class="lineNum">    1240 </span>            : #define amdgpu_asic_need_reset_on_init(adev) (adev)-&gt;asic_funcs-&gt;need_reset_on_init((adev))</a>
<a name="1241"><span class="lineNum">    1241 </span>            : #define amdgpu_asic_get_pcie_replay_count(adev) ((adev)-&gt;asic_funcs-&gt;get_pcie_replay_count((adev)))</a>
<a name="1242"><span class="lineNum">    1242 </span>            : #define amdgpu_asic_supports_baco(adev) (adev)-&gt;asic_funcs-&gt;supports_baco((adev))</a>
<a name="1243"><span class="lineNum">    1243 </span>            : #define amdgpu_asic_pre_asic_init(adev) (adev)-&gt;asic_funcs-&gt;pre_asic_init((adev))</a>
<a name="1244"><span class="lineNum">    1244 </span>            : #define amdgpu_asic_update_umd_stable_pstate(adev, enter) \</a>
<a name="1245"><span class="lineNum">    1245 </span>            :         ((adev)-&gt;asic_funcs-&gt;update_umd_stable_pstate ? (adev)-&gt;asic_funcs-&gt;update_umd_stable_pstate((adev), (enter)) : 0)</a>
<a name="1246"><span class="lineNum">    1246 </span>            : #define amdgpu_asic_query_video_codecs(adev, e, c) (adev)-&gt;asic_funcs-&gt;query_video_codecs((adev), (e), (c))</a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span>            : #define amdgpu_inc_vram_lost(adev) atomic_inc(&amp;((adev)-&gt;vram_lost_counter));</a>
<a name="1249"><span class="lineNum">    1249 </span>            : </a>
<a name="1250"><span class="lineNum">    1250 </span>            : #define MIN(X, Y) ((X) &lt; (Y) ? (X) : (Y))</a>
<a name="1251"><span class="lineNum">    1251 </span>            : </a>
<a name="1252"><span class="lineNum">    1252 </span>            : /* Common functions */</a>
<a name="1253"><span class="lineNum">    1253 </span>            : bool amdgpu_device_has_job_running(struct amdgpu_device *adev);</a>
<a name="1254"><span class="lineNum">    1254 </span>            : bool amdgpu_device_should_recover_gpu(struct amdgpu_device *adev);</a>
<a name="1255"><span class="lineNum">    1255 </span>            : int amdgpu_device_gpu_recover(struct amdgpu_device *adev,</a>
<a name="1256"><span class="lineNum">    1256 </span>            :                               struct amdgpu_job *job,</a>
<a name="1257"><span class="lineNum">    1257 </span>            :                               struct amdgpu_reset_context *reset_context);</a>
<a name="1258"><span class="lineNum">    1258 </span>            : void amdgpu_device_pci_config_reset(struct amdgpu_device *adev);</a>
<a name="1259"><span class="lineNum">    1259 </span>            : int amdgpu_device_pci_reset(struct amdgpu_device *adev);</a>
<a name="1260"><span class="lineNum">    1260 </span>            : bool amdgpu_device_need_post(struct amdgpu_device *adev);</a>
<a name="1261"><span class="lineNum">    1261 </span>            : bool amdgpu_device_should_use_aspm(struct amdgpu_device *adev);</a>
<a name="1262"><span class="lineNum">    1262 </span>            : </a>
<a name="1263"><span class="lineNum">    1263 </span>            : void amdgpu_cs_report_moved_bytes(struct amdgpu_device *adev, u64 num_bytes,</a>
<a name="1264"><span class="lineNum">    1264 </span>            :                                   u64 num_vis_bytes);</a>
<a name="1265"><span class="lineNum">    1265 </span>            : int amdgpu_device_resize_fb_bar(struct amdgpu_device *adev);</a>
<a name="1266"><span class="lineNum">    1266 </span>            : void amdgpu_device_program_register_sequence(struct amdgpu_device *adev,</a>
<a name="1267"><span class="lineNum">    1267 </span>            :                                              const u32 *registers,</a>
<a name="1268"><span class="lineNum">    1268 </span>            :                                              const u32 array_size);</a>
<a name="1269"><span class="lineNum">    1269 </span>            : </a>
<a name="1270"><span class="lineNum">    1270 </span>            : int amdgpu_device_mode1_reset(struct amdgpu_device *adev);</a>
<a name="1271"><span class="lineNum">    1271 </span>            : bool amdgpu_device_supports_atpx(struct drm_device *dev);</a>
<a name="1272"><span class="lineNum">    1272 </span>            : bool amdgpu_device_supports_px(struct drm_device *dev);</a>
<a name="1273"><span class="lineNum">    1273 </span>            : bool amdgpu_device_supports_boco(struct drm_device *dev);</a>
<a name="1274"><span class="lineNum">    1274 </span>            : bool amdgpu_device_supports_smart_shift(struct drm_device *dev);</a>
<a name="1275"><span class="lineNum">    1275 </span>            : bool amdgpu_device_supports_baco(struct drm_device *dev);</a>
<a name="1276"><span class="lineNum">    1276 </span>            : bool amdgpu_device_is_peer_accessible(struct amdgpu_device *adev,</a>
<a name="1277"><span class="lineNum">    1277 </span>            :                                       struct amdgpu_device *peer_adev);</a>
<a name="1278"><span class="lineNum">    1278 </span>            : int amdgpu_device_baco_enter(struct drm_device *dev);</a>
<a name="1279"><span class="lineNum">    1279 </span>            : int amdgpu_device_baco_exit(struct drm_device *dev);</a>
<a name="1280"><span class="lineNum">    1280 </span>            : </a>
<a name="1281"><span class="lineNum">    1281 </span>            : void amdgpu_device_flush_hdp(struct amdgpu_device *adev,</a>
<a name="1282"><span class="lineNum">    1282 </span>            :                 struct amdgpu_ring *ring);</a>
<a name="1283"><span class="lineNum">    1283 </span>            : void amdgpu_device_invalidate_hdp(struct amdgpu_device *adev,</a>
<a name="1284"><span class="lineNum">    1284 </span>            :                 struct amdgpu_ring *ring);</a>
<a name="1285"><span class="lineNum">    1285 </span>            : </a>
<a name="1286"><span class="lineNum">    1286 </span>            : void amdgpu_device_halt(struct amdgpu_device *adev);</a>
<a name="1287"><span class="lineNum">    1287 </span>            : u32 amdgpu_device_pcie_port_rreg(struct amdgpu_device *adev,</a>
<a name="1288"><span class="lineNum">    1288 </span>            :                                 u32 reg);</a>
<a name="1289"><span class="lineNum">    1289 </span>            : void amdgpu_device_pcie_port_wreg(struct amdgpu_device *adev,</a>
<a name="1290"><span class="lineNum">    1290 </span>            :                                 u32 reg, u32 v);</a>
<a name="1291"><span class="lineNum">    1291 </span>            : </a>
<a name="1292"><span class="lineNum">    1292 </span>            : /* atpx handler */</a>
<a name="1293"><span class="lineNum">    1293 </span>            : #if defined(CONFIG_VGA_SWITCHEROO)</a>
<a name="1294"><span class="lineNum">    1294 </span>            : void amdgpu_register_atpx_handler(void);</a>
<a name="1295"><span class="lineNum">    1295 </span>            : void amdgpu_unregister_atpx_handler(void);</a>
<a name="1296"><span class="lineNum">    1296 </span>            : bool amdgpu_has_atpx_dgpu_power_cntl(void);</a>
<a name="1297"><span class="lineNum">    1297 </span>            : bool amdgpu_is_atpx_hybrid(void);</a>
<a name="1298"><span class="lineNum">    1298 </span>            : bool amdgpu_atpx_dgpu_req_power_for_displays(void);</a>
<a name="1299"><span class="lineNum">    1299 </span>            : bool amdgpu_has_atpx(void);</a>
<a name="1300"><span class="lineNum">    1300 </span>            : #else</a>
<a name="1301"><span class="lineNum">    1301 </span>            : static inline void amdgpu_register_atpx_handler(void) {}</a>
<a name="1302"><span class="lineNum">    1302 </span>            : static inline void amdgpu_unregister_atpx_handler(void) {}</a>
<a name="1303"><span class="lineNum">    1303 </span>            : static inline bool amdgpu_has_atpx_dgpu_power_cntl(void) { return false; }</a>
<a name="1304"><span class="lineNum">    1304 </span>            : static inline bool amdgpu_is_atpx_hybrid(void) { return false; }</a>
<a name="1305"><span class="lineNum">    1305 </span>            : static inline bool amdgpu_atpx_dgpu_req_power_for_displays(void) { return false; }</a>
<a name="1306"><span class="lineNum">    1306 </span>            : static inline bool amdgpu_has_atpx(void) { return false; }</a>
<a name="1307"><span class="lineNum">    1307 </span>            : #endif</a>
<a name="1308"><span class="lineNum">    1308 </span>            : </a>
<a name="1309"><span class="lineNum">    1309 </span>            : #if defined(CONFIG_VGA_SWITCHEROO) &amp;&amp; defined(CONFIG_ACPI)</a>
<a name="1310"><span class="lineNum">    1310 </span>            : void *amdgpu_atpx_get_dhandle(void);</a>
<a name="1311"><span class="lineNum">    1311 </span>            : #else</a>
<a name="1312"><span class="lineNum">    1312 </span>            : static inline void *amdgpu_atpx_get_dhandle(void) { return NULL; }</a>
<a name="1313"><span class="lineNum">    1313 </span>            : #endif</a>
<a name="1314"><span class="lineNum">    1314 </span>            : </a>
<a name="1315"><span class="lineNum">    1315 </span>            : /*</a>
<a name="1316"><span class="lineNum">    1316 </span>            :  * KMS</a>
<a name="1317"><span class="lineNum">    1317 </span>            :  */</a>
<a name="1318"><span class="lineNum">    1318 </span>            : extern const struct drm_ioctl_desc amdgpu_ioctls_kms[];</a>
<a name="1319"><span class="lineNum">    1319 </span>            : extern const int amdgpu_max_kms_ioctl;</a>
<a name="1320"><span class="lineNum">    1320 </span>            : </a>
<a name="1321"><span class="lineNum">    1321 </span>            : int amdgpu_driver_load_kms(struct amdgpu_device *adev, unsigned long flags);</a>
<a name="1322"><span class="lineNum">    1322 </span>            : void amdgpu_driver_unload_kms(struct drm_device *dev);</a>
<a name="1323"><span class="lineNum">    1323 </span>            : void amdgpu_driver_lastclose_kms(struct drm_device *dev);</a>
<a name="1324"><span class="lineNum">    1324 </span>            : int amdgpu_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv);</a>
<a name="1325"><span class="lineNum">    1325 </span>            : void amdgpu_driver_postclose_kms(struct drm_device *dev,</a>
<a name="1326"><span class="lineNum">    1326 </span>            :                                  struct drm_file *file_priv);</a>
<a name="1327"><span class="lineNum">    1327 </span>            : void amdgpu_driver_release_kms(struct drm_device *dev);</a>
<a name="1328"><span class="lineNum">    1328 </span>            : </a>
<a name="1329"><span class="lineNum">    1329 </span>            : int amdgpu_device_ip_suspend(struct amdgpu_device *adev);</a>
<a name="1330"><span class="lineNum">    1330 </span>            : int amdgpu_device_suspend(struct drm_device *dev, bool fbcon);</a>
<a name="1331"><span class="lineNum">    1331 </span>            : int amdgpu_device_resume(struct drm_device *dev, bool fbcon);</a>
<a name="1332"><span class="lineNum">    1332 </span>            : u32 amdgpu_get_vblank_counter_kms(struct drm_crtc *crtc);</a>
<a name="1333"><span class="lineNum">    1333 </span>            : int amdgpu_enable_vblank_kms(struct drm_crtc *crtc);</a>
<a name="1334"><span class="lineNum">    1334 </span>            : void amdgpu_disable_vblank_kms(struct drm_crtc *crtc);</a>
<a name="1335"><span class="lineNum">    1335 </span>            : int amdgpu_info_ioctl(struct drm_device *dev, void *data,</a>
<a name="1336"><span class="lineNum">    1336 </span>            :                       struct drm_file *filp);</a>
<a name="1337"><span class="lineNum">    1337 </span>            : </a>
<a name="1338"><span class="lineNum">    1338 </span>            : /*</a>
<a name="1339"><span class="lineNum">    1339 </span>            :  * functions used by amdgpu_encoder.c</a>
<a name="1340"><span class="lineNum">    1340 </span>            :  */</a>
<a name="1341"><span class="lineNum">    1341 </span>            : struct amdgpu_afmt_acr {</a>
<a name="1342"><span class="lineNum">    1342 </span>            :         u32 clock;</a>
<a name="1343"><span class="lineNum">    1343 </span>            : </a>
<a name="1344"><span class="lineNum">    1344 </span>            :         int n_32khz;</a>
<a name="1345"><span class="lineNum">    1345 </span>            :         int cts_32khz;</a>
<a name="1346"><span class="lineNum">    1346 </span>            : </a>
<a name="1347"><span class="lineNum">    1347 </span>            :         int n_44_1khz;</a>
<a name="1348"><span class="lineNum">    1348 </span>            :         int cts_44_1khz;</a>
<a name="1349"><span class="lineNum">    1349 </span>            : </a>
<a name="1350"><span class="lineNum">    1350 </span>            :         int n_48khz;</a>
<a name="1351"><span class="lineNum">    1351 </span>            :         int cts_48khz;</a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span>            : };</a>
<a name="1354"><span class="lineNum">    1354 </span>            : </a>
<a name="1355"><span class="lineNum">    1355 </span>            : struct amdgpu_afmt_acr amdgpu_afmt_acr(uint32_t clock);</a>
<a name="1356"><span class="lineNum">    1356 </span>            : </a>
<a name="1357"><span class="lineNum">    1357 </span>            : /* amdgpu_acpi.c */</a>
<a name="1358"><span class="lineNum">    1358 </span>            : </a>
<a name="1359"><span class="lineNum">    1359 </span>            : /* ATCS Device/Driver State */</a>
<a name="1360"><span class="lineNum">    1360 </span>            : #define AMDGPU_ATCS_PSC_DEV_STATE_D0            0</a>
<a name="1361"><span class="lineNum">    1361 </span>            : #define AMDGPU_ATCS_PSC_DEV_STATE_D3_HOT        3</a>
<a name="1362"><span class="lineNum">    1362 </span>            : #define AMDGPU_ATCS_PSC_DRV_STATE_OPR           0</a>
<a name="1363"><span class="lineNum">    1363 </span>            : #define AMDGPU_ATCS_PSC_DRV_STATE_NOT_OPR       1</a>
<a name="1364"><span class="lineNum">    1364 </span>            : </a>
<a name="1365"><span class="lineNum">    1365 </span>            : #if defined(CONFIG_ACPI)</a>
<a name="1366"><span class="lineNum">    1366 </span>            : int amdgpu_acpi_init(struct amdgpu_device *adev);</a>
<a name="1367"><span class="lineNum">    1367 </span>            : void amdgpu_acpi_fini(struct amdgpu_device *adev);</a>
<a name="1368"><span class="lineNum">    1368 </span>            : bool amdgpu_acpi_is_pcie_performance_request_supported(struct amdgpu_device *adev);</a>
<a name="1369"><span class="lineNum">    1369 </span>            : bool amdgpu_acpi_is_power_shift_control_supported(void);</a>
<a name="1370"><span class="lineNum">    1370 </span>            : int amdgpu_acpi_pcie_performance_request(struct amdgpu_device *adev,</a>
<a name="1371"><span class="lineNum">    1371 </span>            :                                                 u8 perf_req, bool advertise);</a>
<a name="1372"><span class="lineNum">    1372 </span>            : int amdgpu_acpi_power_shift_control(struct amdgpu_device *adev,</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                                     u8 dev_state, bool drv_state);</a>
<a name="1374"><span class="lineNum">    1374 </span>            : int amdgpu_acpi_smart_shift_update(struct drm_device *dev, enum amdgpu_ss ss_state);</a>
<a name="1375"><span class="lineNum">    1375 </span>            : int amdgpu_acpi_pcie_notify_device_ready(struct amdgpu_device *adev);</a>
<a name="1376"><span class="lineNum">    1376 </span>            : </a>
<a name="1377"><span class="lineNum">    1377 </span>            : void amdgpu_acpi_get_backlight_caps(struct amdgpu_dm_backlight_caps *caps);</a>
<a name="1378"><span class="lineNum">    1378 </span>            : void amdgpu_acpi_detect(void);</a>
<a name="1379"><span class="lineNum">    1379 </span>            : #else</a>
<a name="1380"><span class="lineNum">    1380 </span>            : static inline int amdgpu_acpi_init(struct amdgpu_device *adev) { return 0; }</a>
<a name="1381"><span class="lineNum">    1381 </span>            : static inline void amdgpu_acpi_fini(struct amdgpu_device *adev) { }</a>
<a name="1382"><span class="lineNum">    1382 </span>            : static inline void amdgpu_acpi_detect(void) { }</a>
<a name="1383"><span class="lineNum">    1383 </span>            : static inline bool amdgpu_acpi_is_power_shift_control_supported(void) { return false; }</a>
<a name="1384"><span class="lineNum">    1384 </span>            : static inline int amdgpu_acpi_power_shift_control(struct amdgpu_device *adev,</a>
<a name="1385"><span class="lineNum">    1385 </span>            :                                                   u8 dev_state, bool drv_state) { return 0; }</a>
<a name="1386"><span class="lineNum">    1386 </span>            : static inline int amdgpu_acpi_smart_shift_update(struct drm_device *dev,</a>
<a name="1387"><span class="lineNum">    1387 </span>            :                                                  enum amdgpu_ss ss_state) { return 0; }</a>
<a name="1388"><span class="lineNum">    1388 </span>            : #endif</a>
<a name="1389"><span class="lineNum">    1389 </span>            : </a>
<a name="1390"><span class="lineNum">    1390 </span>            : #if defined(CONFIG_ACPI) &amp;&amp; defined(CONFIG_SUSPEND)</a>
<a name="1391"><span class="lineNum">    1391 </span>            : bool amdgpu_acpi_is_s3_active(struct amdgpu_device *adev);</a>
<a name="1392"><span class="lineNum">    1392 </span>            : bool amdgpu_acpi_should_gpu_reset(struct amdgpu_device *adev);</a>
<a name="1393"><span class="lineNum">    1393 </span>            : bool amdgpu_acpi_is_s0ix_active(struct amdgpu_device *adev);</a>
<a name="1394"><span class="lineNum">    1394 </span>            : #else</a>
<a name="1395"><span class="lineNum">    1395 </span>            : static inline bool amdgpu_acpi_is_s0ix_active(struct amdgpu_device *adev) { return false; }</a>
<a name="1396"><span class="lineNum">    1396 </span>            : static inline bool amdgpu_acpi_should_gpu_reset(struct amdgpu_device *adev) { return false; }</a>
<a name="1397"><span class="lineNum">    1397 </span>            : static inline bool amdgpu_acpi_is_s3_active(struct amdgpu_device *adev) { return false; }</a>
<a name="1398"><span class="lineNum">    1398 </span>            : #endif</a>
<a name="1399"><span class="lineNum">    1399 </span>            : </a>
<a name="1400"><span class="lineNum">    1400 </span>            : #if defined(CONFIG_DRM_AMD_DC)</a>
<a name="1401"><span class="lineNum">    1401 </span>            : int amdgpu_dm_display_resume(struct amdgpu_device *adev );</a>
<a name="1402"><span class="lineNum">    1402 </span>            : #else</a>
<a name="1403"><span class="lineNum">    1403 </span>            : static inline int amdgpu_dm_display_resume(struct amdgpu_device *adev) { return 0; }</a>
<a name="1404"><span class="lineNum">    1404 </span>            : #endif</a>
<a name="1405"><span class="lineNum">    1405 </span>            : </a>
<a name="1406"><span class="lineNum">    1406 </span>            : </a>
<a name="1407"><span class="lineNum">    1407 </span>            : void amdgpu_register_gpu_instance(struct amdgpu_device *adev);</a>
<a name="1408"><span class="lineNum">    1408 </span>            : void amdgpu_unregister_gpu_instance(struct amdgpu_device *adev);</a>
<a name="1409"><span class="lineNum">    1409 </span>            : </a>
<a name="1410"><span class="lineNum">    1410 </span>            : pci_ers_result_t amdgpu_pci_error_detected(struct pci_dev *pdev,</a>
<a name="1411"><span class="lineNum">    1411 </span>            :                                            pci_channel_state_t state);</a>
<a name="1412"><span class="lineNum">    1412 </span>            : pci_ers_result_t amdgpu_pci_mmio_enabled(struct pci_dev *pdev);</a>
<a name="1413"><span class="lineNum">    1413 </span>            : pci_ers_result_t amdgpu_pci_slot_reset(struct pci_dev *pdev);</a>
<a name="1414"><span class="lineNum">    1414 </span>            : void amdgpu_pci_resume(struct pci_dev *pdev);</a>
<a name="1415"><span class="lineNum">    1415 </span>            : </a>
<a name="1416"><span class="lineNum">    1416 </span>            : bool amdgpu_device_cache_pci_state(struct pci_dev *pdev);</a>
<a name="1417"><span class="lineNum">    1417 </span>            : bool amdgpu_device_load_pci_state(struct pci_dev *pdev);</a>
<a name="1418"><span class="lineNum">    1418 </span>            : </a>
<a name="1419"><span class="lineNum">    1419 </span>            : bool amdgpu_device_skip_hw_access(struct amdgpu_device *adev);</a>
<a name="1420"><span class="lineNum">    1420 </span>            : </a>
<a name="1421"><span class="lineNum">    1421 </span>            : int amdgpu_device_set_cg_state(struct amdgpu_device *adev,</a>
<a name="1422"><span class="lineNum">    1422 </span>            :                                enum amd_clockgating_state state);</a>
<a name="1423"><span class="lineNum">    1423 </span>            : int amdgpu_device_set_pg_state(struct amdgpu_device *adev,</a>
<a name="1424"><span class="lineNum">    1424 </span>            :                                enum amd_powergating_state state);</a>
<a name="1425"><span class="lineNum">    1425 </span>            : </a>
<a name="1426"><span class="lineNum">    1426 </span>            : static inline bool amdgpu_device_has_timeouts_enabled(struct amdgpu_device *adev)</a>
<a name="1427"><span class="lineNum">    1427 </span>            : {</a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 :         return amdgpu_gpu_recovery != 0 &amp;&amp;</span></a>
<a name="1429"><span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx_timeout != MAX_SCHEDULE_TIMEOUT &amp;&amp;</span></a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 adev-&gt;compute_timeout != MAX_SCHEDULE_TIMEOUT &amp;&amp;</span></a>
<a name="1431"><span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma_timeout != MAX_SCHEDULE_TIMEOUT &amp;&amp;</span></a>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                 adev-&gt;video_timeout != MAX_SCHEDULE_TIMEOUT;</span></a>
<a name="1433"><span class="lineNum">    1433 </span>            : }</a>
<a name="1434"><span class="lineNum">    1434 </span>            : </a>
<a name="1435"><span class="lineNum">    1435 </span>            : #include &quot;amdgpu_object.h&quot;</a>
<a name="1436"><span class="lineNum">    1436 </span>            : </a>
<a name="1437"><span class="lineNum">    1437 </span>            : static inline bool amdgpu_is_tmz(struct amdgpu_device *adev)</a>
<a name="1438"><span class="lineNum">    1438 </span>            : {</a>
<a name="1439"><span class="lineNum">    1439 </span>            :        return adev-&gt;gmc.tmz_enabled;</a>
<a name="1440"><span class="lineNum">    1440 </span>            : }</a>
<a name="1441"><span class="lineNum">    1441 </span>            : </a>
<a name="1442"><span class="lineNum">    1442 </span>            : int amdgpu_in_reset(struct amdgpu_device *adev);</a>
<a name="1443"><span class="lineNum">    1443 </span>            : </a>
<a name="1444"><span class="lineNum">    1444 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
