#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb  1 14:20:20 2022
# Process ID: 927148
# Current directory: /vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_spi_master_0_0_synth_1
# Command line: vivado -log MagController_spi_master_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MagController_spi_master_0_0.tcl
# Log file: /vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_spi_master_0_0_synth_1/MagController_spi_master_0_0.vds
# Journal file: /vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_spi_master_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source MagController_spi_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/vol/Workspace/Projects/PL-Mag-Sensor/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/vol/Software/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top MagController_spi_master_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.srcs/sources_1/bd/MagController/ip/MagController_spi_master_0_0/MagController_spi_master_0_0.xci

WARNING: [IP_Flow 19-3571] IP 'MagController_spi_master_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 927979
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.641 ; gain = 0.000 ; free physical = 2381 ; free virtual = 19202
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MagController_spi_master_0_0' [/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.gen/sources_1/bd/MagController/ip/MagController_spi_master_0_0/synth/MagController_spi_master_0_0.vhd:73]
INFO: [Synth 8-3491] module 'spi_master' declared at '/vol/Workspace/Projects/PL-Mag-Sensor/src/SPI_master.vhd:107' bound to instance 'U0' of component 'spi_master' [/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.gen/sources_1/bd/MagController/ip/MagController_spi_master_0_0/synth/MagController_spi_master_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/vol/Workspace/Projects/PL-Mag-Sensor/src/SPI_master.vhd:135]
INFO: [Synth 8-226] default block is never used [/vol/Workspace/Projects/PL-Mag-Sensor/src/SPI_master.vhd:187]
INFO: [Synth 8-226] default block is never used [/vol/Workspace/Projects/PL-Mag-Sensor/src/SPI_master.vhd:256]
INFO: [Synth 8-226] default block is never used [/vol/Workspace/Projects/PL-Mag-Sensor/src/SPI_master.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (1#1) [/vol/Workspace/Projects/PL-Mag-Sensor/src/SPI_master.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'MagController_spi_master_0_0' (2#1) [/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.gen/sources_1/bd/MagController/ip/MagController_spi_master_0_0/synth/MagController_spi_master_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2399.641 ; gain = 0.000 ; free physical = 20774 ; free virtual = 37615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2399.641 ; gain = 0.000 ; free physical = 21752 ; free virtual = 38597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2407.398 ; gain = 7.758 ; free physical = 21750 ; free virtual = 38595
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2407.398 ; gain = 7.758 ; free physical = 21840 ; free virtual = 38686
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20362 ; free virtual = 37337
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20349 ; free virtual = 37324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20333 ; free virtual = 37308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20813 ; free virtual = 37791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20813 ; free virtual = 37791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20813 ; free virtual = 37791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20813 ; free virtual = 37791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20813 ; free virtual = 37790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20813 ; free virtual = 37790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |    19|
|4     |LUT4 |    21|
|5     |LUT5 |    10|
|6     |LUT6 |     2|
|7     |FDCE |    47|
|8     |FDPE |     4|
|9     |FDRE |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   110|
|2     |  U0     |spi_master |   109|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20813 ; free virtual = 37790
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.797 ; gain = 456.156 ; free physical = 20812 ; free virtual = 37790
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2855.805 ; gain = 456.156 ; free physical = 20812 ; free virtual = 37790
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.805 ; gain = 0.000 ; free physical = 20887 ; free virtual = 37864
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.824 ; gain = 0.000 ; free physical = 21266 ; free virtual = 38255
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2911.824 ; gain = 512.430 ; free physical = 21381 ; free virtual = 38372
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_spi_master_0_0_synth_1/MagController_spi_master_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/vol/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.runs/MagController_spi_master_0_0_synth_1/MagController_spi_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MagController_spi_master_0_0_utilization_synth.rpt -pb MagController_spi_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  1 14:21:12 2022...
