INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/new/DualPortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DualPortRAM
WARNING: [VRFC 10-756] identifier addrSize is used before its declaration [C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/new/DualPortRAM.v:27]
WARNING: [VRFC 10-756] identifier addrSize is used before its declaration [C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/new/DualPortRAM.v:28]
WARNING: [VRFC 10-756] identifier wordWidth is used before its declaration [C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/new/DualPortRAM.v:36]
WARNING: [VRFC 10-756] identifier wordWidth is used before its declaration [C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/new/DualPortRAM.v:37]
WARNING: [VRFC 10-756] identifier wordWidth is used before its declaration [C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/new/DualPortRAM.v:39]
WARNING: [VRFC 10-756] identifier wordWidth is used before its declaration [C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sources_1/new/DualPortRAM.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sim_1/new/DualPortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DualPortRAM_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.srcs/sim_1/new/DualPortRAM_tb.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jmack2545.ENGR-RCL08G/Documents/FPGA/my32Pt_FFT/my32Pt_FFT_2014.1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
