// Seed: 131722882
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_2(
      id_3, id_3, id_4
  );
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  wire id_2
);
  tri0 id_4;
  module_0(
      id_4, id_4, id_4
  );
  assign id_4 = 1;
  tri1 id_5 = id_0;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  tri0 id_5 = 1, id_6;
endmodule
