// Seed: 2015076007
module module_0;
  assign id_1 = 1'b0;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wire id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    output wor id_6
);
  wire id_8;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
