#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  8 13:44:57 2021
# Process ID: 5340
# Current directory: E:/Working/Digital Design/Projects/AES/AES-Repo/AES128
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11944 E:\Working\Digital Design\Projects\AES\AES-Repo\AES128\AES128.xpr
# Log file: E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/vivado.log
# Journal file: E:/Working/Digital Design/Projects/AES/AES-Repo/AES128\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 909.316 ; gain = 28.965
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga676-2
Top: Top
INFO: [Device 21-403] Loading part xc7s100fgga676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.066 ; gain = 174.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'GeneralReg' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v:23]
	Parameter len bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GeneralReg' (1#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:23]
	Parameter Idle bound to: 3'b000 
	Parameter initialRound bound to: 3'b001 
	Parameter mainRounds bound to: 3'b010 
	Parameter finalRound bound to: 3'b011 
	Parameter outputHere bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:45]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'subBytes' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:21]
INFO: [Synth 8-3876] $readmem data file 'Sbox.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:29]
INFO: [Synth 8-6155] done synthesizing module 'subBytes' (3#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:21]
INFO: [Synth 8-6157] synthesizing module 'shiftRows' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v:21]
INFO: [Synth 8-6155] done synthesizing module 'shiftRows' (4#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v:21]
INFO: [Synth 8-6157] synthesizing module 'mixColumns' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns' (5#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v:23]
INFO: [Synth 8-6157] synthesizing module 'addroundkey' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:23]
INFO: [Synth 8-3876] $readmem data file 'rcon.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:31]
INFO: [Synth 8-3876] $readmem data file 'Sbox.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:32]
INFO: [Synth 8-6155] done synthesizing module 'addroundkey' (6#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (7#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1306.012 ; gain = 221.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.012 ; gain = 221.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.012 ; gain = 221.695
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1445.426 ; gain = 361.109
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1445.426 ; gain = 536.109
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1481.289 ; gain = 19.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:23]
	Parameter Idle bound to: 3'b000 
	Parameter initialRound bound to: 3'b001 
	Parameter mainRounds bound to: 3'b010 
	Parameter finalRound bound to: 3'b011 
	Parameter outputHere bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:45]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'subBytes' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:21]
INFO: [Synth 8-3876] $readmem data file 'Sbox.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:29]
INFO: [Synth 8-6155] done synthesizing module 'subBytes' (2#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:21]
INFO: [Synth 8-6157] synthesizing module 'shiftRows' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v:21]
INFO: [Synth 8-6155] done synthesizing module 'shiftRows' (3#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v:21]
INFO: [Synth 8-6157] synthesizing module 'mixColumns' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns' (4#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v:23]
INFO: [Synth 8-6157] synthesizing module 'GeneralReg' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v:23]
	Parameter len bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GeneralReg' (5#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'addroundkey' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:23]
INFO: [Synth 8-3876] $readmem data file 'rcon.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:31]
INFO: [Synth 8-3876] $readmem data file 'Sbox.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:32]
INFO: [Synth 8-6155] done synthesizing module 'addroundkey' (6#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (7#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.043 ; gain = 55.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1539.934 ; gain = 78.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1539.934 ; gain = 78.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1539.934 ; gain = 78.012
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Toptb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/Sbox.data'
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/rcon.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Toptb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GeneralReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/subBytestb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytestb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/shiftRowstb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRowstb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/mixColumnstb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumnstb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/Toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toptb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/addroundkeytb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkeytb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
"xelab -wto ea21387a745b4e9984d55785c793b370 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toptb_behav xil_defaultlib.Toptb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ea21387a745b4e9984d55785c793b370 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toptb_behav xil_defaultlib.Toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.GeneralReg
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toptb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Toptb_behav -key {Behavioral:sim_1:Functional:Toptb} -tclbatch {Toptb.tcl} -view {{E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/Toptb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/Toptb_behav.wcfg}
WARNING: Simulation object /Toptb/UUT/REG4/Data was not found in the design.
WARNING: Simulation object /Toptb/UUT/REG4/Q was not found in the design.
source Toptb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.934 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Toptb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1539.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Toptb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/Sbox.data'
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/rcon.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Toptb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:29]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Toptb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/Sbox.data'
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/rcon.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Toptb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GeneralReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/subBytestb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytestb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/shiftRowstb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRowstb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/mixColumnstb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumnstb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/Toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toptb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/addroundkeytb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkeytb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
"xelab -wto ea21387a745b4e9984d55785c793b370 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toptb_behav xil_defaultlib.Toptb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ea21387a745b4e9984d55785c793b370 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toptb_behav xil_defaultlib.Toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.GeneralReg
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toptb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Toptb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/Sbox.data'
INFO: [SIM-utils-43] Exported 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim/rcon.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Toptb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GeneralReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/subBytestb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytestb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/shiftRowstb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRowstb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/mixColumnstb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumnstb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/Toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toptb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sim_1/new/addroundkeytb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkeytb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.sim/sim_1/behav/xsim'
"xelab -wto ea21387a745b4e9984d55785c793b370 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toptb_behav xil_defaultlib.Toptb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ea21387a745b4e9984d55785c793b370 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toptb_behav xil_defaultlib.Toptb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.GeneralReg
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Toptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toptb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1539.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:23]
	Parameter Idle bound to: 3'b000 
	Parameter initialRound bound to: 3'b001 
	Parameter mainRounds bound to: 3'b010 
	Parameter finalRound bound to: 3'b011 
	Parameter outputHere bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:46]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'subBytes' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:21]
INFO: [Synth 8-3876] $readmem data file 'Sbox.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:29]
INFO: [Synth 8-6155] done synthesizing module 'subBytes' (2#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/subBytes.v:21]
INFO: [Synth 8-6157] synthesizing module 'shiftRows' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v:21]
INFO: [Synth 8-6155] done synthesizing module 'shiftRows' (3#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/shiftRows.v:21]
INFO: [Synth 8-6157] synthesizing module 'mixColumns' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mixColumns' (4#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/mixColumns.v:23]
INFO: [Synth 8-6157] synthesizing module 'GeneralReg' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v:23]
	Parameter len bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GeneralReg' (5#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/generalReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'addroundkey' [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:23]
INFO: [Synth 8-3876] $readmem data file 'rcon.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:31]
INFO: [Synth 8-3876] $readmem data file 'Sbox.data' is read successfully [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:32]
INFO: [Synth 8-6155] done synthesizing module 'addroundkey' (6#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/addroundkey.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (7#1) [E:/Working/Digital Design/Projects/AES/AES-Repo/AES128/AES128.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.941 ; gain = 6.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.832 ; gain = 28.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.832 ; gain = 28.898
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1646.605 ; gain = 106.672
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  8 14:20:49 2021...
