Analysis & Synthesis report for AD9226_RGMII
Wed Nov 01 12:30:18 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state
 11. State Machine - |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|state_0
 12. State Machine - |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|state
 13. State Machine - |AD9226_RGMII|speed_ctrl:speed_ctrl_0|state
 14. State Machine - |AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state
 15. State Machine - |AD9226_RGMII|phy_config:phy_config_inst|state
 16. Registers Protected by Synthesis
 17. Logic Cells Representing Combinational Loops
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 24. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
 25. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 26. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
 27. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 28. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
 29. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 30. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 31. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 32. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 33. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component
 34. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated
 35. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p
 36. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p
 37. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram
 38. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 39. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 40. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 41. Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 42. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated
 43. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p
 44. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p
 45. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram
 46. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_pu8:rdfull_reg
 47. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp
 48. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:rs_bwp
 49. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp
 50. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17
 51. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_pu8:wrfull_reg
 52. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:ws_brp
 53. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:ws_bwp
 54. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp
 55. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20
 56. Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cntr_old:cntr_b
 57. Source assignments for sld_signaltap:auto_signaltap_0
 58. Parameter Settings for User Entity Instance: Top-level Entity: |AD9226_RGMII
 59. Parameter Settings for User Entity Instance: phy_config:phy_config_inst
 60. Parameter Settings for User Entity Instance: rx_pll:rx_pll|altpll:altpll_component
 61. Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 62. Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 63. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 64. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 65. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 66. Parameter Settings for User Entity Instance: eth_udp_rx_gmii:eth_udp_rx_gmii
 67. Parameter Settings for User Entity Instance: fifo_rx:fifo_rx|dcfifo:dcfifo_component
 68. Parameter Settings for User Entity Instance: fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 69. Parameter Settings for User Entity Instance: eth_send_ctrl:eth_send_ctrl
 70. Parameter Settings for User Entity Instance: eth_udp_tx_gmii:eth_udp_tx_gmii
 71. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 72. altpll Parameter Settings by Entity Instance
 73. dcfifo Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum"
 75. Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii"
 76. Port Connectivity Checks: "eth_send_ctrl:eth_send_ctrl"
 77. Port Connectivity Checks: "fifo_tx:fifo_tx_0"
 78. Port Connectivity Checks: "speed_ctrl:speed_ctrl_0"
 79. Port Connectivity Checks: "fifo_rx:fifo_rx"
 80. Port Connectivity Checks: "eth_udp_rx_gmii:eth_udp_rx_gmii"
 81. Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk"
 82. Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst"
 83. Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii"
 84. Port Connectivity Checks: "phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift"
 85. Port Connectivity Checks: "phy_config:phy_config_inst"
 86. Signal Tap Logic Analyzer Settings
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Elapsed Time Per Partition
 89. Connections to In-System Debugging Instance "auto_signaltap_0"
 90. Analysis & Synthesis Messages
 91. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 01 12:30:18 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; AD9226_RGMII                                    ;
; Top-level Entity Name              ; AD9226_RGMII                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,242                                           ;
;     Total combinational functions  ; 2,153                                           ;
;     Dedicated logic registers      ; 1,965                                           ;
; Total registers                    ; 1977                                            ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 282,112                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; AD9226_RGMII       ; AD9226_RGMII       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; rtl/speed_ctrl.v                                                   ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/speed_ctrl.v                                                   ;             ;
; rtl/rx_pll.v                                                       ; yes             ; User Wizard-Generated File                   ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rx_pll.v                                                       ;             ;
; rtl/phy_config.v                                                   ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/phy_config.v                                                   ;             ;
; rtl/mdio_bit_shift.v                                               ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/mdio_bit_shift.v                                               ;             ;
; rtl/cmd_rx.v                                                       ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/cmd_rx.v                                                       ;             ;
; rtl/ip_checksum_rx.v                                               ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/ip_checksum_rx.v                                               ;             ;
; rtl/fifo_tx.v                                                      ; yes             ; User Wizard-Generated File                   ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_tx.v                                                      ;             ;
; rtl/fifo_rx.v                                                      ; yes             ; User Wizard-Generated File                   ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_rx.v                                                      ;             ;
; rtl/eth_udp_tx_gmii.v                                              ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_udp_tx_gmii.v                                              ;             ;
; rtl/eth_udp_rx_gmii.v                                              ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_udp_rx_gmii.v                                              ;             ;
; rtl/eth_send_ctrl.v                                                ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_send_ctrl.v                                                ;             ;
; rtl/eth_cmd.v                                                      ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_cmd.v                                                      ;             ;
; rtl/crc32_d8.v                                                     ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/crc32_d8.v                                                     ;             ;
; rtl/ad9226_12bit_to_16bit.v                                        ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/ad9226_12bit_to_16bit.v                                        ;             ;
; rtl/AD9226_RGMII.v                                                 ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v                                                 ;             ;
; rtl/gmii_to_rgmii/gmii_to_rgmii.v                                  ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v                                  ;             ;
; rtl/rgmii_to_gmii/rgmii_to_gmii.v                                  ; yes             ; User Verilog HDL File                        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v                                  ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                                                       ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                   ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;             ;
; db/rx_pll_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/rx_pll_altpll.v                                                 ;             ;
; altddio_in.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf                                                   ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                 ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                 ;             ;
; db/ddio_in_bhf.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_in_bhf.tdf                                                 ;             ;
; db/ddio_in_8hf.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_in_8hf.tdf                                                 ;             ;
; altddio_out.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                ;             ;
; db/ddio_out_s9j.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_out_s9j.tdf                                                ;             ;
; db/ddio_out_p9j.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_out_p9j.tdf                                                ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc                                                ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                                     ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                   ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                      ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                              ;             ;
; db/dcfifo_gjf1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf                                                 ;             ;
; db/a_graycounter_4p6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_4p6.tdf                                           ;             ;
; db/a_graycounter_07c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_07c.tdf                                           ;             ;
; db/altsyncram_d421.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_d421.tdf                                             ;             ;
; db/alt_synch_pipe_qal.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_qal.tdf                                          ;             ;
; db/dffpipe_b09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_b09.tdf                                                 ;             ;
; db/alt_synch_pipe_ral.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_ral.tdf                                          ;             ;
; db/dffpipe_c09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_c09.tdf                                                 ;             ;
; db/cmpr_o76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_o76.tdf                                                    ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                          ;             ;
; db/dcfifo_h7k1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf                                                 ;             ;
; db/a_gray2bin_bib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_gray2bin_bib.tdf                                              ;             ;
; db/a_graycounter_7p6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_7p6.tdf                                           ;             ;
; db/a_graycounter_47c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_47c.tdf                                           ;             ;
; db/altsyncram_bqu.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_bqu.tdf                                              ;             ;
; db/decode_d87.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/decode_d87.tdf                                                  ;             ;
; db/decode_6k6.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/decode_6k6.tdf                                                  ;             ;
; db/mux_t28.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/mux_t28.tdf                                                     ;             ;
; db/dffpipe_pu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_pu8.tdf                                                 ;             ;
; db/dffpipe_f09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_f09.tdf                                                 ;             ;
; db/dffpipe_e09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_e09.tdf                                                 ;             ;
; db/alt_synch_pipe_ual.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_ual.tdf                                          ;             ;
; db/dffpipe_g09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_g09.tdf                                                 ;             ;
; db/alt_synch_pipe_val.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_val.tdf                                          ;             ;
; db/dffpipe_h09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_h09.tdf                                                 ;             ;
; db/cmpr_s76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_s76.tdf                                                    ;             ;
; db/cmpr_t76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_t76.tdf                                                    ;             ;
; db/cntr_old.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_old.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; db/altsyncram_u424.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_u424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                                                       ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_jgi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/slda7cf9486/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,242                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 2153                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 795                                                                                 ;
;     -- 3 input functions                    ; 539                                                                                 ;
;     -- <=2 input functions                  ; 819                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 1339                                                                                ;
;     -- arithmetic mode                      ; 814                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 1977                                                                                ;
;     -- Dedicated logic registers            ; 1965                                                                                ;
;     -- I/O registers                        ; 24                                                                                  ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 36                                                                                  ;
; Total memory bits                           ; 282112                                                                              ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 885                                                                                 ;
; Total fan-out                               ; 14713                                                                               ;
; Average fan-out                             ; 3.44                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |AD9226_RGMII                                                                                                                           ; 2153 (0)            ; 1965 (34)                 ; 282112      ; 0            ; 0       ; 0         ; 36   ; 0            ; |AD9226_RGMII                                                                                                                                                                                                                                                                                                                                            ; AD9226_RGMII                      ; work         ;
;    |ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|                                                                                      ; 31 (31)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0                                                                                                                                                                                                                                                                                              ; ad9226_12bit_to_16bit             ; work         ;
;    |cmd_rx:cmd_rx_0|                                                                                                                    ; 7 (7)               ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|cmd_rx:cmd_rx_0                                                                                                                                                                                                                                                                                                                            ; cmd_rx                            ; work         ;
;    |eth_cmd:eth_cmd|                                                                                                                    ; 9 (9)               ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|eth_cmd:eth_cmd                                                                                                                                                                                                                                                                                                                            ; eth_cmd                           ; work         ;
;    |eth_send_ctrl:eth_send_ctrl|                                                                                                        ; 144 (144)           ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl                                                                                                                                                                                                                                                                                                                ; eth_send_ctrl                     ; work         ;
;    |eth_udp_rx_gmii:eth_udp_rx_gmii|                                                                                                    ; 452 (275)           ; 364 (344)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii                                                                                                                                                                                                                                                                                                            ; eth_udp_rx_gmii                   ; work         ;
;       |ip_checksum:ip_checksum|                                                                                                         ; 177 (177)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum                                                                                                                                                                                                                                                                                    ; ip_checksum                       ; work         ;
;    |eth_udp_tx_gmii:eth_udp_tx_gmii|                                                                                                    ; 440 (259)           ; 195 (145)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii                                                                                                                                                                                                                                                                                                            ; eth_udp_tx_gmii                   ; work         ;
;       |crc32_d8:crc32_d8|                                                                                                               ; 63 (63)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8                                                                                                                                                                                                                                                                                          ; crc32_d8                          ; work         ;
;       |ip_checksum:ip_checksum|                                                                                                         ; 118 (118)           ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum                                                                                                                                                                                                                                                                                    ; ip_checksum                       ; work         ;
;    |fifo_rx:fifo_rx|                                                                                                                    ; 64 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx                                                                                                                                                                                                                                                                                                                            ; fifo_rx                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 64 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;          |dcfifo_gjf1:auto_generated|                                                                                                   ; 64 (5)              ; 107 (33)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated                                                                                                                                                                                                                                                                         ; dcfifo_gjf1                       ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                                                                                               ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_07c                 ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                                                                                               ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_4p6                 ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                                                                                                                                                                              ; alt_synch_pipe_qal                ; work         ;
;                |dffpipe_b09:dffpipe12|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                                                                                                                                                                                                                        ; dffpipe_b09                       ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                                                                                                                                                                                                                              ; alt_synch_pipe_ral                ; work         ;
;                |dffpipe_c09:dffpipe15|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15                                                                                                                                                                                                                        ; dffpipe_c09                       ; work         ;
;             |altsyncram_d421:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram                                                                                                                                                                                                                                                ; altsyncram_d421                   ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                ; cmpr_o76                          ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                 ; cmpr_o76                          ; work         ;
;    |fifo_tx:fifo_tx_0|                                                                                                                  ; 157 (0)             ; 182 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0                                                                                                                                                                                                                                                                                                                          ; fifo_tx                           ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 157 (0)             ; 182 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                        ; dcfifo_mixed_widths               ; work         ;
;          |dcfifo_h7k1:auto_generated|                                                                                                   ; 157 (23)            ; 182 (46)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_h7k1                       ; work         ;
;             |a_gray2bin_bib:rdptr_g_gray2bin|                                                                                           ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:rdptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_bib                    ; work         ;
;             |a_gray2bin_bib:rs_dgwp_gray2bin|                                                                                           ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:rs_dgwp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_bib                    ; work         ;
;             |a_graycounter_47c:wrptr_g1p|                                                                                               ; 28 (28)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_47c                 ; work         ;
;             |a_graycounter_7p6:rdptr_g1p|                                                                                               ; 28 (28)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p                                                                                                                                                                                                                 ; a_graycounter_7p6                 ; work         ;
;             |alt_synch_pipe_ual:rs_dgwp|                                                                                                ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp                                                                                                                                                                                                                  ; alt_synch_pipe_ual                ; work         ;
;                |dffpipe_g09:dffpipe17|                                                                                                  ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17                                                                                                                                                                                            ; dffpipe_g09                       ; work         ;
;             |alt_synch_pipe_val:ws_dgrp|                                                                                                ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_val                ; work         ;
;                |dffpipe_h09:dffpipe20|                                                                                                  ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20                                                                                                                                                                                            ; dffpipe_h09                       ; work         ;
;             |altsyncram_bqu:fifo_ram|                                                                                                   ; 27 (3)              ; 6 (6)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram                                                                                                                                                                                                                     ; altsyncram_bqu                    ; work         ;
;                |decode_6k6:rden_decode_b|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b                                                                                                                                                                                            ; decode_6k6                        ; work         ;
;                |decode_d87:decode12|                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12                                                                                                                                                                                                 ; decode_d87                        ; work         ;
;                |mux_t28:mux13|                                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|mux_t28:mux13                                                                                                                                                                                                       ; mux_t28                           ; work         ;
;             |cmpr_s76:rdempty_eq_comp|                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_s76:rdempty_eq_comp                                                                                                                                                                                                                    ; cmpr_s76                          ; work         ;
;             |cmpr_s76:wrfull_eq_comp|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_s76:wrfull_eq_comp                                                                                                                                                                                                                     ; cmpr_s76                          ; work         ;
;             |cntr_old:cntr_b|                                                                                                           ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cntr_old:cntr_b                                                                                                                                                                                                                             ; cntr_old                          ; work         ;
;             |dffpipe_e09:rs_bwp|                                                                                                        ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:rs_bwp                                                                                                                                                                                                                          ; dffpipe_e09                       ; work         ;
;             |dffpipe_f09:rs_brp|                                                                                                        ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp                                                                                                                                                                                                                          ; dffpipe_f09                       ; work         ;
;    |gmii_to_rgmii:u_gmii_to_rgmii|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii                                                                                                                                                                                                                                                                                                              ; gmii_to_rgmii                     ; work         ;
;       |ddo_x1:ddo_x1_clk|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk                                                                                                                                                                                                                                                                                            ; ddo_x1                            ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                          ; altddio_out                       ; work         ;
;             |ddio_out_p9j:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                                              ; ddio_out_p9j                      ; work         ;
;       |ddo_x1:ddo_x1_inst|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst                                                                                                                                                                                                                                                                                           ; ddo_x1                            ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                         ; altddio_out                       ; work         ;
;             |ddio_out_p9j:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                                             ; ddio_out_p9j                      ; work         ;
;       |ddo_x4:ddo_x4_inst|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst                                                                                                                                                                                                                                                                                           ; ddo_x4                            ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                         ; altddio_out                       ; work         ;
;             |ddio_out_s9j:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated                                                                                                                                                                                                                             ; ddio_out_s9j                      ; work         ;
;    |phy_config:phy_config_inst|                                                                                                         ; 80 (63)             ; 51 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|phy_config:phy_config_inst                                                                                                                                                                                                                                                                                                                 ; phy_config                        ; work         ;
;       |mdio_bit_shift:u_mdio_bit_shift|                                                                                                 ; 17 (17)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift                                                                                                                                                                                                                                                                                 ; mdio_bit_shift                    ; work         ;
;    |rgmii_to_gmii:u_rgmii_to_gmii|                                                                                                      ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii                                                                                                                                                                                                                                                                                                              ; rgmii_to_gmii                     ; work         ;
;       |ddi_x1:ddi_x1_inst|                                                                                                              ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst                                                                                                                                                                                                                                                                                           ; ddi_x1                            ; work         ;
;          |altddio_in:ALTDDIO_IN_component|                                                                                              ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                                           ; altddio_in                        ; work         ;
;             |ddio_in_8hf:auto_generated|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated                                                                                                                                                                                                                                ; ddio_in_8hf                       ; work         ;
;       |ddi_x4:ddi_x4_inst|                                                                                                              ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst                                                                                                                                                                                                                                                                                           ; ddi_x4                            ; work         ;
;          |altddio_in:ALTDDIO_IN_component|                                                                                              ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                                           ; altddio_in                        ; work         ;
;             |ddio_in_bhf:auto_generated|                                                                                                ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated                                                                                                                                                                                                                                ; ddio_in_bhf                       ; work         ;
;    |rx_pll:rx_pll|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rx_pll:rx_pll                                                                                                                                                                                                                                                                                                                              ; rx_pll                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rx_pll:rx_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |rx_pll_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated                                                                                                                                                                                                                                                                         ; rx_pll_altpll                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 396 (2)             ; 587 (46)                  ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 394 (0)             ; 541 (0)                   ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 394 (88)            ; 541 (170)                 ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_u424:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated                                                                                                                                                 ; altsyncram_u424                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 72 (72)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 55 (1)              ; 131 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 46 (0)              ; 115 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 46 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (10)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |speed_ctrl:speed_ctrl_0|                                                                                                            ; 247 (247)           ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AD9226_RGMII|speed_ctrl:speed_ctrl_0                                                                                                                                                                                                                                                                                                                    ; speed_ctrl                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 32768        ; 8            ; 262144 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 23           ; 512          ; 23           ; 11776  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AD9226_RGMII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state                                                                                                                                               ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; Name                     ; curr_state.TX_CRC ; curr_state.TX_FILL_DATA ; curr_state.TX_DATA ; curr_state.TX_UDP_HEADER ; curr_state.TX_IP_HEADER ; curr_state.TX_ETH_HEADER ; curr_state.TX_PREAMBLE ; curr_state.IDLE ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; curr_state.IDLE          ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 0               ;
; curr_state.TX_PREAMBLE   ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 1                      ; 1               ;
; curr_state.TX_ETH_HEADER ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 1                        ; 0                      ; 1               ;
; curr_state.TX_IP_HEADER  ; 0                 ; 0                       ; 0                  ; 0                        ; 1                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_UDP_HEADER ; 0                 ; 0                       ; 0                  ; 1                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_DATA       ; 0                 ; 0                       ; 1                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_FILL_DATA  ; 0                 ; 1                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_CRC        ; 1                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|state_0 ;
+--------------+--------------+--------------+----------------------+
; Name         ; state_0.0000 ; state_0.0010 ; state_0.0001         ;
+--------------+--------------+--------------+----------------------+
; state_0.0000 ; 0            ; 0            ; 0                    ;
; state_0.0001 ; 1            ; 0            ; 1                    ;
; state_0.0010 ; 1            ; 1            ; 0                    ;
+--------------+--------------+--------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|state ;
+------------+------------+------------+------------+-------------+
; Name       ; state.0011 ; state.0010 ; state.0001 ; state.0000  ;
+------------+------------+------------+------------+-------------+
; state.0000 ; 0          ; 0          ; 0          ; 0           ;
; state.0001 ; 0          ; 0          ; 1          ; 1           ;
; state.0010 ; 0          ; 1          ; 0          ; 1           ;
; state.0011 ; 1          ; 0          ; 0          ; 1           ;
+------------+------------+------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |AD9226_RGMII|speed_ctrl:speed_ctrl_0|state    ;
+------------+------------+------------+------------+------------+
; Name       ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state                                                                                                                                                                     ;
+--------------------------+----------------------+-------------------+------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; Name                     ; curr_state.PKT_CHECK ; curr_state.RX_CRC ; curr_state.RX_DRP_DATA ; curr_state.RX_DATA ; curr_state.RX_UDP_HEADER ; curr_state.RX_IP_HEADER ; curr_state.RX_ETH_HEADER ; curr_state.RX_PREAMBLE ; curr_state.IDLE ;
+--------------------------+----------------------+-------------------+------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; curr_state.IDLE          ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 0               ;
; curr_state.RX_PREAMBLE   ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 1                      ; 1               ;
; curr_state.RX_ETH_HEADER ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 1                        ; 0                      ; 1               ;
; curr_state.RX_IP_HEADER  ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 1                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_UDP_HEADER ; 0                    ; 0                 ; 0                      ; 0                  ; 1                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_DATA       ; 0                    ; 0                 ; 0                      ; 1                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_DRP_DATA   ; 0                    ; 0                 ; 1                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_CRC        ; 0                    ; 1                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.PKT_CHECK     ; 1                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
+--------------------------+----------------------+-------------------+------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |AD9226_RGMII|phy_config:phy_config_inst|state ;
+----------+-----------------------------------------------------+
; Name     ; state.01                                            ;
+----------+-----------------------------------------------------+
; state.00 ; 0                                                   ;
; state.01 ; 1                                                   ;
+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0]                                ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0]                                ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1]                                ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2]                                ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3]                                ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]                                 ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]                                 ; no                                                               ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[14] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[12] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[13] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[10] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[11] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[8]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[9]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[6]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[7]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[4]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[5]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[2]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[3]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[0]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe22a[1]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[14] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[12] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[13] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[11] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[14] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[12] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[13] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[10] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[11] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[8]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[9]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[6]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[7]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[4]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[5]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[2]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[3]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[0]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20|dffe21a[1]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[14] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[12] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[13] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[11] ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10]                             ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10]                             ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10]                             ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10]                             ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]                              ; yes                                                              ; yes                                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 118                                                                                                                  ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                             ;
+---------------------------------------------------------------------+----+
; Logic Cell Name                                                     ;    ;
+---------------------------------------------------------------------+----+
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[0]~0   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[1]~1   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[2]~2   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[3]~3   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[4]~4   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[5]~5   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[6]~6   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[7]~7   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[8]~8   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[9]~9   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[10]~10 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[11]~11 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[12]~12 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[13]~13 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[14]~14 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[15]~15 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[12]~12 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[11]~11 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[10]~10 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[9]~9   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[8]~8   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[7]~7   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[6]~6   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[5]~5   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[4]~4   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[3]~3   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[2]~2   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[1]~1   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[0]~0   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[13]~13 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[14]~14 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[15]~15 ;    ;
; Number of logic cells representing combinational loops              ; 32 ;
+---------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal                                             ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[1,8,9,11..13,16,18..20,24..26,30,31,33,34,36,38,40,41,43..46]                     ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[0..5,8,17..23,25,27,30..32,34,36..47]                                             ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[0,2..7,9..18,20,22,24..29]                                                         ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[0,3..7,9..18,20,22,24..29]                                                         ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[0,1,3,5,11,13..15]                                                               ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[0..2,4..6,10,11,13..15]                                                          ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|suma[24..31]                                                          ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[0..5,8,17..23,25,27,30..32,34,36..47]                                           ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[0,3..7,9..18,20,22,24..29]                                                       ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[0..2,4..6,10,11,13..15]                                                        ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|suma[24..31]                                                          ; Stuck at GND due to stuck port data_in                         ;
; phy_config:phy_config_inst|mdio_data[0..8,10,11,13,14,16..20]                                                                 ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|suma[22,23]                                                           ; Stuck at GND due to stuck port data_in                         ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:rs_bwp|dffe16a[14] ; Lost fanout                                                    ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp|dffe15a[15] ; Lost fanout                                                    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|suma[18..21]                                                          ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|suma[20..23]                                                          ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[3]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[7]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[7]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[8]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[8]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[9]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[9]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[12] ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_port_reg[12]                                                                            ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[1]    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[1]                                                                               ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[2]    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[2]                                                                               ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[8]    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[8]                                                                               ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[19]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[19]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[21]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[21]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[23]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[23]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[30]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[30]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[31]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_ip_reg[31]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[6]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[6]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[7]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[7]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[9]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[9]                                                                              ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[10]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[10]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[11]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[11]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[12]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[12]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[13]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[13]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[14]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[14]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[15]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[15]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[16]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[16]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[24]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[24]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[26]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[26]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[28]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[28]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[29]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[29]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[33]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[33]                                                                             ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|local_mac_reg[35]  ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[3]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[7]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[7]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[8]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[8]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[9]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[9]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[12]   ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[12]                                                                              ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[2]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[2]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[4]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[4]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[6]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[6]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[7]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[7]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[8]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[8]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[9]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[9]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[10]   ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[10]                                                                              ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[12]   ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_port_reg[12]                                                                              ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[1]      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[1]                                                                                 ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[2]      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[2]                                                                                 ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[8]      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[8]                                                                                 ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[19]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[19]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[21]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[21]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[23]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[23]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[30]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[30]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[31]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[31]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[1]      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[1]                                                                                 ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[8]      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[8]                                                                                 ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[19]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[19]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[21]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[21]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[23]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[23]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[30]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[30]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[31]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_ip_reg[31]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[6]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[6]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[7]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[7]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[9]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[9]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[10]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[10]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[11]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[11]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[12]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[12]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[13]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[13]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[14]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[14]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[15]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[15]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[16]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[16]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[24]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[24]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[26]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[26]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[28]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[28]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[29]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[29]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[33]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[33]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[35]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[35]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[0]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[0]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[2]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[2]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[3]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[3]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[4]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[4]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[5]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[5]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[6]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[6]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[7]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[7]                                                                                ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[10]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[10]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[14]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[14]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[15]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[15]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[17]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[17]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[21]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[21]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[22]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[22]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[23]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[23]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[27]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[27]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[28]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[28]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[29]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[29]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[32]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[32]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[35]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[35]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[37]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[37]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[39]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[39]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[42]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[42]                                                                               ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|dst_mac_reg[47]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|udp_length_reg[2]                                                                             ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_length_reg[2] ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|IP_total_len_reg[1]                                                                           ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_length_reg[1] ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|udp_length_reg[1]                                                                             ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_length_reg[1] ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|IP_total_len_reg[0]                                                                           ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_length_reg[0] ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|udp_length_reg[0]                                                                             ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_length_reg[0] ;
; phy_config:phy_config_inst|mdio_data[9,15]                                                                                    ; Merged with phy_config:phy_config_inst|mdio_data[12]           ;
; eth_send_ctrl:eth_send_ctrl|lenth_val[0]                                                                                      ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|data_length_reg[0]                                                                            ; Stuck at GND due to stuck port data_in                         ;
; phy_config:phy_config_inst|mdio_data[12]                                                                                      ; Stuck at VCC due to stuck port data_in                         ;
; eth_send_ctrl:eth_send_ctrl|state_0~6                                                                                         ; Lost fanout                                                    ;
; eth_send_ctrl:eth_send_ctrl|state_0~7                                                                                         ; Lost fanout                                                    ;
; eth_send_ctrl:eth_send_ctrl|state~8                                                                                           ; Lost fanout                                                    ;
; eth_send_ctrl:eth_send_ctrl|state~9                                                                                           ; Lost fanout                                                    ;
; eth_send_ctrl:eth_send_ctrl|state~10                                                                                          ; Lost fanout                                                    ;
; eth_send_ctrl:eth_send_ctrl|state~11                                                                                          ; Lost fanout                                                    ;
; speed_ctrl:speed_ctrl_0|state~8                                                                                               ; Lost fanout                                                    ;
; speed_ctrl:speed_ctrl_0|state~9                                                                                               ; Lost fanout                                                    ;
; speed_ctrl:speed_ctrl_0|state~10                                                                                              ; Lost fanout                                                    ;
; speed_ctrl:speed_ctrl_0|state~11                                                                                              ; Lost fanout                                                    ;
; phy_config:phy_config_inst|state~5                                                                                            ; Lost fanout                                                    ;
; Total Number of Removed Registers = 353                                                                                       ;                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register             ;
+------------------------------------------+---------------------------+----------------------------------------------------+
; eth_send_ctrl:eth_send_ctrl|lenth_val[0] ; Stuck at GND              ; eth_udp_tx_gmii:eth_udp_tx_gmii|data_length_reg[0] ;
;                                          ; due to stuck port data_in ;                                                    ;
+------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1965  ;
; Number of registers using Synchronous Clear  ; 196   ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 1089  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1152  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[5]                                                                                                                                                                                                                                                               ; 7       ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[0]                                                                                                                                                                                                                                                               ; 7       ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[1]                                                                                                                                                                                                                                                               ; 6       ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[2]                                                                                                                                                                                                                                                               ; 6       ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[3]                                                                                                                                                                                                                                                               ; 6       ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[4]                                                                                                                                                                                                                                                               ; 6       ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|mdio_o                                                                                                                                                                                                                                                               ; 2       ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|mdio_oe                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[11]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[19]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[27]                                                                                                                                                                                                                                                              ; 5       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[3]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[23]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[15]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[31]                                                                                                                                                                                                                                                              ; 10      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[7]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[10]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[18]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[26]                                                                                                                                                                                                                                                              ; 7       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[2]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[22]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[14]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[30]                                                                                                                                                                                                                                                              ; 10      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[6]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[9]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[17]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[25]                                                                                                                                                                                                                                                              ; 7       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[1]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[21]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[13]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[29]                                                                                                                                                                                                                                                              ; 11      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[5]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[8]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[16]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[24]                                                                                                                                                                                                                                                              ; 3       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[0]                                                                                                                                                                                                                                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[20]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[12]                                                                                                                                                                                                                                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[28]                                                                                                                                                                                                                                                              ; 11      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[4]                                                                                                                                                                                                                                                               ; 2       ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                                                                                                                                                                                                 ; 3       ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                                                                                                                                                                                              ; 4       ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|sub_parity6a0                                                                                                                                                                                        ; 1       ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                                                                                                                                                                                                                       ; 7       ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                                                                                                                                                                                                                       ; 6       ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                                                                                                                                                                                                                          ; 4       ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 60                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |AD9226_RGMII|phy_config:phy_config_inst|reg_cnt[0]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|gmii_txd_renewcrc[3]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|lenth_Num[4]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AD9226_RGMII|ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[14]           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |AD9226_RGMII|ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[0]            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|lenth_Num[6]                           ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|lenth_val[2]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[30] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |AD9226_RGMII|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AD9226_RGMII|eth_udp_tx_gmii:eth_udp_tx_gmii|Mux13                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |AD9226_RGMII|eth_udp_rx_gmii:eth_udp_rx_gmii|next_state                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AD9226_RGMII|speed_ctrl:speed_ctrl_0|state                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |AD9226_RGMII|phy_config:phy_config_inst|state                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|Selector34                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |AD9226_RGMII|eth_send_ctrl:eth_send_ctrl|Selector32                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                 ;
+---------------------+-------+------+--------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                       ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                               ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                    ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                 ;
+---------------------+-------+------+--------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                       ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                               ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                    ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                         ;
+-------------------------+-------------+------+------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                        ;
+-------------------------+-------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                         ;
+-------------------------+-------------+------+------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                        ;
+-------------------------+-------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                        ;
+-------------------------+-------------+------+-----------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                    ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                     ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_pu8:rdfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_pu8:wrfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cntr_old:cntr_b ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |AD9226_RGMII        ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; local_mac      ; 000000000000101000110101000000011111111011000000 ; Unsigned Binary ;
; local_ip       ; 11000000101010000000000100000110                 ; Unsigned Binary ;
; local_port     ; 0001001110001000                                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phy_config:phy_config_inst ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                              ;
; SCL_CLOCK      ; 30000    ; Signed Integer                              ;
; MAX_CNT        ; 1        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_pll:rx_pll|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=rx_pll ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 8000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; -2000                    ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; rx_pll_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
; WIDTH                  ; 4            ; Signed Integer                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; CBXI_PARAMETER         ; ddio_in_bhf  ; Untyped                                                                               ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; CBXI_PARAMETER         ; ddio_in_8hf  ; Untyped                                                                               ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
; WIDTH                  ; 4            ; Signed Integer                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                 ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                 ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                 ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                 ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                         ;
; WIDTH                  ; 1            ; Signed Integer                                                                         ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_udp_rx_gmii:eth_udp_rx_gmii ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; ETH_type       ; 0000100000000000 ; Unsigned Binary                          ;
; IP_ver         ; 0100             ; Unsigned Binary                          ;
; IP_hdr_len     ; 0101             ; Unsigned Binary                          ;
; IP_protocol    ; 00010001         ; Unsigned Binary                          ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_rx:fifo_rx|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 8            ; Signed Integer                              ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                              ;
; LPM_WIDTHU              ; 10           ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_gjf1  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                   ;
+-------------------------------------------+-------------+--------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                ;
; LPM_NUMWORDS                              ; 16384       ; Signed Integer                                         ;
; LPM_SHOWAHEAD                             ; ON          ; Untyped                                                ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                         ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU                                ; 15          ; Signed Integer                                         ;
; LPM_WIDTHU_R                              ; 16          ; Signed Integer                                         ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                         ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                ;
; USE_EAB                                   ; ON          ; Untyped                                                ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                         ;
; CBXI_PARAMETER                            ; dcfifo_h7k1 ; Untyped                                                ;
+-------------------------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_send_ctrl:eth_send_ctrl ;
+----------------+-----------+---------------------------------------------+
; Parameter Name ; Value     ; Type                                        ;
+----------------+-----------+---------------------------------------------+
; cnt_dly_min    ; 100000000 ; Unsigned Binary                             ;
+----------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_udp_tx_gmii:eth_udp_tx_gmii ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; ETH_type       ; 0000100000000000 ; Unsigned Binary                          ;
; IP_ver         ; 0100             ; Unsigned Binary                          ;
; IP_hdr_len     ; 0101             ; Unsigned Binary                          ;
; IP_tos         ; 00000000         ; Unsigned Binary                          ;
; IP_id          ; 0000000000000000 ; Unsigned Binary                          ;
; IP_rsv         ; 0                ; Unsigned Binary                          ;
; IP_df          ; 0                ; Unsigned Binary                          ;
; IP_mf          ; 0                ; Unsigned Binary                          ;
; IP_frag_offset ; 0000000000000    ; Unsigned Binary                          ;
; IP_ttl         ; 01000000         ; Unsigned Binary                          ;
; IP_protocol    ; 00010001         ; Unsigned Binary                          ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 23                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 23                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                          ; Untyped        ;
; sld_segment_size                                ; 512                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 92                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 23                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; rx_pll:rx_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 1                                       ;
; Entity Instance            ; fifo_rx:fifo_rx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 8                                       ;
;     -- LPM_NUMWORDS        ; 1024                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                      ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum" ;
+-------------------+-------+----------+----------------------------------------------+
; Port              ; Type  ; Severity ; Details                                      ;
+-------------------+-------+----------+----------------------------------------------+
; IP_ver[1..0]      ; Input ; Info     ; Stuck at GND                                 ;
; IP_ver[3]         ; Input ; Info     ; Stuck at GND                                 ;
; IP_ver[2]         ; Input ; Info     ; Stuck at VCC                                 ;
; IP_hdr_len[3]     ; Input ; Info     ; Stuck at GND                                 ;
; IP_hdr_len[2]     ; Input ; Info     ; Stuck at VCC                                 ;
; IP_hdr_len[1]     ; Input ; Info     ; Stuck at GND                                 ;
; IP_hdr_len[0]     ; Input ; Info     ; Stuck at VCC                                 ;
; IP_tos            ; Input ; Info     ; Stuck at GND                                 ;
; IP_id             ; Input ; Info     ; Stuck at GND                                 ;
; IP_rsv            ; Input ; Info     ; Stuck at GND                                 ;
; IP_df             ; Input ; Info     ; Stuck at GND                                 ;
; IP_mf             ; Input ; Info     ; Stuck at GND                                 ;
; IP_frag_offset    ; Input ; Info     ; Stuck at GND                                 ;
; IP_ttl[5..0]      ; Input ; Info     ; Stuck at GND                                 ;
; IP_ttl[7]         ; Input ; Info     ; Stuck at GND                                 ;
; IP_ttl[6]         ; Input ; Info     ; Stuck at VCC                                 ;
; IP_protocol[7..5] ; Input ; Info     ; Stuck at GND                                 ;
; IP_protocol[3..1] ; Input ; Info     ; Stuck at GND                                 ;
; IP_protocol[4]    ; Input ; Info     ; Stuck at VCC                                 ;
; IP_protocol[0]    ; Input ; Info     ; Stuck at VCC                                 ;
+-------------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii" ;
+------------------+-------+----------+-----------------------+
; Port             ; Type  ; Severity ; Details               ;
+------------------+-------+----------+-----------------------+
; dst_mac[29..27]  ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[23..21]  ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[15..14]  ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[7..2]    ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[46..43]  ; Input ; Info     ; Stuck at GND          ;
; dst_mac[41..40]  ; Input ; Info     ; Stuck at GND          ;
; dst_mac[34..33]  ; Input ; Info     ; Stuck at GND          ;
; dst_mac[31..30]  ; Input ; Info     ; Stuck at GND          ;
; dst_mac[26..24]  ; Input ; Info     ; Stuck at GND          ;
; dst_mac[20..18]  ; Input ; Info     ; Stuck at GND          ;
; dst_mac[13..11]  ; Input ; Info     ; Stuck at GND          ;
; dst_mac[9..8]    ; Input ; Info     ; Stuck at GND          ;
; dst_mac[47]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[42]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[39]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[38]      ; Input ; Info     ; Stuck at GND          ;
; dst_mac[37]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[36]      ; Input ; Info     ; Stuck at GND          ;
; dst_mac[35]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[32]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[17]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[16]      ; Input ; Info     ; Stuck at GND          ;
; dst_mac[10]      ; Input ; Info     ; Stuck at VCC          ;
; dst_mac[1]       ; Input ; Info     ; Stuck at GND          ;
; dst_mac[0]       ; Input ; Info     ; Stuck at VCC          ;
; src_mac[29..28]  ; Input ; Info     ; Stuck at VCC          ;
; src_mac[16..9]   ; Input ; Info     ; Stuck at VCC          ;
; src_mac[7..6]    ; Input ; Info     ; Stuck at VCC          ;
; src_mac[47..36]  ; Input ; Info     ; Stuck at GND          ;
; src_mac[32..30]  ; Input ; Info     ; Stuck at GND          ;
; src_mac[23..17]  ; Input ; Info     ; Stuck at GND          ;
; src_mac[5..0]    ; Input ; Info     ; Stuck at GND          ;
; src_mac[35]      ; Input ; Info     ; Stuck at VCC          ;
; src_mac[34]      ; Input ; Info     ; Stuck at GND          ;
; src_mac[33]      ; Input ; Info     ; Stuck at VCC          ;
; src_mac[27]      ; Input ; Info     ; Stuck at GND          ;
; src_mac[26]      ; Input ; Info     ; Stuck at VCC          ;
; src_mac[25]      ; Input ; Info     ; Stuck at GND          ;
; src_mac[24]      ; Input ; Info     ; Stuck at VCC          ;
; src_mac[8]       ; Input ; Info     ; Stuck at GND          ;
; dst_ip[31..30]   ; Input ; Info     ; Stuck at VCC          ;
; dst_ip[29..24]   ; Input ; Info     ; Stuck at GND          ;
; dst_ip[18..9]    ; Input ; Info     ; Stuck at GND          ;
; dst_ip[7..2]     ; Input ; Info     ; Stuck at GND          ;
; dst_ip[23]       ; Input ; Info     ; Stuck at VCC          ;
; dst_ip[22]       ; Input ; Info     ; Stuck at GND          ;
; dst_ip[21]       ; Input ; Info     ; Stuck at VCC          ;
; dst_ip[20]       ; Input ; Info     ; Stuck at GND          ;
; dst_ip[19]       ; Input ; Info     ; Stuck at VCC          ;
; dst_ip[8]        ; Input ; Info     ; Stuck at VCC          ;
; dst_ip[1]        ; Input ; Info     ; Stuck at VCC          ;
; dst_ip[0]        ; Input ; Info     ; Stuck at GND          ;
; src_ip[31..30]   ; Input ; Info     ; Stuck at VCC          ;
; src_ip[2..1]     ; Input ; Info     ; Stuck at VCC          ;
; src_ip[29..24]   ; Input ; Info     ; Stuck at GND          ;
; src_ip[18..9]    ; Input ; Info     ; Stuck at GND          ;
; src_ip[7..3]     ; Input ; Info     ; Stuck at GND          ;
; src_ip[23]       ; Input ; Info     ; Stuck at VCC          ;
; src_ip[22]       ; Input ; Info     ; Stuck at GND          ;
; src_ip[21]       ; Input ; Info     ; Stuck at VCC          ;
; src_ip[20]       ; Input ; Info     ; Stuck at GND          ;
; src_ip[19]       ; Input ; Info     ; Stuck at VCC          ;
; src_ip[8]        ; Input ; Info     ; Stuck at VCC          ;
; src_ip[0]        ; Input ; Info     ; Stuck at GND          ;
; dst_port[10..6]  ; Input ; Info     ; Stuck at VCC          ;
; dst_port[15..13] ; Input ; Info     ; Stuck at GND          ;
; dst_port[1..0]   ; Input ; Info     ; Stuck at GND          ;
; dst_port[12]     ; Input ; Info     ; Stuck at VCC          ;
; dst_port[11]     ; Input ; Info     ; Stuck at GND          ;
; dst_port[5]      ; Input ; Info     ; Stuck at GND          ;
; dst_port[4]      ; Input ; Info     ; Stuck at VCC          ;
; dst_port[3]      ; Input ; Info     ; Stuck at GND          ;
; dst_port[2]      ; Input ; Info     ; Stuck at VCC          ;
; src_port[9..7]   ; Input ; Info     ; Stuck at VCC          ;
; src_port[15..13] ; Input ; Info     ; Stuck at GND          ;
; src_port[11..10] ; Input ; Info     ; Stuck at GND          ;
; src_port[6..4]   ; Input ; Info     ; Stuck at GND          ;
; src_port[2..0]   ; Input ; Info     ; Stuck at GND          ;
; src_port[12]     ; Input ; Info     ; Stuck at VCC          ;
; src_port[3]      ; Input ; Info     ; Stuck at VCC          ;
+------------------+-------+----------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_send_ctrl:eth_send_ctrl"                                                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number_d1 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_tx:fifo_tx_0"                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; wrusedw ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (1 bits) it drives; bit(s) "wrusedw[14..1]" have no fanouts   ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rdusedw ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "rdusedw[15..15]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speed_ctrl:speed_ctrl_0"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sample_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "fifo_rx:fifo_rx"         ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; wrfull ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp_rx_gmii:eth_udp_rx_gmii"                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; local_mac[29..28]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_mac[16..9]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_mac[7..6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_mac[47..36]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_mac[32..30]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_mac[23..17]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_mac[5..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_mac[35]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_mac[34]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_mac[33]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_mac[27]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_mac[26]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_mac[25]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_mac[24]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_mac[8]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_ip[31..30]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_ip[2..1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_ip[29..24]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_ip[18..9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_ip[7..3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_ip[23]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_ip[22]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_ip[21]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_ip[20]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_ip[19]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_ip[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_ip[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_port[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_port[15..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_port[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_port[6..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_port[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; local_port[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; local_port[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; exter_mac          ; Output ; Info     ; Explicitly unconnected                                                              ;
; exter_ip           ; Output ; Info     ; Explicitly unconnected                                                              ;
; exter_port         ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx_data_length     ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_overflow_i    ; Input  ; Info     ; Explicitly unconnected                                                              ;
; one_pkt_done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pkt_error          ; Output ; Info     ; Explicitly unconnected                                                              ;
; debug_crc_check    ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk" ;
+----------+-------+----------+-----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                       ;
+----------+-------+----------+-----------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                  ;
; datain_l ; Input ; Info     ; Stuck at GND                                  ;
+----------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst" ;
+-----------+--------+----------+----------------------------------------------+
; Port      ; Type   ; Severity ; Details                                      ;
+-----------+--------+----------+----------------------------------------------+
; dataout_h ; Output ; Info     ; Explicitly unconnected                       ;
+-----------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii" ;
+----------+--------+----------+----------------------------+
; Port     ; Type   ; Severity ; Details                    ;
+----------+--------+----------+----------------------------+
; gmii_rxc ; Output ; Info     ; Explicitly unconnected     ;
+----------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; if_read        ; Input ; Info     ; Stuck at GND                                       ;
; phy_addr[4..1] ; Input ; Info     ; Stuck at GND                                       ;
; phy_addr[0]    ; Input ; Info     ; Stuck at VCC                                       ;
+----------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phy_config:phy_config_inst"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; phy_init ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 23                  ; 23               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ddio_out   ; 6                           ;
; cycloneiii_ff         ; 1287                        ;
;     CLR               ; 133                         ;
;     CLR SCLR          ; 72                          ;
;     ENA               ; 144                         ;
;     ENA CLR           ; 548                         ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA CLR SLD       ; 33                          ;
;     SCLR              ; 12                          ;
;     plain             ; 281                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1632                        ;
;     arith             ; 731                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 502                         ;
;         3 data inputs ; 228                         ;
;     normal            ; 901                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 161                         ;
;         4 data inputs ; 580                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 4.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                             ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                            ; Details ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; eth_rxc                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxc                                                                                                                      ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|gmii_rxdv        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|gmii_rxdv        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[0]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[0]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[1]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[1]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[2]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[2]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[3]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[3]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[4]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[4]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[5]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[5]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[6]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[6]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[7]                                                                             ; N/A     ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_udp_rx_gmii:eth_udp_rx_gmii|payload_dat_o[7]                                                                             ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxc           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0]                                          ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxc           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0]                                          ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxd[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]  ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxdv          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|gmii_rxdv          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[0]                                                                                                                   ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[0]                                                                                                                   ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[1]                                                                                                                   ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[1]                                                                                                                   ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[2]                                                                                                                   ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[2]                                                                                                                   ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[3]                                                                                                                   ; N/A     ;
; rgmii_to_gmii:u_rgmii_to_gmii|rgmii_rxd[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; eth_rxd[3]                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                          ; N/A     ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Nov 01 12:29:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AD9226_RGMII -c AD9226_RGMII
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/speed_ctrl.v
    Info (12023): Found entity 1: speed_ctrl File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/speed_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/testbench/ad9226_rgmii_tb.v
    Info (12023): Found entity 1: AD9226_RGMII_TB File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/testbench/AD9226_RGMII_TB.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rx_pll.v
    Info (12023): Found entity 1: rx_pll File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rx_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/phy_config.v
    Info (12023): Found entity 1: phy_config File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/phy_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mdio_bit_shift.v
    Info (12023): Found entity 1: mdio_bit_shift File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/mdio_bit_shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmd_rx.v
    Info (12023): Found entity 1: cmd_rx File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/cmd_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip_checksum_rx.v
    Info (12023): Found entity 1: ip_checksum File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/ip_checksum_rx.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fifo_tx.v
    Info (12023): Found entity 1: fifo_tx File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_tx.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fifo_rx.v
    Info (12023): Found entity 1: fifo_rx File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_rx.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_udp_tx_gmii.v
    Info (12023): Found entity 1: eth_udp_tx_gmii File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_udp_tx_gmii.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_udp_rx_gmii.v
    Info (12023): Found entity 1: eth_udp_rx_gmii File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_udp_rx_gmii.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_send_ctrl.v
    Info (12023): Found entity 1: eth_send_ctrl File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_send_ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_cmd.v
    Info (12023): Found entity 1: eth_cmd File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_cmd.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/crc32_d8.v
    Info (12023): Found entity 1: crc32_d8 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/crc32_d8.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ad9226_12bit_to_16bit.v
    Info (12023): Found entity 1: ad9226_12bit_to_16bit File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/ad9226_12bit_to_16bit.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ad9226_rgmii.v
    Info (12023): Found entity 1: AD9226_RGMII File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 19
Info (12021): Found 3 design units, including 3 entities, in source file rtl/gmii_to_rgmii/gmii_to_rgmii.v
    Info (12023): Found entity 1: ddo_x4 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 17
    Info (12023): Found entity 2: ddo_x1 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 54
    Info (12023): Found entity 3: gmii_to_rgmii File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 91
Info (12021): Found 3 design units, including 3 entities, in source file rtl/rgmii_to_gmii/rgmii_to_gmii.v
    Info (12023): Found entity 1: ddi_x4 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 17
    Info (12023): Found entity 2: ddi_x1 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 52
    Info (12023): Found entity 3: rgmii_to_gmii File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 113
Info (12127): Elaborating entity "AD9226_RGMII" for the top level hierarchy
Info (12128): Elaborating entity "phy_config" for hierarchy "phy_config:phy_config_inst" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 139
Info (12128): Elaborating entity "mdio_bit_shift" for hierarchy "phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/phy_config.v Line: 24
Info (12128): Elaborating entity "rx_pll" for hierarchy "rx_pll:rx_pll" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 143
Info (12128): Elaborating entity "altpll" for hierarchy "rx_pll:rx_pll|altpll:altpll_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rx_pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "rx_pll:rx_pll|altpll:altpll_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rx_pll.v Line: 90
Info (12133): Instantiated megafunction "rx_pll:rx_pll|altpll:altpll_component" with the following parameter: File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rx_pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "-2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=rx_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/rx_pll_altpll.v
    Info (12023): Found entity 1: rx_pll_altpll File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/rx_pll_altpll.v Line: 29
Info (12128): Elaborating entity "rx_pll_altpll" for hierarchy "rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rgmii_to_gmii" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 153
Info (12128): Elaborating entity "ddi_x4" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 126
Info (12128): Elaborating entity "altddio_in" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 42
Info (12130): Elaborated megafunction instantiation "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 42
Info (12133): Instantiated megafunction "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 42
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf
    Info (12023): Found entity 1: ddio_in_bhf File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_in_bhf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_bhf" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "ddi_x1" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 133
Info (12128): Elaborating entity "altddio_in" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 77
Info (12130): Elaborated megafunction instantiation "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 77
Info (12133): Instantiated megafunction "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 77
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf
    Info (12023): Found entity 1: ddio_in_8hf File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_in_8hf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_8hf" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "gmii_to_rgmii" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 161
Info (12128): Elaborating entity "ddo_x4" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 111
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 42
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 42
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 42
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_out_s9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "ddo_x1" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 121
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 79
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 79
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 79
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "eth_udp_rx_gmii" for hierarchy "eth_udp_rx_gmii:eth_udp_rx_gmii" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at eth_udp_rx_gmii.v(121): object "rx_udp_length" assigned a value but never read File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_udp_rx_gmii.v Line: 121
Info (12128): Elaborating entity "ip_checksum" for hierarchy "eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_udp_rx_gmii.v Line: 330
Info (12128): Elaborating entity "crc32_d8" for hierarchy "eth_udp_rx_gmii:eth_udp_rx_gmii|crc32_d8:crc32_d8" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/eth_udp_rx_gmii.v Line: 507
Info (12128): Elaborating entity "fifo_rx" for hierarchy "fifo_rx:fifo_rx" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 207
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_rx.v Line: 78
Info (12130): Elaborated megafunction instantiation "fifo_rx:fifo_rx|dcfifo:dcfifo_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_rx.v Line: 78
Info (12133): Instantiated megafunction "fifo_rx:fifo_rx|dcfifo:dcfifo_component" with the following parameter: File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_rx.v Line: 78
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_gjf1.tdf
    Info (12023): Found entity 1: dcfifo_gjf1 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_gjf1" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf
    Info (12023): Found entity 1: a_graycounter_4p6 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_4p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4p6" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf
    Info (12023): Found entity 1: a_graycounter_07c File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_07c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_07c" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf
    Info (12023): Found entity 1: altsyncram_d421 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_d421.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d421" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|cmpr_o76:rdempty_eq_comp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_gjf1.tdf Line: 59
Info (12128): Elaborating entity "eth_cmd" for hierarchy "eth_cmd:eth_cmd" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 218
Info (12128): Elaborating entity "cmd_rx" for hierarchy "cmd_rx:cmd_rx_0" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 244
Info (12128): Elaborating entity "speed_ctrl" for hierarchy "speed_ctrl:speed_ctrl_0" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 256
Info (12128): Elaborating entity "ad9226_12bit_to_16bit" for hierarchy "ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 270
Info (12128): Elaborating entity "fifo_tx" for hierarchy "fifo_tx:fifo_tx_0" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 284
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_tx.v Line: 86
Info (12130): Elaborated megafunction instantiation "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_tx.v Line: 86
Info (12133): Instantiated megafunction "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/fifo_tx.v Line: 86
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "lpm_widthu_r" = "16"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_h7k1.tdf
    Info (12023): Found entity 1: dcfifo_h7k1 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 48
Info (12128): Elaborating entity "dcfifo_h7k1" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated" File: d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf
    Info (12023): Found entity 1: a_gray2bin_bib File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_gray2bin_bib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_bib" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:rdptr_g_gray2bin" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf
    Info (12023): Found entity 1: a_graycounter_7p6 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_7p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_7p6" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_47c.tdf
    Info (12023): Found entity 1: a_graycounter_47c File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/a_graycounter_47c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_47c" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bqu.tdf
    Info (12023): Found entity 1: altsyncram_bqu File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_bqu.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bqu" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d87.tdf
    Info (12023): Found entity 1: decode_d87 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/decode_d87.tdf Line: 22
Info (12128): Elaborating entity "decode_d87" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_bqu.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6k6.tdf
    Info (12023): Found entity 1: decode_6k6 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/decode_6k6.tdf Line: 22
Info (12128): Elaborating entity "decode_6k6" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_bqu.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t28.tdf
    Info (12023): Found entity 1: mux_t28 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/mux_t28.tdf Line: 22
Info (12128): Elaborating entity "mux_t28" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|mux_t28:mux13" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_bqu.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_pu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_pu8:rdfull_reg" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:rs_bwp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_ual.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf
    Info (12023): Found entity 1: dffpipe_g09 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_g09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_g09" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_ual.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf
    Info (12023): Found entity 1: alt_synch_pipe_val File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_val.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_val" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf
    Info (12023): Found entity 1: dffpipe_h09 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dffpipe_h09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_h09" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/alt_synch_pipe_val.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_s76.tdf
    Info (12023): Found entity 1: cmpr_s76 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_s76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_s76" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_s76:rdempty_eq_comp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf
    Info (12023): Found entity 1: cmpr_t76 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_t76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_t76" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_t76:rdfull_eq_comp" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_old.tdf
    Info (12023): Found entity 1: cntr_old File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_old.tdf Line: 27
Info (12128): Elaborating entity "cntr_old" for hierarchy "fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cntr_old:cntr_b" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/dcfifo_h7k1.tdf Line: 92
Info (12128): Elaborating entity "eth_send_ctrl" for hierarchy "eth_send_ctrl:eth_send_ctrl" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 298
Info (12128): Elaborating entity "eth_udp_tx_gmii" for hierarchy "eth_udp_tx_gmii:eth_udp_tx_gmii" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 322
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u424.tdf
    Info (12023): Found entity 1: altsyncram_u424 File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/altsyncram_u424.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/mux_0tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_h6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_jgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.11.01.12:30:04 Progress: Loading slda7cf9486/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7cf9486/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/db/ip/slda7cf9486/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "eth_mdc" and its non-tri-state driver. File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 54
Info (13000): Registers with preset signals will power-up high File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/mdio_bit_shift.v Line: 13
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "eth_mdc~synth" File: F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/rtl/AD9226_RGMII.v Line: 54
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/output_files/AD9226_RGMII.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 79 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3406 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3295 logic cells
    Info (21064): Implemented 63 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Wed Nov 01 12:30:18 2023
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/ARM_FPGA/AC620_AD9226_RGMI/AC620_AD9226_RGMI/output_files/AD9226_RGMII.map.smsg.


