Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab1Demo -c Lab1Demo --vector_source="C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/Waveform6.vwf" --testbench_file="C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim/Waveform6.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Sep 14 18:39:35 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab1Demo -c Lab1Demo --vector_source="C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/Waveform6.vwf" --testbench_file="C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim/Waveform6.vwf.vt"
Warning (20013): Ignored 16 assignments for entity "CLK_31P5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
Warning (20013): Ignored 317 assignments for entity "CLK_31P5_0002" -- entity does not exist in design
Info (119006): Selected device 5CSXFC6D6F31C6 for design "Lab1Demo"

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim/" Lab1Demo -c Lab1Demo

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Sep 14 18:39:36 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim/" Lab1Demo -c Lab1Demo
Warning (20013): Ignored 16 assignments for entity "CLK_31P5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
Warning (20013): Ignored 317 assignments for entity "CLK_31P5_0002" -- entity does not exist in design
Info (119006): Selected device 5CSXFC6D6F31C6 for design "Lab1Demo"
Info (204019): Generated file Lab1Demo.vo in folder "C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Thu Sep 14 18:39:37 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim/Lab1Demo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.0/modelsim_ase/win32aloem//vsim -c -do Lab1Demo.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Lab1Demo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:37 on Sep 14,2023
# vlog -work work Lab1Demo.vo 
# -- Compiling module smiley_move

# 
# Top level modules:
# 	smiley_move
# End time: 18:39:38 on Sep 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:38 on Sep 14,2023
# vlog -work work Waveform6.vwf.vt 
# -- Compiling module smiley_move_vlg_vec_tst
# 
# Top level modules:
# 	smiley_move_vlg_vec_tst
# End time: 18:39:38 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.smiley_move_vlg_vec_tst 
# Start time: 18:39:38 on Sep 14,2023
# Loading work.smiley_move_vlg_vec_tst
# Loading work.smiley_move
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform6.vwf.vt(50): [TFMPC] - Too few port connections. Expected 18, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /smiley_move_vlg_vec_tst/i1 File: Lab1Demo.vo
# ** Warning: (vsim-3722) Waveform6.vwf.vt(50): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform6.vwf.vt(50): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform6.vwf.vt(50): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform6.vwf.vt(50): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) Lab1Demo.vo(8295): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /smiley_move_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) Lab1Demo.vo(8295): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) Lab1Demo.vo(8295): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) Lab1Demo.vo(8295): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) Lab1Demo.vo(8295): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(8295): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(8295): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(8295): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 11722 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25

# ** Note: $finish    : Waveform6.vwf.vt(69)
#    Time: 1 us  Iteration: 0  Instance: /smiley_move_vlg_vec_tst
# End time: 18:39:39 on Sep 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 14

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/Waveform6.vwf...

Reading C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim/Lab1Demo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Owner/OneDrive - Technion/mabada 1a/project/project(20.8.23)_restored/project(14.9.23)_restored/simulation/qsim/Lab1Demo_20230914183939.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.