Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 10 17:00:45 2020
| Host         : DESKTOP-BHVDTJ1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Proj3_top_control_sets_placed.rpt
| Design       : Proj3_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             168 |           48 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              33 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                   |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | BTNDinst/SyncReset                                | SW_IBUF[0]                                |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | BTNLinst/SyncReset                                | SW_IBUF[0]                                |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | BTNRinst/SyncReset                                | SW_IBUF[0]                                |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | BTNUinst/SyncReset                                | SW_IBUF[0]                                |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                                   |                                           |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | BTNDinst/E[0]                                     | SW_IBUF[0]                                |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | BTNLinst/E[0]                                     | SW_IBUF[0]                                |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG |                                                   | Sync_Geninst/horizontal_counter1_reg[8]_0 |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | Sync_Geninst/Pulsegeneratorinst1/E[0]             | SW_IBUF[0]                                |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG | Sync_Geninst/Pulsegeneratorinst1/cntr_reg[1]_0[0] | SW_IBUF[0]                                |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG |                                                   | SW_IBUF[0]                                |               48 |            168 |
+----------------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+


