###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx10.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 17:45:58 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.385
+ Phase Shift                 100.000
= Required Time                98.615
- Arrival Time                  3.824
= Slack Time                   94.792
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.908 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138                 | B ^ -> Y v     | MUX2X1   | 0.357 | 0.140 |   3.823 |   98.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.357 | 0.000 |   3.824 |   98.615 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.792 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.363
+ Phase Shift                 100.000
= Required Time                98.637
- Arrival Time                  3.821
= Slack Time                   94.816
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.933 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188                 | B ^ -> Y v     | MUX2X1   | 0.354 | 0.137 |   3.820 |   98.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.354 | 0.000 |   3.821 |   98.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.816 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.363
+ Phase Shift                 100.000
= Required Time                98.637
- Arrival Time                  3.819
= Slack Time                   94.818
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.934 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.354 | 0.135 |   3.819 |   98.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.354 | 0.000 |   3.819 |   98.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.351
+ Phase Shift                 100.000
= Required Time                98.649
- Arrival Time                  3.820
= Slack Time                   94.829
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.946 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154                 | B ^ -> Y v     | MUX2X1   | 0.352 | 0.136 |   3.820 |   98.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.820 |   98.649 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.829 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.347
+ Phase Shift                 100.000
= Required Time                98.653
- Arrival Time                  3.819
= Slack Time                   94.834
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.951 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222                 | B ^ -> Y v     | MUX2X1   | 0.351 | 0.135 |   3.819 |   98.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.819 |   98.653 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.834 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.834 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.344
+ Phase Shift                 100.000
= Required Time                98.656
- Arrival Time                  3.817
= Slack Time                   94.840
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.956 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259                 | B ^ -> Y v     | MUX2X1   | 0.350 | 0.133 |   3.817 |   98.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.350 | 0.000 |   3.817 |   98.656 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.840 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.840 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.329
+ Phase Shift                 100.000
= Required Time                98.671
- Arrival Time                  3.810
= Slack Time                   94.861
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.977 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.348 | 0.126 |   3.809 |   98.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.810 |   98.671 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.861 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.861 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.322
+ Phase Shift                 100.000
= Required Time                98.678
- Arrival Time                  3.813
= Slack Time                   94.866
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   95.982 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 0.963 | 0.860 |   3.684 |   98.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | B ^ -> Y v     | MUX2X1   | 0.346 | 0.129 |   3.812 |   98.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.346 | 0.000 |   3.813 |   98.678 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.866 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.866 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.316
+ Phase Shift                 100.000
= Required Time                98.684
- Arrival Time                  3.799
= Slack Time                   94.886
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.002 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.345 | 0.141 |   3.798 |   98.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.799 |   98.684 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.886 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.886 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.300
+ Phase Shift                 100.000
= Required Time                98.700
- Arrival Time                  3.793
= Slack Time                   94.907
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.024 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.343 | 0.135 |   3.793 |   98.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.793 |   98.700 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.907 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.907 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.299
+ Phase Shift                 100.000
= Required Time                98.701
- Arrival Time                  3.793
= Slack Time                   94.908
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.024 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   96.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.141 |   3.792 |   98.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.793 |   98.701 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.908 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.908 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.286
+ Phase Shift                 100.000
= Required Time                98.714
- Arrival Time                  3.796
= Slack Time                   94.918
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.034 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.144 |   3.795 |   98.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.796 |   98.714 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.918 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.918 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.289
+ Phase Shift                 100.000
= Required Time                98.711
- Arrival Time                  3.791
= Slack Time                   94.920
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.036 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B ^ -> Y v     | MUX2X1   | 0.341 | 0.133 |   3.791 |   98.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.341 | 0.000 |   3.791 |   98.711 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.920 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.920 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.293
+ Phase Shift                 100.000
= Required Time                98.707
- Arrival Time                  3.783
= Slack Time                   94.924
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.040 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.439 |   96.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.886 | 0.805 |   3.628 |   98.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140                 | B ^ -> Y v     | MUX2X1   | 0.341 | 0.154 |   3.782 |   98.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D v            | DFFPOSX1 | 0.341 | 0.000 |   3.783 |   98.707 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.924 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.924 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.279
+ Phase Shift                 100.000
= Required Time                98.721
- Arrival Time                  3.790
= Slack Time                   94.931
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.047 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.132 |   3.790 |   98.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.790 |   98.721 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.931 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.931 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.276
+ Phase Shift                 100.000
= Required Time                98.724
- Arrival Time                  3.792
= Slack Time                   94.931
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.048 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.439 |   96.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.141 |   3.792 |   98.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.792 |   98.724 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.931 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.931 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.277
+ Phase Shift                 100.000
= Required Time                98.723
- Arrival Time                  3.788
= Slack Time                   94.935
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.051 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.136 |   3.788 |   98.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.788 |   98.723 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.935 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.935 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.285
+ Phase Shift                 100.000
= Required Time                98.715
- Arrival Time                  3.780
= Slack Time                   94.935
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.051 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.132 |   3.779 |   98.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.780 |   98.715 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.935 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.935 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.284
+ Phase Shift                 100.000
= Required Time                98.716
- Arrival Time                  3.778
= Slack Time                   94.938
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.054 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.139 |   3.777 |   98.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.778 |   98.716 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.938 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.938 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.273
+ Phase Shift                 100.000
= Required Time                98.727
- Arrival Time                  3.787
= Slack Time                   94.939
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.055 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.130 |   3.787 |   98.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.787 |   98.727 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.939 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.939 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.281
+ Phase Shift                 100.000
= Required Time                98.719
- Arrival Time                  3.779
= Slack Time                   94.940
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.056 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.132 |   3.779 |   98.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.779 |   98.719 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.940 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.940 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.284
+ Phase Shift                 100.000
= Required Time                98.716
- Arrival Time                  3.774
= Slack Time                   94.941
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.058 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.136 |   3.774 |   98.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.774 |   98.716 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.941 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.941 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.268
+ Phase Shift                 100.000
= Required Time                98.732
- Arrival Time                  3.790
= Slack Time                   94.942
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.059 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B ^ -> Y v     | MUX2X1   | 0.337 | 0.138 |   3.790 |   98.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.337 | 0.000 |   3.790 |   98.732 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.942 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.942 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.269
+ Phase Shift                 100.000
= Required Time                98.731
- Arrival Time                  3.787
= Slack Time                   94.944
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.060 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.337 | 0.129 |   3.787 |   98.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.337 | 0.000 |   3.787 |   98.731 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.944 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.944 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.281
+ Phase Shift                 100.000
= Required Time                98.719
- Arrival Time                  3.774
= Slack Time                   94.945
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.061 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.136 |   3.774 |   98.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.774 |   98.719 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.945 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.945 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.274
+ Phase Shift                 100.000
= Required Time                98.726
- Arrival Time                  3.775
= Slack Time                   94.951
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.067 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.439 |   96.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.128 |   3.775 |   98.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.775 |   98.726 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.951 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.951 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.262
+ Phase Shift                 100.000
= Required Time                98.738
- Arrival Time                  3.785
= Slack Time                   94.953
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.069 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B ^ -> Y v     | MUX2X1   | 0.336 | 0.127 |   3.785 |   98.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.785 |   98.738 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.953 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.271
+ Phase Shift                 100.000
= Required Time                98.729
- Arrival Time                  3.775
= Slack Time                   94.955
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.071 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.439 |   96.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.337 | 0.128 |   3.774 |   98.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.337 | 0.000 |   3.775 |   98.729 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.955 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.263
+ Phase Shift                 100.000
= Required Time                98.737
- Arrival Time                  3.782
= Slack Time                   94.955
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.071 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B ^ -> Y v     | MUX2X1   | 0.336 | 0.130 |   3.782 |   98.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.782 |   98.737 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.955 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.267
+ Phase Shift                 100.000
= Required Time                98.733
- Arrival Time                  3.773
= Slack Time                   94.959
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.076 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.439 |   96.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.337 | 0.126 |   3.773 |   98.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.337 | 0.000 |   3.773 |   98.733 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.959 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.959 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.253
+ Phase Shift                 100.000
= Required Time                98.747
- Arrival Time                  3.787
= Slack Time                   94.960
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.076 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B ^ -> Y v     | MUX2X1   | 0.334 | 0.135 |   3.787 |   98.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.334 | 0.000 |   3.787 |   98.747 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.960 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.960 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.255
+ Phase Shift                 100.000
= Required Time                98.745
- Arrival Time                  3.784
= Slack Time                   94.961
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.077 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.828 |   3.652 |   98.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B ^ -> Y v     | MUX2X1   | 0.335 | 0.132 |   3.784 |   98.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D v            | DFFPOSX1 | 0.335 | 0.000 |   3.784 |   98.745 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.961 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.961 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.266
+ Phase Shift                 100.000
= Required Time                98.734
- Arrival Time                  3.771
= Slack Time                   94.964
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.080 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.337 | 0.132 |   3.770 |   98.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.337 | 0.000 |   3.771 |   98.734 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.964 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.964 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.251
+ Phase Shift                 100.000
= Required Time                98.749
- Arrival Time                  3.782
= Slack Time                   94.967
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.084 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.834 |   3.658 |   98.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.334 | 0.124 |   3.782 |   98.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.334 | 0.000 |   3.782 |   98.749 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.967 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.967 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.257
+ Phase Shift                 100.000
= Required Time                98.743
- Arrival Time                  3.771
= Slack Time                   94.972
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.088 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.335 | 0.124 |   3.771 |   98.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.335 | 0.000 |   3.771 |   98.743 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.972 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.972 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.257
+ Phase Shift                 100.000
= Required Time                98.743
- Arrival Time                  3.771
= Slack Time                   94.972
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.089 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.335 | 0.124 |   3.771 |   98.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.335 | 0.000 |   3.771 |   98.743 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.972 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.972 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.255
+ Phase Shift                 100.000
= Required Time                98.745
- Arrival Time                  3.771
= Slack Time                   94.974
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.090 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.439 |   96.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.921 | 0.823 |   3.647 |   98.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.335 | 0.124 |   3.771 |   98.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.335 | 0.000 |   3.771 |   98.745 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.974 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.974 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.251
+ Phase Shift                 100.000
= Required Time                98.749
- Arrival Time                  3.767
= Slack Time                   94.982
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.098 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | B ^ -> Y v     | MUX2X1   | 0.334 | 0.128 |   3.767 |   98.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D v            | DFFPOSX1 | 0.334 | 0.000 |   3.767 |   98.749 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.982 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.982 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.251
+ Phase Shift                 100.000
= Required Time                98.749
- Arrival Time                  3.766
= Slack Time                   94.982
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.099 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B ^ -> Y v     | MUX2X1   | 0.334 | 0.128 |   3.766 |   98.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D v            | DFFPOSX1 | 0.334 | 0.000 |   3.766 |   98.749 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.982 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.982 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.249
+ Phase Shift                 100.000
= Required Time                98.751
- Arrival Time                  3.769
= Slack Time                   94.983
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.099 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B ^ -> Y v     | MUX2X1   | 0.334 | 0.130 |   3.768 |   98.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.334 | 0.000 |   3.769 |   98.751 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.983 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.983 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.240
+ Phase Shift                 100.000
= Required Time                98.760
- Arrival Time                  3.770
= Slack Time                   94.990
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.106 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.886 | 0.805 |   3.628 |   98.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174                 | B ^ -> Y v     | MUX2X1   | 0.332 | 0.142 |   3.770 |   98.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.332 | 0.000 |   3.770 |   98.760 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.990 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.990 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.241
+ Phase Shift                 100.000
= Required Time                98.759
- Arrival Time                  3.766
= Slack Time                   94.993
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.109 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.906 | 0.815 |   3.638 |   98.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B ^ -> Y v     | MUX2X1   | 0.332 | 0.127 |   3.766 |   98.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.332 | 0.000 |   3.766 |   98.759 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.993 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.993 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.229
+ Phase Shift                 100.000
= Required Time                98.771
- Arrival Time                  3.766
= Slack Time                   95.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.121 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.886 | 0.805 |   3.628 |   98.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | B ^ -> Y v     | MUX2X1   | 0.330 | 0.138 |   3.766 |   98.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D v            | DFFPOSX1 | 0.330 | 0.000 |   3.766 |   98.771 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.214
+ Phase Shift                 100.000
= Required Time                98.786
- Arrival Time                  3.764
= Slack Time                   95.022
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.138 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.886 | 0.805 |   3.628 |   98.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B ^ -> Y v     | MUX2X1   | 0.327 | 0.135 |   3.764 |   98.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D v            | DFFPOSX1 | 0.327 | 0.000 |   3.764 |   98.786 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.022 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.022 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.217
+ Phase Shift                 100.000
= Required Time                98.783
- Arrival Time                  3.757
= Slack Time                   95.025
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.142 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.886 | 0.805 |   3.628 |   98.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | B ^ -> Y v     | MUX2X1   | 0.328 | 0.129 |   3.757 |   98.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D v            | DFFPOSX1 | 0.328 | 0.000 |   3.757 |   98.783 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.025 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.025 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.214
+ Phase Shift                 100.000
= Required Time                98.786
- Arrival Time                  3.760
= Slack Time                   95.026
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.142 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.886 | 0.805 |   3.628 |   98.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263                 | B ^ -> Y v     | MUX2X1   | 0.327 | 0.132 |   3.760 |   98.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.327 | 0.000 |   3.760 |   98.786 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.026 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.026 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.224
+ Phase Shift                 100.000
= Required Time                98.776
- Arrival Time                  3.747
= Slack Time                   95.029
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.145 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.884 | 0.793 |   3.616 |   98.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.329 | 0.131 |   3.747 |   98.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.329 | 0.000 |   3.747 |   98.776 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.029 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.029 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.224
+ Phase Shift                 100.000
= Required Time                98.776
- Arrival Time                  3.747
= Slack Time                   95.029
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.146 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.884 | 0.793 |   3.616 |   98.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.329 | 0.131 |   3.747 |   98.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.329 | 0.000 |   3.747 |   98.776 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.029 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.029 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.224
+ Phase Shift                 100.000
= Required Time                98.776
- Arrival Time                  3.746
= Slack Time                   95.030
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.146 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.884 | 0.793 |   3.616 |   98.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.329 | 0.130 |   3.746 |   98.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.329 | 0.000 |   3.746 |   98.776 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.030 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.030 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.213
+ Phase Shift                 100.000
= Required Time                98.787
- Arrival Time                  3.755
= Slack Time                   95.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   96.148 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   96.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.257 | 0.194 |   1.440 |   96.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.792 | 0.646 |   2.085 |   97.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.679 | 0.738 |   2.824 |   97.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.886 | 0.805 |   3.628 |   98.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B ^ -> Y v     | MUX2X1   | 0.327 | 0.127 |   3.755 |   98.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D v            | DFFPOSX1 | 0.327 | 0.000 |   3.755 |   98.787 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.031 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

