
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003312                       # Number of seconds simulated
sim_ticks                                  3311537814                       # Number of ticks simulated
final_tick                                 3311537814                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164439                       # Simulator instruction rate (inst/s)
host_op_rate                                   290050                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14266724                       # Simulator tick rate (ticks/s)
host_mem_usage                               33840552                       # Number of bytes of host memory used
host_seconds                                   232.12                       # Real time elapsed on the host
sim_insts                                    38168998                       # Number of instructions simulated
sim_ops                                      67325265                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          65216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1928064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          65472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1928704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          65408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1928896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          65472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1930304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7977536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        65216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        65472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        65472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        261568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       182336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          182336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           30126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           30136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           30139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           30161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              124649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          19693569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         582226177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          19770875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         582419440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          19751549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         582477419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          19770875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         582902599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2409012504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     19693569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     19770875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     19751549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     19770875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78986868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55060824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55060824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55060824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         19693569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        582226177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         19770875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        582419440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         19751549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        582477419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         19770875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        582902599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2464073327                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                2217677                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2217677                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            90074                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1739632                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 122375                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              9269                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1739632                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1098511                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          641121                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        46447                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    3458771                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1176846                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        10391                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         1730                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1276789                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   79                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         9944559                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1361857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      13120294                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    2217677                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1220886                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      8400614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 180588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        12                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                 105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          995                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1276615                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                19379                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           9853910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.368393                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.341469                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6243257     63.36%     63.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  102553      1.04%     64.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  163202      1.66%     66.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  129596      1.32%     67.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  183186      1.86%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  355824      3.61%     72.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  647798      6.57%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  106420      1.08%     80.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1922074     19.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             9853910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.223004                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.319344                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1234710                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              5199373                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3137477                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               192056                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 90294                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              22634708                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 90294                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1364323                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2110220                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8086                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  3181380                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              3099607                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              22170832                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                12331                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 62530                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 29198                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               2939176                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           27442030                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             56017808                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        35240476                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           269931                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             22045444                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 5396469                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               422                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           431                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1022753                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             3645558                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1299829                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           130095                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           15471                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  21318542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              13230                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 20324020                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            28964                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        3700231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      4144623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         13031                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      9853910                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.062534                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.622895                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5281102     53.59%     53.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             480447      4.88%     58.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             437991      4.44%     62.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             677383      6.87%     69.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             650518      6.60%     76.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             833189      8.46%     84.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             627574      6.37%     91.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             523667      5.31%     96.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             342039      3.47%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        9853910                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 337060     88.89%     88.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     88.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     88.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   13      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     88.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 31594      8.33%     97.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10447      2.76%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               14      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              46      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            69214      0.34%      0.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14997865     73.79%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              494942      2.44%     76.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   44      0.00%     76.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              48787      0.24%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             3491537     17.18%     93.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1075103      5.29%     99.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          15193      0.07%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        131335      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              20324020                       # Type of FU issued
system.cpu0.iq.rate                          2.043733                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     379174                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.018656                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          50516600                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         24774543                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     19813744                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             393482                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            257604                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       192271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              20437213                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 196767                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          379195                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       637577                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          901                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       226446                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          515                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         4299                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 90294                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 446770                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              1487559                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           21331772                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             3626                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              3645558                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1299829                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              4665                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    70                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1487235                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           175                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         31332                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        76693                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              108025                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             20114328                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              3458390                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           209686                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4635198                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1820837                       # Number of branches executed
system.cpu0.iew.exec_stores                   1176808                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.022647                       # Inst execution rate
system.cpu0.iew.wb_sent                      20062389                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     20006015                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 15250916                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 23357637                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      2.011755                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.652931                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        3700648                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            90175                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      9318291                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.892136                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.953376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5506035     59.09%     59.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       934044     10.02%     69.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       339014      3.64%     72.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       433372      4.65%     77.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       414378      4.45%     81.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        68253      0.73%     82.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       101853      1.09%     83.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        61344      0.66%     84.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1459998     15.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      9318291                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            10000003                       # Number of instructions committed
system.cpu0.commit.committedOps              17631475                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4081351                       # Number of memory references committed
system.cpu0.commit.loads                      3007969                       # Number of loads committed
system.cpu0.commit.membars                         80                       # Number of memory barriers committed
system.cpu0.commit.branches                   1652568                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    182446                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 17549812                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               82460                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        51785      0.29%      0.29% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13019254     73.84%     74.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         438188      2.49%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              35      0.00%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         40862      0.23%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2998874     17.01%     93.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        942108      5.34%     99.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         9095      0.05%     99.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       131274      0.74%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         17631475                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1459998                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    29190416                       # The number of ROB reads
system.cpu0.rob.rob_writes                   43204732                       # The number of ROB writes
system.cpu0.timesIdled                            565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          90649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   10000003                       # Number of Instructions Simulated
system.cpu0.committedOps                     17631475                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.994456                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.994456                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.005575                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.005575                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                31618268                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17438445                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   209917                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   54434                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  9803751                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 7507224                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                8373986                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            41869                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.544810                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4071916                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            42381                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            96.078809                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   506.544810                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.989345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33171453                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33171453                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      3028142                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3028142                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1040044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1040044                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            1                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data      4068186                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4068186                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      4068187                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4068187                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        34869                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        34869                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        33339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        33339                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data         4739                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4739                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data        68208                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         68208                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        72947                       # number of overall misses
system.cpu0.dcache.overall_misses::total        72947                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1132605261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1132605261                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1602893500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1602893500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2735498761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2735498761                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2735498761                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2735498761                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      3063011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3063011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1073383                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1073383                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4136394                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4136394                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4141134                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4141134                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.011384                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011384                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.031060                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031060                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.999789                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999789                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.016490                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016490                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.017615                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017615                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 32481.724770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32481.724770                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48078.631633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48078.631633                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 40105.248079                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40105.248079                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 37499.811658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37499.811658                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       126558                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3252                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.916974                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        37656                       # number of writebacks
system.cpu0.dcache.writebacks::total            37656                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        27133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27133                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        27194                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27194                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        27194                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27194                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         7736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7736                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        33278                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        33278                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data         4736                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         4736                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        41014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        41014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        45750                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        45750                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    163514322                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    163514322                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1577432986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1577432986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data    204660801                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    204660801                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1740947308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1740947308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1945608109                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1945608109                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.031003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.009915                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009915                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.011048                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011048                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21136.804809                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21136.804809                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47401.676363                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47401.676363                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 43213.851562                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43213.851562                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42447.635149                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42447.635149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42526.953202                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42526.953202                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              586                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.417808                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1275235                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1098                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1161.416211                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.417808                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.994957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10214018                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10214018                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1275235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1275235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1275235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1275235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1275235                       # number of overall hits
system.cpu0.icache.overall_hits::total        1275235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1380                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1380                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1380                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1380                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1380                       # number of overall misses
system.cpu0.icache.overall_misses::total         1380                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     84110138                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     84110138                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     84110138                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     84110138                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     84110138                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     84110138                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1276615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1276615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1276615                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1276615                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1276615                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1276615                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001081                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001081                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001081                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001081                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001081                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001081                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60949.375362                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60949.375362                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60949.375362                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60949.375362                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60949.375362                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60949.375362                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          767                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    85.222222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          586                       # number of writebacks
system.cpu0.icache.writebacks::total              586                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          282                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          282                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          282                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          282                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          282                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          282                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1098                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1098                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1098                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1098                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1098                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     69033231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     69033231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     69033231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     69033231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     69033231                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     69033231                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000860                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000860                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000860                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000860                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000860                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000860                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 62871.795082                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62871.795082                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 62871.795082                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62871.795082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 62871.795082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62871.795082                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           35687                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3953.582035                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             49499                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           39783                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.244225                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    19.209908                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst    66.454288                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3867.917839                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.004690                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.016224                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.944316                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.965230                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3872                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          396959                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         396959                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        37656                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        37656                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          580                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          580                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data         3370                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         3370                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data         1358                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         1358                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           56                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           56                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data         2535                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         2535                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           56                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data         3893                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           3949                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           56                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data         3893                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          3949                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data        28551                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        28551                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1042                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1042                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         9937                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         9937                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1042                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        38488                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        39530                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1042                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        38488                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        39530                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   1529797005                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1529797005                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     67756842                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     67756842                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    346747905                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    346747905                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     67756842                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   1876544910                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   1944301752                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     67756842                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   1876544910                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   1944301752                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        37656                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        37656                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          580                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          580                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data         3370                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         3370                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        29909                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29909                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1098                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1098                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        12472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        12472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1098                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        42381                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        43479                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1098                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        42381                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        43479                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.954596                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.954596                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.948998                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.948998                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.796745                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.796745                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.948998                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.908143                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.909175                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.948998                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.908143                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.909175                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 53581.205737                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 53581.205737                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65025.760077                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65025.760077                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 34894.626648                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 34894.626648                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65025.760077                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 48756.623103                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 49185.473109                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65025.760077                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 48756.623103                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 49185.473109                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks        32779                       # number of writebacks
system.cpu0.l2cache.writebacks::total           32779                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        28551                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        28551                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1042                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1042                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         9937                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         9937                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1042                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        38488                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        39530                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1042                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        38488                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        39530                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1448982293                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1448982293                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     64805411                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     64805411                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    318643392                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    318643392                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     64805411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   1767625685                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   1832431096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     64805411                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   1767625685                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   1832431096                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.954596                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.954596                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.948998                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.948998                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.796745                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.796745                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.948998                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.908143                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.909175                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.948998                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.908143                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.909175                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 50750.666982                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 50750.666982                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62193.292706                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62193.292706                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 32066.357251                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 32066.357251                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62193.292706                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 45926.670261                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 46355.453984                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62193.292706                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 45926.670261                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 46355.453984                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        89304                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        45825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          890                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        13570                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        70435                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          586                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         7238                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq         3370                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp         3370                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        29909                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        29909                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1098                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        12472                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         2782                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       133371                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           136153                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      5122368                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           5230144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      35804                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              2097856                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        82653                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.010889                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.103781                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             81753     98.91%     98.91% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               900      1.09%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         82653                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      55207404                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1097234                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     43461161                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu1.branchPred.lookups                2091631                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2091631                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            90681                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1665610                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 117921                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              9982                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1665610                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1019746                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          645864                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        48251                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    3186560                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1131870                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        10148                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         2059                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1214293                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          269                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   79                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         9944559                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1301490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      12346010                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    2091631                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1137667                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      8461832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 181824                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        44                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                 125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1347                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          389                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1214093                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                19158                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           9856211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.231754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.293001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6451294     65.45%     65.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  101541      1.03%     66.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  154210      1.56%     68.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  125801      1.28%     69.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  179137      1.82%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  326630      3.31%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  589844      5.98%     80.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  101520      1.03%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1826234     18.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             9856211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.210329                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.241484                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1170280                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              5470490                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  2933043                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               191486                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 90912                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              21278341                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 90912                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1296321                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2238692                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          7095                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2980449                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              3242742                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              20809995                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                12522                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 58475                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 27909                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               3091967                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           25645823                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             52497601                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        33041505                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           269582                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             20286179                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 5359516                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               387                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           399                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   980857                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3376181                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1258702                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           117548                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17104                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  19946583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              14125                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 18938900                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            28190                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        3671604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      4184531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         13926                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      9856211                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.921519                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.577830                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            5559389     56.40%     56.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             477645      4.85%     61.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             418183      4.24%     65.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             634646      6.44%     71.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             611804      6.21%     78.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             768624      7.80%     85.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             586821      5.95%     91.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             483103      4.90%     96.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             315996      3.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        9856211                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 307988     88.36%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   15      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 29791      8.55%     96.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                10713      3.07%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               11      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              45      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            65773      0.35%      0.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13980889     73.82%     74.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              447175      2.36%     76.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   43      0.00%     76.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              48352      0.26%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3221223     17.01%     93.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1029163      5.43%     99.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          14959      0.08%     99.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        131323      0.69%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18938900                       # Type of FU issued
system.cpu1.iq.rate                          1.904448                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     348563                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018405                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          47718693                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         23376910                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     18423223                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             392067                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            255547                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       191632                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              19025628                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 196062                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          351783                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       632480                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          994                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       230504                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          604                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         4384                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 90912                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 446268                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              1601551                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           19960708                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             4445                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3376181                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1258702                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              5032                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    67                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              1601230                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           181                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         31686                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        78145                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              109831                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             18726964                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3186205                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           211932                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4318028                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1694279                       # Number of branches executed
system.cpu1.iew.exec_stores                   1131823                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.883137                       # Inst execution rate
system.cpu1.iew.wb_sent                      18672492                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     18614855                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 14146914                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 21667572                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.871863                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.652907                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        3672021                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            90795                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      9321817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.747410                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.869973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5754122     61.73%     61.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       891471      9.56%     71.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       326153      3.50%     74.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       416219      4.46%     79.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       379017      4.07%     83.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        67789      0.73%     84.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        97390      1.04%     85.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        60002      0.64%     85.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1329654     14.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      9321817                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9232003                       # Number of instructions committed
system.cpu1.commit.committedOps              16289033                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3771887                       # Number of memory references committed
system.cpu1.commit.loads                      2743689                       # Number of loads committed
system.cpu1.commit.membars                         80                       # Number of memory barriers committed
system.cpu1.commit.branches                   1528565                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    182401                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 16211426                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               77899                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        47766      0.29%      0.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        12035283     73.89%     74.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         393233      2.41%     76.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              35      0.00%     76.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         40829      0.25%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2734603     16.79%     93.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        896924      5.51%     99.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         9086      0.06%     99.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       131274      0.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         16289033                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1329654                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    27953217                       # The number of ROB reads
system.cpu1.rob.rob_writes                   40461425                       # The number of ROB writes
system.cpu1.timesIdled                            567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          88348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9232003                       # Number of Instructions Simulated
system.cpu1.committedOps                     16289033                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.077183                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.077183                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.928347                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.928347                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                29378776                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16176902                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   209270                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   53811                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  9051518                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6941149                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                7806002                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            41729                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.622588                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3782363                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            42241                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            89.542459                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   506.622588                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.989497                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989497                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30852033                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30852033                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      2783730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2783730                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       994868                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        994868                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3778598                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3778598                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3778599                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3778599                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        34555                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        34555                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        33331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        33331                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         4739                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         4739                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data        67886                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67886                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        72625                       # number of overall misses
system.cpu1.dcache.overall_misses::total        72625                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1224130977                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1224130977                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1689517454                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1689517454                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2913648431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2913648431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2913648431                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2913648431                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2818285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2818285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1028199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1028199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3846484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3846484                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3851224                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3851224                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012261                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.032417                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032417                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.999789                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999789                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.018858                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018858                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 35425.581739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35425.581739                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 50689.071855                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50689.071855                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 42919.724700                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42919.724700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 40119.083387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40119.083387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       136986                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3287                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.675084                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        37829                       # number of writebacks
system.cpu1.dcache.writebacks::total            37829                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        26904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        26904                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        26964                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        26964                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        26964                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        26964                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         7651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7651                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        33271                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33271                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data         4736                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         4736                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        40922                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40922                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        45658                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45658                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    167747418                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    167747418                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1664587076                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1664587076                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    217926522                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    217926522                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1832334494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1832334494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2050261016                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2050261016                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.032359                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032359                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010639                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010639                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011855                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011855                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 21924.901059                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21924.901059                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 50031.170569                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50031.170569                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 46014.890625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 46014.890625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 44776.269342                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44776.269342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 44904.748697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44904.748697                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              593                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.111535                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1212685                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1105                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1097.452489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.111535                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.994358                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994358                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9713849                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9713849                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1212685                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1212685                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1212685                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1212685                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1212685                       # number of overall hits
system.cpu1.icache.overall_hits::total        1212685                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1408                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1408                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1408                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1408                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1408                       # number of overall misses
system.cpu1.icache.overall_misses::total         1408                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     86072507                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     86072507                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     86072507                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     86072507                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     86072507                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     86072507                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1214093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1214093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1214093                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1214093                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1214093                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1214093                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001160                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001160                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001160                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001160                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001160                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001160                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61131.041903                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61131.041903                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61131.041903                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61131.041903                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61131.041903                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61131.041903                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          822                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.352941                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          593                       # number of writebacks
system.cpu1.icache.writebacks::total              593                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          303                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          303                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          303                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1105                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1105                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1105                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1105                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1105                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1105                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     70686575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     70686575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     70686575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     70686575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     70686575                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     70686575                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000910                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000910                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000910                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000910                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 63969.751131                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63969.751131                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 63969.751131                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63969.751131                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 63969.751131                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63969.751131                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           35451                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3948.790091                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             49512                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           39547                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.251979                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    23.311200                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst    70.268105                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3855.210786                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.005691                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.017155                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.941214                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.964060                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3746                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          395863                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         395863                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        37829                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        37829                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          587                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          587                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data         3419                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         3419                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data         1244                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1244                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           62                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           62                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data         2753                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         2753                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           62                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data         3997                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           4059                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           62                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data         3997                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          4059                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data        28610                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        28610                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1043                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1043                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         9634                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         9634                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1043                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        38244                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        39287                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1043                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        38244                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        39287                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1617146568                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1617146568                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     69382548                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     69382548                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    363730905                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    363730905                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     69382548                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   1980877473                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2050260021                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     69382548                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   1980877473                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2050260021                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        37829                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        37829                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          587                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          587                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data         3419                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         3419                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        29854                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29854                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1105                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1105                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        12387                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        12387                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1105                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        42241                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        43346                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1105                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        42241                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        43346                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.958331                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.958331                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.943891                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.943891                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.777751                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.777751                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.943891                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.905376                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.906358                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.943891                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.905376                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.906358                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 56523.822719                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 56523.822719                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 66522.097795                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 66522.097795                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 37754.920594                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 37754.920594                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 66522.097795                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 51795.771180                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 52186.728969                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 66522.097795                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 51795.771180                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 52186.728969                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks        32543                       # number of writebacks
system.cpu1.l2cache.writebacks::total           32543                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           20                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           20                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        28610                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        28610                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1043                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1043                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         9634                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         9634                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1043                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        38244                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        39287                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1043                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        38244                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        39287                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1536171604                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1536171604                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     66431545                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     66431545                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    336477795                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    336477795                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     66431545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   1872649399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   1939080944                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     66431545                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   1872649399                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   1939080944                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.958331                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.958331                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.943891                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.943891                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.777751                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.777751                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.943891                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.905376                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.906358                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.943891                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.905376                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.906358                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 53693.519888                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 53693.519888                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 63692.756472                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63692.756472                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 34926.073801                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 34926.073801                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 63692.756472                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 48965.835138                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 49356.808715                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 63692.756472                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 48965.835138                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 49356.808715                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        89088                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        45742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          895                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        13492                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        70372                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          593                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         6914                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq         3419                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp         3419                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        29854                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        29854                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1105                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        12387                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         2803                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       133049                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           135852                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       108672                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      5124480                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           5233152                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      35557                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic              2082752                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        82322                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.010969                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.104158                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             81419     98.90%     98.90% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               903      1.10%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         82322                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      55255356                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1104559                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     43337286                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu2.branchPred.lookups                2083009                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2083009                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            90718                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1653456                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 116617                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             10017                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1653456                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1018103                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          635353                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted        47167                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    3165855                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1123503                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        10996                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         1884                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1209692                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          307                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   79                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         9944559                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1297173                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      12277088                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2083009                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1134720                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      8469133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 181916                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                        30                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         1666                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           86                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1209456                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                19251                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           9859240                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.219131                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.287539                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6471875     65.64%     65.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  101590      1.03%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  152895      1.55%     68.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  124607      1.26%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  179190      1.82%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  323752      3.28%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  589877      5.98%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  100674      1.02%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1814780     18.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             9859240                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.209462                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.234553                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1165345                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              5495364                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  2915678                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               191895                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 90958                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              21166497                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 90958                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1290927                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2241346                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          5877                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  2964314                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              3265818                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              20700800                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                12677                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 58289                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 27286                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               3116424                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           25523716                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             52230717                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        32850431                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           270437                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             20177631                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 5345950                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               345                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           351                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   977004                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3357318                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1246818                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           119683                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           21679                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  19844267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              13418                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 18837929                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            28673                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        3651265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      4168516                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         13219                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      9859240                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.910688                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.573866                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            5582356     56.62%     56.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             476216      4.83%     61.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             420187      4.26%     65.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             629186      6.38%     72.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             609597      6.18%     78.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             760628      7.71%     85.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             587999      5.96%     91.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             480309      4.87%     96.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             312762      3.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        9859240                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 307011     88.77%     88.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     88.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     88.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   15      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     88.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 28220      8.16%     96.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                10532      3.05%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               15      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              46      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            65325      0.35%      0.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             13911829     73.85%     74.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              444092      2.36%     76.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   43      0.00%     76.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              48951      0.26%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.81% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3199925     16.99%     93.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021200      5.42%     99.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          15229      0.08%     99.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        131335      0.70%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18837929                       # Type of FU issued
system.cpu2.iq.rate                          1.894295                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     345839                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018359                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          47515710                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         23250859                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     18324661                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             393895                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            258237                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       192385                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              18921467                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 196976                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          348735                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       629960                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          800                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       221339                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          540                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         4300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 90958                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 443371                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles              1614754                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           19857685                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             3935                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3357318                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1246818                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              4686                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    99                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents              1614372                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         32517                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        76414                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              108931                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             18626572                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3165486                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           211352                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4288951                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1685638                       # Number of branches executed
system.cpu2.iew.exec_stores                   1123465                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.873042                       # Inst execution rate
system.cpu2.iew.wb_sent                      18573236                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     18517046                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 14077505                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 21555994                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.862028                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.653067                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        3651613                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            90844                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      9327176                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.737540                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.865572                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      5778320     61.95%     61.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       887465      9.51%     71.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       325683      3.49%     74.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       412335      4.42%     79.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       374528      4.02%     83.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        68655      0.74%     84.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        96577      1.04%     85.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59252      0.64%     85.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1324361     14.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9327176                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9184692                       # Number of instructions committed
system.cpu2.commit.committedOps              16206337                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3752823                       # Number of memory references committed
system.cpu2.commit.loads                      2727344                       # Number of loads committed
system.cpu2.commit.membars                         80                       # Number of memory barriers committed
system.cpu2.commit.branches                   1520954                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    182401                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 16128979                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               77619                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        47517      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        11974698     73.89%     74.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         390435      2.41%     76.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              35      0.00%     76.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         40829      0.25%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2718258     16.77%     93.62% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        894205      5.52%     99.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         9086      0.06%     99.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       131274      0.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         16206337                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1324361                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    27860765                       # The number of ROB reads
system.cpu2.rob.rob_writes                   40253221                       # The number of ROB writes
system.cpu2.timesIdled                            569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          85319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9184692                       # Number of Instructions Simulated
system.cpu2.committedOps                     16206337                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.082732                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.082732                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.923590                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.923590                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                29201253                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16090485                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   209825                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   54549                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  9013939                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 6910922                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                7761172                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            41739                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.675873                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3761138                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            42251                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            89.018911                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   506.675873                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.989601                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989601                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         30683099                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        30683099                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      2765275                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2765275                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       992153                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        992153                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3757428                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3757428                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3757429                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3757429                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        34611                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        34611                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        33327                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        33327                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data         4739                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         4739                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data        67938                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67938                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        72677                       # number of overall misses
system.cpu2.dcache.overall_misses::total        72677                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1182016800                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1182016800                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1696001965                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1696001965                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2878018765                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2878018765                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2878018765                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2878018765                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2799886                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2799886                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1025480                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1025480                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3825366                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3825366                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3830106                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3830106                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.012362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012362                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.032499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.032499                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.999789                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999789                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.017760                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017760                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.018975                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018975                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 34151.477854                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34151.477854                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 50889.727998                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50889.727998                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 42362.429936                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42362.429936                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 39600.131610                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39600.131610                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       151576                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3252                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.610086                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        37677                       # number of writebacks
system.cpu2.dcache.writebacks::total            37677                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        26958                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        26958                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           58                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        27016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        27016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        27016                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        27016                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         7653                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7653                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        33269                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        33269                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data         4736                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         4736                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        40922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        45658                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45658                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    164566935                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    164566935                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1671430894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1671430894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data    238223871                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    238223871                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1835997829                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1835997829                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2074221700                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2074221700                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.002733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.032442                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032442                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.010698                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010698                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011921                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011921                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 21503.584869                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21503.584869                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 50239.889807                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50239.889807                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 50300.648438                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 50300.648438                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 44865.789282                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44865.789282                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 45429.534802                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45429.534802                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              595                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.489507                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1208049                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1107                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1091.281843                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.489507                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.995097                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995097                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9676755                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9676755                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1208049                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1208049                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1208049                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1208049                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1208049                       # number of overall hits
system.cpu2.icache.overall_hits::total        1208049                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1407                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1407                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1407                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1407                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1407                       # number of overall misses
system.cpu2.icache.overall_misses::total         1407                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     83994586                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     83994586                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     83994586                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     83994586                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     83994586                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     83994586                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1209456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1209456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1209456                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1209456                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1209456                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1209456                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001163                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001163                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001163                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001163                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001163                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001163                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 59697.644634                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59697.644634                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 59697.644634                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59697.644634                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 59697.644634                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59697.644634                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2251                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   187.583333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          595                       # number of writebacks
system.cpu2.icache.writebacks::total              595                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          300                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          300                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          300                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1107                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1107                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1107                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1107                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1107                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1107                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     67984613                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     67984613                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     67984613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     67984613                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     67984613                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     67984613                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000915                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000915                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000915                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000915                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 61413.381210                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61413.381210                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 61413.381210                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61413.381210                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 61413.381210                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61413.381210                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           35621                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3951.061141                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             49359                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           39717                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.242768                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    25.263798                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst    75.153855                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3850.643488                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.006168                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.018348                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.940099                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.964615                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3786                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          396077                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         396077                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        37677                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        37677                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          591                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          591                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data         3407                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3407                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data         1292                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1292                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           57                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           57                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data         2584                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         2584                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           57                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data         3876                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           3933                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           57                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data         3876                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          3933                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data        28570                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        28570                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1050                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1050                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         9805                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         9805                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1050                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        38375                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        39425                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1050                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        38375                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        39425                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data   1623904803                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1623904803                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     66694905                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     66694905                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    381339612                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    381339612                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     66694905                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   2005244415                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2071939320                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     66694905                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   2005244415                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2071939320                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        37677                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        37677                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          591                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          591                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data         3407                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3407                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        29862                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29862                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1107                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1107                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        12389                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        12389                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1107                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        42251                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        43358                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1107                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        42251                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        43358                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.956734                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.956734                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.948509                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.948509                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.791428                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.791428                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.948509                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.908263                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.909290                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.948509                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.908263                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.909290                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 56839.510081                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 56839.510081                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 63518.957143                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 63518.957143                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 38892.362264                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 38892.362264                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 63518.957143                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 52253.926124                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 52553.945973                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 63518.957143                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 52253.926124                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 52553.945973                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks        32644                       # number of writebacks
system.cpu2.l2cache.writebacks::total           32644                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           14                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data        28570                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        28570                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1050                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1050                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         9805                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         9805                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1050                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        38375                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        39425                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1050                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        38375                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        39425                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data   1543044083                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1543044083                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     63720534                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     63720534                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    353589104                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    353589104                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     63720534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   1896633187                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   1960353721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     63720534                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   1896633187                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   1960353721                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.956734                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.956734                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.948509                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.948509                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.791428                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.791428                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.948509                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.908263                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.909290                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.948509                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.908263                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.909290                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 54009.243367                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 54009.243367                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 60686.222857                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60686.222857                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 36062.121775                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 36062.121775                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 60686.222857                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 49423.666111                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 49723.620063                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 60686.222857                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 49423.666111                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 49723.620063                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        89099                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        45741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          923                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        13496                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        70321                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          595                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         7146                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq         3407                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp         3407                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        29862                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        29862                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1107                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        12389                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         2809                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       133055                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           135864                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       108928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      5115392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           5224320                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      35728                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic              2089216                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        82493                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.011298                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.105690                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             81561     98.87%     98.87% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               932      1.13%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         82493                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      55159119                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1105893                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     43343280                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu3.branchPred.lookups                2198519                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2198519                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            94384                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1728626                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 122635                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              9896                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        1728626                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1077562                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          651064                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted        49592                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    3387732                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1163673                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        11155                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         2128                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1268709                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   79                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         9944559                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1357897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      12985859                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    2198519                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1200197                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      8406040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 189228                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        11                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1045                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1268529                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                19736                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           9860056                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.346437                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.335655                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6282036     63.71%     63.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  102681      1.04%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  161989      1.64%     66.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  129957      1.32%     67.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  183220      1.86%     69.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  348593      3.54%     73.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  631717      6.41%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  105577      1.07%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1914286     19.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             9860056                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.221078                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.305826                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1223620                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              5253368                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  3091357                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               197097                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 94614                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              22396102                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 94614                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1355200                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2143365                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          7531                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  3138305                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              3121041                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              21907733                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                12468                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 61696                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 29323                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               2962685                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           27075859                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             55312775                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        34803177                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           270461                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             21477768                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 5598081                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               321                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           331                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1014564                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3588686                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1292634                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           128705                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           15851                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  21011482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              13420                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 19963754                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            30825                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        3826482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      4361061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         13221                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      9860056                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.024710                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.610978                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            5351752     54.28%     54.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             488284      4.95%     59.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             434824      4.41%     63.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             664156      6.74%     70.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             642694      6.52%     76.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             808701      8.20%     85.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             623623      6.32%     91.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             510841      5.18%     96.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             335181      3.40%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        9860056                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 327234     88.76%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   15      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     88.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 30746      8.34%     97.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                10642      2.89%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                9      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              45      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            68199      0.34%      0.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             14732844     73.80%     74.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              480433      2.41%     76.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   43      0.00%     76.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              48874      0.24%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3423286     17.15%     93.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1063574      5.33%     99.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          15166      0.08%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        131335      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19963754                       # Type of FU issued
system.cpu3.iq.rate                          2.007505                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     368691                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.018468                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          49793481                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         24593775                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     19433268                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             393599                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            257759                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       192269                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              20067421                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 196825                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          370334                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       665980                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          977                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       233755                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          641                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         4183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 94614                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 462360                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles              1504184                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           21024902                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             4476                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3588686                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1292634                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              4660                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    74                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents              1503847                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         32762                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        80244                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              113006                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             19743073                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3387350                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           220681                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4550991                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1784187                       # Number of branches executed
system.cpu3.iew.exec_stores                   1163641                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.985314                       # Inst execution rate
system.cpu3.iew.wb_sent                      19686042                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     19625537                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 14947327                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 22881527                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.973495                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.653249                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        3826859                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            94496                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      9304503                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.848397                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.927046                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      5561096     59.77%     59.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       929813      9.99%     69.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       336952      3.62%     73.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       427790      4.60%     77.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       401680      4.32%     82.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        70768      0.76%     83.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        99990      1.07%     84.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60479      0.65%     84.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1415935     15.22%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      9304503                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9752300                       # Number of instructions committed
system.cpu3.commit.committedOps              17198420                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3981585                       # Number of memory references committed
system.cpu3.commit.loads                      2922706                       # Number of loads committed
system.cpu3.commit.membars                         80                       # Number of memory barriers committed
system.cpu3.commit.branches                   1612563                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    182431                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 17118068                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               80993                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        50486      0.29%      0.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        12701788     73.85%     74.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         423675      2.46%     76.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              35      0.00%     76.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         40851      0.24%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2913614     16.94%     93.79% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        927605      5.39%     99.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         9092      0.05%     99.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       131274      0.76%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         17198420                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1415935                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    28913847                       # The number of ROB reads
system.cpu3.rob.rob_writes                   42611287                       # The number of ROB writes
system.cpu3.timesIdled                            565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          84503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9752300                       # Number of Instructions Simulated
system.cpu3.committedOps                     17198420                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.019714                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.019714                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.980667                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.980667                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                30986717                       # number of integer regfile reads
system.cpu3.int_regfile_writes               17097662                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   209899                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   54382                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  9575119                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 7346216                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                8223536                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            41871                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          506.675868                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3994500                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            42383                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            94.247694                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   506.675868                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.989601                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989601                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         32550943                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        32550943                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      2965240                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2965240                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1025521                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1025521                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3990761                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3990761                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3990762                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3990762                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        34710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        34710                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        33359                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        33359                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         4739                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         4739                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data        68069                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68069                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        72808                       # number of overall misses
system.cpu3.dcache.overall_misses::total        72808                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1137059802                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1137059802                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1616230481                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1616230481                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   2753290283                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2753290283                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   2753290283                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2753290283                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2999950                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2999950                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1058880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1058880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         4740                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4058830                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4058830                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4063570                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4063570                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011570                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011570                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.031504                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.031504                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.999789                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999789                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.016771                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016771                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.017917                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017917                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 32758.853414                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32758.853414                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 48449.608232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48449.608232                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 40448.519634                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40448.519634                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 37815.765891                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37815.765891                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       131412                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             3138                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    41.877629                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        37692                       # number of writebacks
system.cpu3.dcache.writebacks::total            37692                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        26962                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        26962                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           64                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        27026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        27026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        27026                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        27026                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         7748                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7748                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        33295                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        33295                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data         4736                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         4736                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        41043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        45779                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        45779                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    165918582                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    165918582                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1591118285                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1591118285                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data    210478644                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    210478644                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1757036867                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1757036867                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1967515511                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1967515511                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.002583                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002583                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.031444                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.031444                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999156                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.010112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011266                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011266                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 21414.375581                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21414.375581                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 47788.505331                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47788.505331                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 44442.281250                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 44442.281250                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 42809.659796                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42809.659796                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 42978.560279                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42978.560279                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              595                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.483796                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1267130                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1107                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1144.652213                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   509.483796                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.995086                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995086                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10149331                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10149331                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1267130                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1267130                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1267130                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1267130                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1267130                       # number of overall hits
system.cpu3.icache.overall_hits::total        1267130                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1398                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1398                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1398                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1398                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1398                       # number of overall misses
system.cpu3.icache.overall_misses::total         1398                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     85869043                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     85869043                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     85869043                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     85869043                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     85869043                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     85869043                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1268528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1268528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1268528                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1268528                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1268528                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1268528                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001102                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001102                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001102                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001102                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001102                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001102                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61422.777539                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61422.777539                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61422.777539                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61422.777539                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61422.777539                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61422.777539                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2306                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   135.647059                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          595                       # number of writebacks
system.cpu3.icache.writebacks::total              595                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          291                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          291                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          291                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1107                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1107                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1107                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1107                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1107                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1107                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     70831430                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     70831430                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     70831430                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     70831430                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     70831430                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     70831430                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000873                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000873                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000873                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000873                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000873                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000873                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63985.031617                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63985.031617                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63985.031617                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63985.031617                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63985.031617                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63985.031617                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           35724                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3958.500981                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             49499                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           39820                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.243069                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    22.634646                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst    69.739731                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3866.126603                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.005526                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.017026                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.943879                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.966431                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3903                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          397200                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         397200                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        37692                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        37692                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          591                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          591                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data         3398                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         3398                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data         1310                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1310                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           59                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           59                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data         2558                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         2558                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           59                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data         3868                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           3927                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           59                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data         3868                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          3927                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data        28589                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        28589                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1048                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1048                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         9926                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         9926                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1048                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        38515                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        39563                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1048                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        38515                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        39563                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data   1543519935                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1543519935                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     69535062                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     69535062                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    354797181                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    354797181                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     69535062                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   1898317116                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   1967852178                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     69535062                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   1898317116                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   1967852178                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        37692                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        37692                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          591                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          591                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data         3398                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         3398                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        29899                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29899                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1107                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1107                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        12484                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        12484                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1107                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        42383                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        43490                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1107                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        42383                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        43490                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.956186                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.956186                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.946703                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.946703                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.795098                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.795098                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.946703                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.908737                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.909703                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.946703                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.908737                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.909703                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 53989.993879                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 53989.993879                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 66350.250000                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 66350.250000                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 35744.225368                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 35744.225368                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 66350.250000                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 49287.735064                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 49739.710790                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 66350.250000                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 49287.735064                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 49739.710790                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks        32775                       # number of writebacks
system.cpu3.l2cache.writebacks::total           32775                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           26                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data        28589                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        28589                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1048                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1048                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         9926                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         9926                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1048                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        38515                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        39563                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1048                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        38515                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        39563                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data   1462600549                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1462600549                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     66565059                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     66565059                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    326688277                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    326688277                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     66565059                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   1789288826                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   1855853885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     66565059                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   1789288826                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   1855853885                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.956186                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.956186                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.946703                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.946703                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.795098                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.795098                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.946703                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.908737                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.909703                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.946703                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.908737                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.909703                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 51159.556088                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 51159.556088                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 63516.277672                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63516.277672                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 32912.379307                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 32912.379307                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 63516.277672                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 46456.934337                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 46908.826050                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 63516.277672                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 46456.934337                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 46908.826050                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        89354                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        45864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          972                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          972                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        13591                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        70467                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          595                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         7311                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq         3398                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp         3398                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        29899                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        29899                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1107                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        12484                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         2809                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       133433                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           136242                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       108928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      5124800                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           5233728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      35907                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic              2097600                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        82795                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.011849                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.108205                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             81814     98.82%     98.82% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               981      1.18%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         82795                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      55254024                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1105893                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     43472151                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                      4049                       # number of replacements
system.l3.tags.tagsinuse                 80292.176382                       # Cycle average of tags in use
system.l3.tags.total_refs                      172580                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    124649                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.384528                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       890.699109                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     19521.774731                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       890.132198                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     18776.485198                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       902.095464                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     18904.162794                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       892.495988                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     19514.330899                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.006795                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.148939                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.006791                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.143253                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.006882                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.144227                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.006809                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.148883                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.612581                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        120600                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        11038                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3       109447                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.920105                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4880329                       # Number of tag accesses
system.l3.tags.data_accesses                  4880329                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       130741                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           130741                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data              2134                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data              2191                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data              2143                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data              2169                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  8637                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            23                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data          6228                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            20                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data          5917                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst            28                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data          6093                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst            25                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data          6185                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             24519                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   23                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                 8362                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   20                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                 8108                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                   28                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                 8236                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                   25                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                 8354                       # number of demand (read+write) hits
system.l3.demand_hits::total                    33156                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  23                       # number of overall hits
system.l3.overall_hits::cpu0.data                8362                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  20                       # number of overall hits
system.l3.overall_hits::cpu1.data                8108                       # number of overall hits
system.l3.overall_hits::cpu2.inst                  28                       # number of overall hits
system.l3.overall_hits::cpu2.data                8236                       # number of overall hits
system.l3.overall_hits::cpu3.inst                  25                       # number of overall hits
system.l3.overall_hits::cpu3.data                8354                       # number of overall hits
system.l3.overall_hits::total                   33156                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           26417                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           26419                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data           26427                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data           26420                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              105683                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1019                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         3709                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1023                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         3717                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1022                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         3712                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1023                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         3741                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           18966                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1019                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              30126                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1023                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              30136                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1022                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              30139                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1023                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              30161                       # number of demand (read+write) misses
system.l3.demand_misses::total                 124649                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1019                       # number of overall misses
system.l3.overall_misses::cpu0.data             30126                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1023                       # number of overall misses
system.l3.overall_misses::cpu1.data             30136                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1022                       # number of overall misses
system.l3.overall_misses::cpu2.data             30139                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1023                       # number of overall misses
system.l3.overall_misses::cpu3.data             30161                       # number of overall misses
system.l3.overall_misses::total                124649                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data   1308006449                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data   1393832218                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data   1401605204                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data   1320801851                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5424245722                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     59905283                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    217907335                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     61631347                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    238534090                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     58762479                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    252969500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     61719405                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    226229644                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1177659083                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     59905283                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data   1525913784                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     61631347                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   1632366308                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     58762479                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   1654574704                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     61719405                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   1547031495                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6601904805                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     59905283                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data   1525913784                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     61631347                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   1632366308                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     58762479                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   1654574704                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     61719405                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   1547031495                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6601904805                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       130741                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       130741                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         28551                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         28610                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         28570                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         28589                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            114320                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1042                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         9937                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1043                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         9634                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1050                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         9805                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1048                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         9926                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         43485                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1042                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            38488                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1043                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            38244                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1050                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            38375                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1048                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            38515                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               157805                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1042                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           38488                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1043                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           38244                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1050                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           38375                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1048                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           38515                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              157805                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.925257                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.923418                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.924991                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.924132                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.924449                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.977927                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.373251                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.980825                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.385821                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.973333                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.378582                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.976145                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.376889                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.436150                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.977927                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.782737                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.980825                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.787993                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.973333                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.785381                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.976145                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.783097                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.789893                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.977927                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.782737                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.980825                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.787993                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.973333                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.785381                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.976145                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.783097                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.789893                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 49513.814930                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 52758.704644                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 53036.863965                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 49992.500038                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 51325.622115                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58788.305201                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 58750.966568                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 60245.695992                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 64173.820285                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 57497.533268                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 68149.110991                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 60331.774194                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 60473.040364                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 62093.171096                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58788.305201                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 50651.058355                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 60245.695992                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 54166.654765                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 57497.533268                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 54898.128803                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 60331.774194                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 51292.447034                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 52963.961243                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58788.305201                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 50651.058355                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 60245.695992                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 54166.654765                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 57497.533268                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 54898.128803                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 60331.774194                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 51292.447034                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 52963.961243                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 2849                       # number of writebacks
system.l3.writebacks::total                      2849                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        26417                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        26419                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data        26427                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data        26420                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         105683                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1019                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         3709                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1023                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         3717                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1022                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         3712                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1023                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         3741                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        18966                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1019                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         30126                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1023                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         30136                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1022                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         30139                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1023                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         30161                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            124649                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1019                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        30126                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1023                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        30136                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1022                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        30139                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1023                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        30161                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           124649                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data   1127676312                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data   1213495146                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data   1221210821                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data   1140449384                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   4702831663                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     52948025                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    192590396                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     54649339                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    213166431                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     51783533                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    227627940                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     54733383                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    200684037                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   1048183084                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     52948025                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data   1320266708                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     54649339                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   1426661577                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     51783533                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data   1448838761                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     54733383                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data   1341133421                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5751014747                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     52948025                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data   1320266708                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     54649339                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   1426661577                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     51783533                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data   1448838761                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     54733383                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data   1341133421                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5751014747                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.925257                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.923418                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.924991                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.924132                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.924449                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.977927                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.373251                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.980825                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.385821                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.973333                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.378582                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.976145                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.376889                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.436150                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.977927                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.782737                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.980825                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.787993                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.973333                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.785381                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.976145                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.783097                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.789893                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.977927                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.782737                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.980825                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.787993                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.973333                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.785381                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.976145                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.783097                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.789893                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 42687.523640                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 45932.667626                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 46210.724676                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 43166.138683                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 44499.414882                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51960.770363                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51925.153950                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 53420.663734                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 57349.053269                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 50668.818982                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 61322.182112                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 53502.818182                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 53644.489976                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 55266.428556                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51960.770363                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 43824.825997                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 53420.663734                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 47340.774389                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 50668.818982                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 48071.892266                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 53502.818182                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 44465.814164                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 46137.672561                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51960.770363                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 43824.825997                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 53420.663734                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 47340.774389                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 50668.818982                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 48071.892266                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 53502.818182                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 44465.814164                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 46137.672561                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        128186                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2849                       # Transaction distribution
system.membus.trans_dist::CleanEvict              688                       # Transaction distribution
system.membus.trans_dist::ReadExReq            105683                       # Transaction distribution
system.membus.trans_dist::ReadExResp           105683                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18966                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       252835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       252835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 252835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      8159872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      8159872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8159872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            124649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  124649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              124649                       # Request fanout histogram
system.membus.reqLayer8.occupancy           178341815                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          669083697                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       297230                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       139425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            513                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   3311537814                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             43485                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       133590                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            9884                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           114320                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          114320                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        43485                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       113989                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       113267                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       113676                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       114103                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                455035                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      4627776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      4597120                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      4612416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      4629632                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               18466944                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            4049                       # Total snoops (count)
system.tol3bus.snoopTraffic                    182336                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           161854                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003170                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.056209                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 161341     99.68%     99.68% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    513      0.32%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             161854                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          662906873                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             20.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         126240155                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         125505201                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         125928321                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             3.8                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         126333973                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
