// Seed: 577684752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  inout wire id_40;
  output wire id_39;
  input wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wor id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_41;
  assign id_21 = id_4 ? id_2 : -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd73,
    parameter id_3 = 32'd11,
    parameter id_4 = 32'd65,
    parameter id_5 = 32'd68,
    parameter id_6 = 32'd81,
    parameter id_7 = 32'd13
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    _id_5,
    _id_6,
    _id_7
);
  output wire _id_7;
  inout wire _id_6;
  inout wire _id_5;
  input wire _id_4;
  output wire _id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_4 : id_5] id_8;
  struct packed {
    struct packed {logic id_9;} [id_6 : id_4] id_10;
    logic [id_3  -  id_3 : id_2] id_11;
    logic [-1  +  id_7 : id_7]   id_12;
  } id_13 = 1;
  wire id_14, id_15;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_10,
      id_9,
      id_14,
      id_12,
      id_15,
      id_10,
      id_12,
      id_11,
      id_9,
      id_1,
      id_14,
      id_10,
      id_12,
      id_10,
      id_11,
      id_13,
      id_9,
      id_14,
      id_11,
      id_11,
      id_11,
      id_14,
      id_11,
      id_9,
      id_12,
      id_15,
      id_12,
      id_10,
      id_9,
      id_11,
      id_1,
      id_15,
      id_13,
      id_10,
      id_9,
      id_11,
      id_9,
      id_11
  );
  logic id_16 = 1, id_17;
endmodule
