[INF:CM0023] Creating log file ../../build/regression/StandardNetVar/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<97> s<96> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<45> s<3> l<1:1> el<1:7>
n<net_vars> u<3> t<StringConst> p<45> s<44> l<1:8> el<1:16>
n<> u<4> t<PortDir_Inp> p<11> s<10> l<1:18> el<1:23>
n<> u<5> t<Var_type> p<9> s<8> l<1:24> el<1:27>
n<> u<6> t<IntVec_TypeLogic> p<7> l<1:28> el<1:33>
n<> u<7> t<Data_type> p<8> c<6> l<1:28> el<1:33>
n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:28> el<1:33>
n<> u<9> t<Var_data_type> p<10> c<5> l<1:24> el<1:33>
n<> u<10> t<Variable_port_type> p<11> c<9> l<1:24> el<1:33>
n<> u<11> t<Variable_port_header> p<13> c<4> s<12> l<1:18> el<1:33>
n<i1> u<12> t<StringConst> p<13> l<1:34> el<1:36>
n<> u<13> t<Ansi_port_declaration> p<44> c<11> s<19> l<1:18> el<1:36>
n<> u<14> t<PortDir_Inp> p<17> s<16> l<1:48> el<1:53>
n<> u<15> t<Data_type_or_implicit> p<16> l<1:54> el<1:54>
n<> u<16> t<Net_port_type> p<17> c<15> l<1:54> el<1:54>
n<> u<17> t<Net_port_header> p<19> c<14> s<18> l<1:48> el<1:53>
n<i2> u<18> t<StringConst> p<19> l<1:54> el<1:56>
n<> u<19> t<Ansi_port_declaration> p<44> c<17> s<27> l<1:48> el<1:56>
n<> u<20> t<PortDir_Inp> p<25> s<24> l<1:68> el<1:73>
n<> u<21> t<IntVec_TypeLogic> p<22> l<1:74> el<1:79>
n<> u<22> t<Data_type> p<23> c<21> l<1:74> el<1:79>
n<> u<23> t<Data_type_or_implicit> p<24> c<22> l<1:74> el<1:79>
n<> u<24> t<Net_port_type> p<25> c<23> l<1:74> el<1:79>
n<> u<25> t<Net_port_header> p<27> c<20> s<26> l<1:68> el<1:79>
n<i3> u<26> t<StringConst> p<27> l<1:80> el<1:82>
n<> u<27> t<Ansi_port_declaration> p<44> c<25> s<37> l<1:68> el<1:82>
n<> u<28> t<PortDir_Out> p<35> s<34> l<1:94> el<1:100>
n<> u<29> t<Var_type> p<33> s<32> l<1:101> el<1:104>
n<> u<30> t<IntVec_TypeLogic> p<31> l<1:105> el<1:110>
n<> u<31> t<Data_type> p<32> c<30> l<1:105> el<1:110>
n<> u<32> t<Data_type_or_implicit> p<33> c<31> l<1:105> el<1:110>
n<> u<33> t<Var_data_type> p<34> c<29> l<1:101> el<1:110>
n<> u<34> t<Variable_port_type> p<35> c<33> l<1:101> el<1:110>
n<> u<35> t<Variable_port_header> p<37> c<28> s<36> l<1:94> el<1:110>
n<o1> u<36> t<StringConst> p<37> l<1:111> el<1:113>
n<> u<37> t<Ansi_port_declaration> p<44> c<35> s<43> l<1:94> el<1:113>
n<> u<38> t<PortDir_Out> p<41> s<40> l<1:126> el<1:132>
n<> u<39> t<Data_type_or_implicit> p<40> l<1:133> el<1:133>
n<> u<40> t<Net_port_type> p<41> c<39> l<1:133> el<1:133>
n<> u<41> t<Net_port_header> p<43> c<38> s<42> l<1:126> el<1:132>
n<o2> u<42> t<StringConst> p<43> l<1:133> el<1:135>
n<> u<43> t<Ansi_port_declaration> p<44> c<41> l<1:126> el<1:135>
n<> u<44> t<List_of_port_declarations> p<45> c<13> l<1:17> el<1:146>
n<> u<45> t<Module_ansi_header> p<94> c<2> s<56> l<1:1> el<1:147>
n<> u<46> t<NetType_Wire> p<51> s<47> l<3:1> el<3:5>
n<> u<47> t<Data_type_or_implicit> p<51> s<50> l<3:6> el<3:6>
n<a> u<48> t<StringConst> p<49> l<3:6> el<3:7>
n<> u<49> t<Net_decl_assignment> p<50> c<48> l<3:6> el<3:7>
n<> u<50> t<List_of_net_decl_assignments> p<51> c<49> l<3:6> el<3:7>
n<> u<51> t<Net_declaration> p<52> c<46> l<3:1> el<3:8>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<3:1> el<3:8>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<3:1> el<3:8>
n<> u<54> t<Module_common_item> p<55> c<53> l<3:1> el<3:8>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<3:1> el<3:8>
n<> u<56> t<Non_port_module_item> p<94> c<55> s<69> l<3:1> el<3:8>
n<> u<57> t<NetType_Wire> p<64> s<60> l<4:1> el<4:5>
n<> u<58> t<IntVec_TypeLogic> p<59> l<4:6> el<4:11>
n<> u<59> t<Data_type> p<60> c<58> l<4:6> el<4:11>
n<> u<60> t<Data_type_or_implicit> p<64> c<59> s<63> l<4:6> el<4:11>
n<b> u<61> t<StringConst> p<62> l<4:12> el<4:13>
n<> u<62> t<Net_decl_assignment> p<63> c<61> l<4:12> el<4:13>
n<> u<63> t<List_of_net_decl_assignments> p<64> c<62> l<4:12> el<4:13>
n<> u<64> t<Net_declaration> p<65> c<57> l<4:1> el<4:14>
n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<4:1> el<4:14>
n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<4:1> el<4:14>
n<> u<67> t<Module_common_item> p<68> c<66> l<4:1> el<4:14>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<4:1> el<4:14>
n<> u<69> t<Non_port_module_item> p<94> c<68> s<81> l<4:1> el<4:14>
n<> u<70> t<IntVec_TypeLogic> p<71> l<5:1> el<5:6>
n<> u<71> t<Data_type> p<75> c<70> s<74> l<5:1> el<5:6>
n<c> u<72> t<StringConst> p<73> l<5:7> el<5:8>
n<> u<73> t<Variable_decl_assignment> p<74> c<72> l<5:7> el<5:8>
n<> u<74> t<List_of_variable_decl_assignments> p<75> c<73> l<5:7> el<5:8>
n<> u<75> t<Variable_declaration> p<76> c<71> l<5:1> el<5:9>
n<> u<76> t<Data_declaration> p<77> c<75> l<5:1> el<5:9>
n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<5:1> el<5:9>
n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<5:1> el<5:9>
n<> u<79> t<Module_common_item> p<80> c<78> l<5:1> el<5:9>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<5:1> el<5:9>
n<> u<81> t<Non_port_module_item> p<94> c<80> s<93> l<5:1> el<5:9>
n<> u<82> t<Var_type> p<88> s<87> l<6:1> el<6:4>
n<> u<83> t<Data_type_or_implicit> p<87> s<86> l<6:5> el<6:5>
n<d> u<84> t<StringConst> p<85> l<6:5> el<6:6>
n<> u<85> t<Variable_decl_assignment> p<86> c<84> l<6:5> el<6:6>
n<> u<86> t<List_of_variable_decl_assignments> p<87> c<85> l<6:5> el<6:6>
n<> u<87> t<Variable_impl_declaration> p<88> c<83> l<6:5> el<6:7>
n<> u<88> t<Data_declaration> p<89> c<82> l<6:1> el<6:7>
n<> u<89> t<Package_or_generate_item_declaration> p<90> c<88> l<6:1> el<6:7>
n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<6:1> el<6:7>
n<> u<91> t<Module_common_item> p<92> c<90> l<6:1> el<6:7>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<6:1> el<6:7>
n<> u<93> t<Non_port_module_item> p<94> c<92> l<6:1> el<6:7>
n<> u<94> t<Module_declaration> p<95> c<45> l<1:1> el<8:10>
n<> u<95> t<Description> p<96> c<94> l<1:1> el<8:10>
n<> u<96> t<Source_text> p<97> c<95> l<1:1> el<8:10>
n<> u<97> t<Top_level_rule> c<1> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "net_vars".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@net_vars".

[NTE:CP0309] dut.sv:1:133: Implicit port type (wire) for "o2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@net_vars".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/StandardNetVar/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/StandardNetVar/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/StandardNetVar/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@net_vars)
|vpiElaborated:1
|vpiName:work@net_vars
|uhdmallModules:
\_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@net_vars)
  |vpiFullName:work@net_vars
  |vpiDefName:work@net_vars
  |vpiNet:
  \_logic_net: (work@net_vars.i1), line:1:34, endln:1:36
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i1
    |vpiFullName:work@net_vars.i1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@net_vars.i2), line:1:54, endln:1:56
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiFullName:work@net_vars.i2
  |vpiNet:
  \_logic_net: (work@net_vars.i3), line:1:80, endln:1:82
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i3
    |vpiFullName:work@net_vars.i3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@net_vars.o1), line:1:111, endln:1:113
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o1
    |vpiFullName:work@net_vars.o1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@net_vars.o2), line:1:133, endln:1:135
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o2
    |vpiFullName:work@net_vars.o2
  |vpiNet:
  \_logic_net: (work@net_vars.a), line:3:6, endln:3:7
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@net_vars.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@net_vars.b), line:4:12, endln:4:13
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiFullName:work@net_vars.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@net_vars.c), line:5:7, endln:5:8
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiFullName:work@net_vars.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@net_vars.d), line:6:5, endln:6:6
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:d
    |vpiFullName:work@net_vars.d
  |vpiPort:
  \_port: (i1), line:1:34, endln:1:36
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.i1), line:1:34, endln:1:36
  |vpiPort:
  \_port: (i2), line:1:54, endln:1:56
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.i2), line:1:54, endln:1:56
  |vpiPort:
  \_port: (i3), line:1:80, endln:1:82
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.i3), line:1:80, endln:1:82
  |vpiPort:
  \_port: (o1), line:1:111, endln:1:113
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.o1), line:1:111, endln:1:113
  |vpiPort:
  \_port: (o2), line:1:133, endln:1:135
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@net_vars.o2), line:1:133, endln:1:135
|uhdmtopModules:
\_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
  |vpiName:work@net_vars
  |vpiVariables:
  \_logic_var: (work@net_vars.i1), line:1:34, endln:1:36
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:1:28, endln:1:33
    |vpiName:i1
    |vpiFullName:work@net_vars.i1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@net_vars.o1), line:1:111, endln:1:113
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:1:105, endln:1:110
    |vpiName:o1
    |vpiFullName:work@net_vars.o1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@net_vars.c), line:5:7, endln:5:8
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:5:1, endln:5:6
    |vpiName:c
    |vpiFullName:work@net_vars.c
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@net_vars.d), line:6:5, endln:6:6
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:d
    |vpiFullName:work@net_vars.d
    |vpiVisibility:1
  |vpiDefName:work@net_vars
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@net_vars.i2), line:1:54, endln:1:56
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiFullName:work@net_vars.i2
  |vpiNet:
  \_logic_net: (work@net_vars.i3), line:1:80, endln:1:82
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:1:74, endln:1:79
    |vpiName:i3
    |vpiFullName:work@net_vars.i3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@net_vars.o2), line:1:133, endln:1:135
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o2
    |vpiFullName:work@net_vars.o2
  |vpiNet:
  \_logic_net: (work@net_vars.a), line:3:6, endln:3:7
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:3:1, endln:3:5
    |vpiName:a
    |vpiFullName:work@net_vars.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@net_vars.b), line:4:12, endln:4:13
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:4:6, endln:4:11
    |vpiName:b
    |vpiFullName:work@net_vars.b
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (i1), line:1:34, endln:1:36
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@net_vars.i1), line:1:34, endln:1:36
      |vpiParent:
      \_port: (i1), line:1:34, endln:1:36
      |vpiName:i1
      |vpiFullName:work@net_vars.i1
      |vpiActual:
      \_logic_var: (work@net_vars.i1), line:1:34, endln:1:36
    |vpiTypedef:
    \_logic_typespec: , line:1:28, endln:1:33
    |vpiInstance:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
  |vpiPort:
  \_port: (i2), line:1:54, endln:1:56
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@net_vars.i2), line:1:54, endln:1:56
      |vpiParent:
      \_port: (i2), line:1:54, endln:1:56
      |vpiName:i2
      |vpiFullName:work@net_vars.i2
      |vpiActual:
      \_logic_net: (work@net_vars.i2), line:1:54, endln:1:56
    |vpiInstance:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
  |vpiPort:
  \_port: (i3), line:1:80, endln:1:82
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:i3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@net_vars.i3), line:1:80, endln:1:82
      |vpiParent:
      \_port: (i3), line:1:80, endln:1:82
      |vpiName:i3
      |vpiFullName:work@net_vars.i3
      |vpiActual:
      \_logic_net: (work@net_vars.i3), line:1:80, endln:1:82
    |vpiTypedef:
    \_logic_typespec: , line:1:74, endln:1:79
    |vpiInstance:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
  |vpiPort:
  \_port: (o1), line:1:111, endln:1:113
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@net_vars.o1), line:1:111, endln:1:113
      |vpiParent:
      \_port: (o1), line:1:111, endln:1:113
      |vpiName:o1
      |vpiFullName:work@net_vars.o1
      |vpiActual:
      \_logic_var: (work@net_vars.o1), line:1:111, endln:1:113
    |vpiTypedef:
    \_logic_typespec: , line:1:105, endln:1:110
    |vpiInstance:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
  |vpiPort:
  \_port: (o2), line:1:133, endln:1:135
    |vpiParent:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
    |vpiName:o2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@net_vars.o2), line:1:133, endln:1:135
      |vpiParent:
      \_port: (o2), line:1:133, endln:1:135
      |vpiName:o2
      |vpiFullName:work@net_vars.o2
      |vpiActual:
      \_logic_net: (work@net_vars.o2), line:1:133, endln:1:135
    |vpiInstance:
    \_module: work@net_vars (work@net_vars), file:dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/StandardNetVar/dut.sv | ${SURELOG_DIR}/build/regression/StandardNetVar/roundtrip/dut_000.sv | 4 | 8 | 

