Reading OpenROAD database at '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/40-openroad-repairantennas/1-diodeinsertion/PC_Adder.odb'…
Reading library file at '/home/vu/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/m4202q1n7la2bph83v3h11q6mfrcazx4-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   PC_Adder
Die area:                 ( 0 0 ) ( 150000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     757
Number of terminals:      98
Number of snets:          2
Number of nets:           356

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 87.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7250.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1646.
[INFO DRT-0033] via shape region query size = 330.
[INFO DRT-0033] met2 shape region query size = 209.
[INFO DRT-0033] via2 shape region query size = 264.
[INFO DRT-0033] met3 shape region query size = 283.
[INFO DRT-0033] via3 shape region query size = 264.
[INFO DRT-0033] met4 shape region query size = 70.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 287 pins.
[INFO DRT-0081]   Complete 81 unique inst patterns.
[INFO DRT-0084]   Complete 236 groups.
#scanned instances     = 757
#unique  instances     = 87
#stdCellGenAp          = 2114
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1745
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 854
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 117.94 (MB), peak = 117.94 (MB)

Number of guides:     2051

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 657.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 521.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 306.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 85.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 963 vertical wires in 1 frboxes and 606 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 45 vertical wires in 1 frboxes and 104 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 120.78 (MB), peak = 120.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 120.78 (MB), peak = 120.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 142.55 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 138.02 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 131.52 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 162.29 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 162.29 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 155.69 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:00, memory = 158.71 (MB).
    Completing 80% with 44 violations.
    elapsed time = 00:00:00, memory = 158.71 (MB).
    Completing 90% with 44 violations.
    elapsed time = 00:00:00, memory = 158.71 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:00, memory = 158.71 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer         li1   mcon   met1   met2   met3
Metal Spacing        2      0      8      0     32
Recheck              0      0      1      2      0
Short                0      1      3      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 510.15 (MB), peak = 510.15 (MB)
Total wire length = 5950 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2538 um.
Total wire length on LAYER met2 = 3121 um.
Total wire length on LAYER met3 = 290 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1678.
Up-via summary (total 1678):

-----------------------
 FR_MASTERSLICE       0
            li1     856
           met1     737
           met2      85
           met3       0
           met4       0
-----------------------
                   1678


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 510.93 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 510.93 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met3
Metal Spacing        2     20
Short                2      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 511.18 (MB), peak = 511.18 (MB)
Total wire length = 5877 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2512 um.
Total wire length on LAYER met2 = 3101 um.
Total wire length on LAYER met3 = 262 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1678.
Up-via summary (total 1678):

-----------------------
 FR_MASTERSLICE       0
            li1     854
           met1     739
           met2      85
           met3       0
           met4       0
-----------------------
                   1678


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 512.47 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 512.47 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:00, memory = 512.47 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met3
Metal Spacing        1     10
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 512.47 (MB), peak = 512.47 (MB)
Total wire length = 5871 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2503 um.
Total wire length on LAYER met2 = 3099 um.
Total wire length on LAYER met3 = 269 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1680.
Up-via summary (total 1680):

-----------------------
 FR_MASTERSLICE       0
            li1     854
           met1     741
           met2      85
           met3       0
           met4       0
-----------------------
                   1680


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 512.47 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 512.47 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 514.02 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 514.02 (MB), peak = 514.02 (MB)
Total wire length = 5875 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2474 um.
Total wire length on LAYER met2 = 3096 um.
Total wire length on LAYER met3 = 305 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1680.
Up-via summary (total 1680):

-----------------------
 FR_MASTERSLICE       0
            li1     854
           met1     741
           met2      85
           met3       0
           met4       0
-----------------------
                   1680


[INFO DRT-0198] Complete detail routing.
Total wire length = 5875 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2474 um.
Total wire length on LAYER met2 = 3096 um.
Total wire length on LAYER met3 = 305 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1680.
Up-via summary (total 1680):

-----------------------
 FR_MASTERSLICE       0
            li1     854
           met1     741
           met2      85
           met3       0
           met4       0
-----------------------
                   1680


[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 514.02 (MB), peak = 514.02 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/42-openroad-detailedrouting/PC_Adder.odb'…
Writing netlist to '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/42-openroad-detailedrouting/PC_Adder.nl.v'…
Writing powered netlist to '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/42-openroad-detailedrouting/PC_Adder.pnl.v'…
Writing layout to '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/42-openroad-detailedrouting/PC_Adder.def'…
Writing timing constraints to '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/42-openroad-detailedrouting/PC_Adder.sdc'…
