// Seed: 3131898437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  assign module_1.id_5 = 0;
endmodule
macromodule module_1 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output wor id_6
);
  genvar id_8;
  integer id_9 = 1'd0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8
  );
  wire id_10;
endmodule
