;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	SUB 130, 9
	ADD #270, <0
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 100
	SUB #0, @2
	SUB #0, @2
	SUB @-127, 100
	SUB @-127, 100
	SUB #0, @2
	ADD 270, 10
	SUB 130, 4
	CMP @-127, 100
	SPL -207, @-120
	SUB 130, 9
	JMZ -405, -10
	SUB 130, 9
	SLT 0, -1
	SPL -700, -101
	JMN 0, <-1
	SUB 130, 9
	SUB 300, 90
	ADD 270, 10
	MOV -1, <-20
	JMP -1, @-20
	ADD 270, 10
	SUB -207, <-120
	ADD 270, 10
	CMP @-127, 100
	SUB #0, @2
	CMP @0, @2
	SPL 0, <-1
	ADD 130, 9
	SUB @-127, 100
	SUB 130, 9
	SPL 0, <-2
	CMP -207, <-120
	SPL <-127, 100
	SPL <-127, 100
	SLT 270, 10
	SPL 0, <-2
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
