
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/midimaster21b/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0.dcp' for cell 'design_1_i/adc_adapter_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2749.863 ; gain = 0.000 ; free physical = 1604 ; free virtual = 9373
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:18]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:19]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:20]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:21]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:22]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:23]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:24]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:25]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:26]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:27]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:28]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:29]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:30]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:31]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:32]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:33]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:36]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:37]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:38]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc:39]
Finished Parsing XDC File [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc]
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 11 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3263.773 ; gain = 0.000 ; free physical = 1320 ; free virtual = 9097
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 11 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

16 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3263.773 ; gain = 640.910 ; free physical = 1320 ; free virtual = 9097
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3263.773 ; gain = 0.000 ; free physical = 1308 ; free virtual = 9085

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24b1f2373

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3263.773 ; gain = 0.000 ; free physical = 1306 ; free virtual = 9083

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/adc_adapter_top_0/U0/cdc_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 into driver instance design_1_i/adc_adapter_top_0/U0/cdc_fifo_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/adc_adapter_top_0/U0/cdc_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance design_1_i/adc_adapter_top_0/U0/cdc_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 655 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 181822596

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1067 ; free virtual = 8845
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 288 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20eb135a1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1067 ; free virtual = 8845
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 210f955a1

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1064 ; free virtual = 8842
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1384 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 210f955a1

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1064 ; free virtual = 8842
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 210f955a1

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1064 ; free virtual = 8842
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 210f955a1

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1061 ; free virtual = 8839
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |             288  |                                             27  |
|  Constant propagation         |               5  |              26  |                                             27  |
|  Sweep                        |               0  |            1384  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1056 ; free virtual = 8834
Ending Logic Optimization Task | Checksum: 120fe9c78

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1056 ; free virtual = 8834

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 120fe9c78

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1053 ; free virtual = 8831

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 120fe9c78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1053 ; free virtual = 8831

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1053 ; free virtual = 8831
Ending Netlist Obfuscation Task | Checksum: 120fe9c78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.875 ; gain = 0.000 ; free physical = 1053 ; free virtual = 8831
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3449.898 ; gain = 40.020 ; free physical = 1080 ; free virtual = 8862
INFO: [Common 17-1381] The checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/midimaster21b/prj/tech_challenge/tech_challenge.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4797.895 ; gain = 1347.996 ; free physical = 253 ; free virtual = 7911
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 255 ; free virtual = 7900
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e9c4e781

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 255 ; free virtual = 7900
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 255 ; free virtual = 7900

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4cd41e58

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 274 ; free virtual = 7919

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1203d25fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 399 ; free virtual = 7893

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1203d25fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 398 ; free virtual = 7893
Phase 1 Placer Initialization | Checksum: 1203d25fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 398 ; free virtual = 7893

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: a9cc403f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 376 ; free virtual = 7872

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: a9cc403f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 370 ; free virtual = 7866

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: a9cc403f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4797.895 ; gain = 0.000 ; free physical = 369 ; free virtual = 7827

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: f0acc06d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4826.250 ; gain = 28.355 ; free physical = 369 ; free virtual = 7826

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: f0acc06d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4826.250 ; gain = 28.355 ; free physical = 369 ; free virtual = 7826
Phase 2.1.1 Partition Driven Placement | Checksum: f0acc06d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4826.250 ; gain = 28.355 ; free physical = 369 ; free virtual = 7826
Phase 2.1 Floorplanning | Checksum: 1488f06c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4826.250 ; gain = 28.355 ; free physical = 369 ; free virtual = 7826

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1488f06c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4826.250 ; gain = 28.355 ; free physical = 369 ; free virtual = 7826

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1488f06c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4826.250 ; gain = 28.355 ; free physical = 369 ; free virtual = 7826

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 103 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 41 nets or LUTs. Breaked 0 LUT, combined 41 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 23 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4842.258 ; gain = 0.000 ; free physical = 421 ; free virtual = 7802
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4842.258 ; gain = 0.000 ; free physical = 422 ; free virtual = 7803

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             41  |                    41  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           23  |              0  |                    23  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           23  |             41  |                    64  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: d567da7d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 420 ; free virtual = 7801
Phase 2.4 Global Placement Core | Checksum: e635b80b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 414 ; free virtual = 7795
Phase 2 Global Placement | Checksum: e635b80b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 417 ; free virtual = 7799

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199cdd0b5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 414 ; free virtual = 7796

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f2a4317f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 407 ; free virtual = 7789

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1d48395bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 394 ; free virtual = 7776

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 12a9e0ca6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 391 ; free virtual = 7773

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 117ffb59f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 373 ; free virtual = 7755
Phase 3.3.3 Slice Area Swap | Checksum: 117ffb59f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 371 ; free virtual = 7753
Phase 3.3 Small Shape DP | Checksum: eb590bfb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 392 ; free virtual = 7775

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 12673ac0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 390 ; free virtual = 7773

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 16427f3c9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 390 ; free virtual = 7773

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d8557b24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 388 ; free virtual = 7770
Phase 3 Detail Placement | Checksum: 1d8557b24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 388 ; free virtual = 7770

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24939ab04

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.186 | TNS=-27.280 |
Phase 1 Physical Synthesis Initialization | Checksum: 2228eb403

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4842.258 ; gain = 0.000 ; free physical = 406 ; free virtual = 7762
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d47e8fdb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4842.258 ; gain = 0.000 ; free physical = 405 ; free virtual = 7760
Phase 4.1.1.1 BUFG Insertion | Checksum: 24939ab04

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 405 ; free virtual = 7760

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.101. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 136433da1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 388 ; free virtual = 7745

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 388 ; free virtual = 7745
Phase 4.1 Post Commit Optimization | Checksum: 136433da1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 4842.258 ; gain = 44.363 ; free physical = 388 ; free virtual = 7745
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 404 ; free virtual = 7763

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19a25bcf3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4854.250 ; gain = 56.355 ; free physical = 412 ; free virtual = 7771

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19a25bcf3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4854.250 ; gain = 56.355 ; free physical = 412 ; free virtual = 7771
Phase 4.3 Placer Reporting | Checksum: 19a25bcf3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4854.250 ; gain = 56.355 ; free physical = 412 ; free virtual = 7771

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 412 ; free virtual = 7771

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4854.250 ; gain = 56.355 ; free physical = 412 ; free virtual = 7771
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b672a9c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4854.250 ; gain = 56.355 ; free physical = 412 ; free virtual = 7771
Ending Placer Task | Checksum: 1833c4f1a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4854.250 ; gain = 56.355 ; free physical = 412 ; free virtual = 7771
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 4854.250 ; gain = 56.355 ; free physical = 565 ; free virtual = 7924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 558 ; free virtual = 7925
INFO: [Common 17-1381] The checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 528 ; free virtual = 7891
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 563 ; free virtual = 7926
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.73s |  WALL: 0.24s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 533 ; free virtual = 7896

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.248 | TNS=-29.251 |
Phase 1 Physical Synthesis Initialization | Checksum: 15f7964c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 480 ; free virtual = 7844
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.248 | TNS=-29.251 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15f7964c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 480 ; free virtual = 7844

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.248 | TNS=-29.251 |
INFO: [Physopt 32-702] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/srlopt_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg_n_0.  Re-placed instance design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg
INFO: [Physopt 32-735] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.275 | TNS=-30.278 |
INFO: [Physopt 32-702] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/srlopt_n.  Re-placed instance design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt
INFO: [Physopt 32-735] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/srlopt_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.270 | TNS=-30.273 |
INFO: [Physopt 32-702] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/srlopt_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg_n_0.  Re-placed instance design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg
INFO: [Physopt 32-735] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.267 | TNS=-30.270 |
INFO: [Physopt 32-702] Processed net design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.267 | TNS=-30.270 |
Phase 3 Critical Path Optimization | Checksum: 15f7964c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 482 ; free virtual = 7846
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 482 ; free virtual = 7846
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 482 ; free virtual = 7846
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.267 | TNS=-30.270 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |         -1.019  |         -1.019  |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Total          |         -1.019  |         -1.019  |            0  |              0  |                     3  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 481 ; free virtual = 7845
Ending Physical Synthesis Task | Checksum: 22e2e1918

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 480 ; free virtual = 7844
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 516 ; free virtual = 7887
INFO: [Common 17-1381] The checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6cc69b80 ConstDB: 0 ShapeSum: f1253a53 RouteDB: 63e27f52
Nodegraph reading from file.  Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 338 ; free virtual = 7706
Post Restoration Checksum: NetGraph: f68ca9f1 NumContArr: bf79d602 Constraints: b5b7691a Timing: 0
Phase 1 Build RT Design | Checksum: 26bbde90d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 325 ; free virtual = 7699

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26bbde90d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 266 ; free virtual = 7640

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26bbde90d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4854.250 ; gain = 0.000 ; free physical = 266 ; free virtual = 7640

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 14c8d26f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4921.438 ; gain = 67.188 ; free physical = 346 ; free virtual = 7635

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2209d9e6d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4921.438 ; gain = 67.188 ; free physical = 342 ; free virtual = 7632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.253 | TNS=-29.226| WHS=-0.770 | THS=-22.112|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2424
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1879
  Number of Partially Routed Nets     = 545
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27fde1825

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4921.438 ; gain = 67.188 ; free physical = 398 ; free virtual = 7631

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27fde1825

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4921.438 ; gain = 67.188 ; free physical = 397 ; free virtual = 7631
Phase 3 Initial Routing | Checksum: 1b1115557

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4921.438 ; gain = 67.188 ; free physical = 331 ; free virtual = 7567
INFO: [Route 35-580] Design has 24 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==========================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                      |
+====================+===================+==========================================================================================================================+
| clk_pl_0           | clk_pl_0          | design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[5].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D       |
| clk_pl_0           | clk_pl_0          | design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[1].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D       |
| clk_pl_0           | clk_pl_0          | design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[0].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D |
| clk_pl_0           | clk_pl_0          | design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[2].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D |
| clk_pl_0           | clk_pl_0          | design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[4].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D       |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.252 | TNS=-52.906| WHS=0.002  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1db5b7cbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 5054.820 ; gain = 200.570 ; free physical = 307 ; free virtual = 7496

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.228 | TNS=-50.786| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f1cea29d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 316 ; free virtual = 7506

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.228 | TNS=-50.708| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16a9d5d6a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 337 ; free virtual = 7527
Phase 4 Rip-up And Reroute | Checksum: 16a9d5d6a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 337 ; free virtual = 7527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a9bcafde

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 346 ; free virtual = 7536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.228 | TNS=-50.708| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 3066b9b5d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 347 ; free virtual = 7537

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3066b9b5d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 347 ; free virtual = 7537
Phase 5 Delay and Skew Optimization | Checksum: 3066b9b5d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 347 ; free virtual = 7537

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 281fc2548

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 343 ; free virtual = 7533
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.154 | TNS=-50.104| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 3356fe3d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 343 ; free virtual = 7533
Phase 6 Post Hold Fix | Checksum: 3356fe3d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 344 ; free virtual = 7534

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.539701 %
  Global Horizontal Routing Utilization  = 0.21215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 43.3962%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.7156%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 59.6154%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.6923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 283b8c835

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 342 ; free virtual = 7531

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 283b8c835

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5070.820 ; gain = 216.570 ; free physical = 339 ; free virtual = 7529

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 283b8c835

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 340 ; free virtual = 7530

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 283b8c835

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 343 ; free virtual = 7533

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.154 | TNS=-50.104| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 283b8c835

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 341 ; free virtual = 7531
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.154 | TNS=-50.104 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 283b8c835

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 321 ; free virtual = 7514
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.154 | TNS=-50.104 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_1. Processed net: design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[3].u_cdc_bit/srlopt_n.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_1. Processed net: design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[3].u_cdc_bit/src_cdc_data_r_reg_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.154 | TNS=-50.104 | WHS=0.010 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 2bfcc7eff

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 314 ; free virtual = 7508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5086.828 ; gain = 0.000 ; free physical = 313 ; free virtual = 7507
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.154 | TNS=-50.104 | WHS=0.010 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 399954cf4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 321 ; free virtual = 7515
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 459 ; free virtual = 7653
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 5086.828 ; gain = 232.578 ; free physical = 461 ; free virtual = 7655
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5086.828 ; gain = 0.000 ; free physical = 456 ; free virtual = 7658
INFO: [Common 17-1381] The checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/midimaster21b/prj/tech_challenge/tech_challenge.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/midimaster21b/prj/tech_challenge/tech_challenge.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
148 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5126.848 ; gain = 0.000 ; free physical = 429 ; free virtual = 7652
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 21:22:03 2022...
