# Pattern-Detector-moore-nonover-
This Verilog module implements a Moore FSM to detect the non-overlapping pattern BCCBC from serial input. The output goes high only when the complete pattern is recognized, based solely on the current state.
