INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:39:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 load5/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.745ns period=5.490ns})
  Destination:            mulf1/operator/SignificandMultiplication/bh7_w27_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.745ns period=5.490ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.490ns  (clk rise@5.490ns - clk rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 3.053ns (56.822%)  route 2.320ns (43.178%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.973 - 5.490 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2339, unset)         0.508     0.508    load5/data_tehb/control/clk
    SLICE_X20Y38         FDRE                                         r  load5/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  load5/data_tehb/control/fullReg_reg/Q
                         net (fo=58, routed)          0.437     1.199    mem_controller3/read_arbiter/data/fullReg
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.242 f  mem_controller3/read_arbiter/data/data_tehb/exc_c1[1]_i_13__0/O
                         net (fo=2, routed)           0.429     1.671    mem_controller3/read_arbiter/data/load5_dataOut[26]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.051     1.722 f  mem_controller3/read_arbiter/data/g0_b2__23_i_18/O
                         net (fo=1, routed)           0.170     1.893    mem_controller3/read_arbiter/data/g0_b2__23_i_18_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I4_O)        0.129     2.022 r  mem_controller3/read_arbiter/data/g0_b2__23_i_16/O
                         net (fo=2, routed)           0.140     2.162    mem_controller3/read_arbiter/data/mulf1/ieee2nfloat_1/eqOp1_in
    SLICE_X17Y36         LUT6 (Prop_lut6_I0_O)        0.043     2.205 r  mem_controller3/read_arbiter/data/g0_b2__23_i_12/O
                         net (fo=24, routed)          0.455     2.660    mem_controller3/read_arbiter/data/mulf1/ieee2nfloat_1/sfracX1__0
    SLICE_X18Y37         LUT3 (Prop_lut3_I1_O)        0.052     2.712 r  mem_controller3/read_arbiter/data/g0_b2__30_i_1/O
                         net (fo=14, routed)          0.230     2.942    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[14]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[27])
                                                      2.481     5.423 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[27]
                         net (fo=1, routed)           0.458     5.881    mulf1/operator/SignificandMultiplication/bh7_w27_0_c0
    SLICE_X20Y37         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w27_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.490     5.490 r  
                                                      0.000     5.490 r  clk (IN)
                         net (fo=2339, unset)         0.483     5.973    mulf1/operator/SignificandMultiplication/clk
    SLICE_X20Y37         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w27_0_c1_reg/C
                         clock pessimism              0.000     5.973    
                         clock uncertainty           -0.035     5.937    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)       -0.009     5.928    mulf1/operator/SignificandMultiplication/bh7_w27_0_c1_reg
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  0.047    




