// Seed: 1960289199
module module_0;
  always @(posedge id_1 or 1'b0) begin
    id_1 <= id_1;
    wait (id_1 + id_1);
    fork
      #1 id_1 <= #(id_1[1'b0]) 1;
      #(1) id_1 = 1;
    join
  end
endmodule
module module_1 (
    input wor  id_0,
    input wand id_1,
    input tri  id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7
);
  assign id_9 = id_7 == id_4;
  module_0();
endmodule
