# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sinewavegenerator_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelprojektit/sinewavegenerator/sinewavegenerator.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:41:35 on Oct 11,2024
# vcom -reportprogress 300 -93 -work work C:/intelprojektit/sinewavegenerator/sinewavegenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sinewavegenerator
# -- Compiling architecture rtl of sinewavegenerator
# End time: 11:41:35 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelprojektit/sinewavegenerator/simulation/modelsim/sinewavegenerator.vht}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:41:35 on Oct 11,2024
# vcom -reportprogress 300 -93 -work work C:/intelprojektit/sinewavegenerator/simulation/modelsim/sinewavegenerator.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sinewavegenerator
# -- Compiling architecture Behavioral of tb_sinewavegenerator
# -- Loading entity sinewavegenerator
# End time: 11:41:35 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  sinewavegenerator_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" sinewavegenerator_tb 
# Start time: 11:41:35 on Oct 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit sinewavegenerator_tb.
#         Searched libraries:
#             altera
#             lpm
#             sgate
#             altera_mf
#             altera_lnsim
#             fiftyfivenm
#             rtl_work
#             work
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sinewavegenerator_run_msim_rtl_vhdl.do PAUSED at line 12
vcom -93 -work work C:/intelprojektit/sinewavegenerator/sinewavegenerator.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:41:54 on Oct 11,2024
# vcom -reportprogress 300 -93 -work work C:/intelprojektit/sinewavegenerator/sinewavegenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sinewavegenerator
# -- Compiling architecture rtl of sinewavegenerator
# End time: 11:41:54 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/intelprojektit/sinewavegenerator/simulation/modelsim/sinewavegenerator.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:41:54 on Oct 11,2024
# vcom -reportprogress 300 -93 -work work C:/intelprojektit/sinewavegenerator/simulation/modelsim/sinewavegenerator.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sinewavegenerator
# -- Compiling architecture Behavioral of tb_sinewavegenerator
# -- Loading entity sinewavegenerator
# End time: 11:41:54 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_sinewavegenerator
# vsim -voptargs="+acc" work.tb_sinewavegenerator 
# Start time: 11:41:35 on Oct 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sinewavegenerator(behavioral)#1
# Loading work.sinewavegenerator(rtl)#1
add wave -position end  sim:/tb_sinewavegenerator/clk
add wave -position end  sim:/tb_sinewavegenerator/CLK_PERIOD
add wave -position end  sim:/tb_sinewavegenerator/reset
add wave -position end  sim:/tb_sinewavegenerator/sin_out
add wave -position end  sim:/tb_sinewavegenerator/tuningword
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sinewavegenerator/uut
# Causality operation skipped due to absence of debug database file
