Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e24771fa7794bc690a65295197f52e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot gcd_block_design_wrapper_func_synth xil_defaultlib.gcd_block_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.gcd_block_design_gcd_0_1_gcd_gcd...
Compiling module xil_defaultlib.gcd_block_design_gcd_0_1_gcd
Compiling module xil_defaultlib.gcd_block_design_gcd_0_1
Compiling module unisims_ver.BIBUF
Compiling module unisims_ver.PS7
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.gcd_block_design_processing_syst...
Compiling module xil_defaultlib.gcd_block_design_processing_syst...
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_r...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_r...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_r...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_r...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_r...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1_axi_p...
Compiling module xil_defaultlib.gcd_block_design_auto_pc_1
Compiling module xil_defaultlib.s00_couplers_imp_14J992X
Compiling module xil_defaultlib.gcd_block_design_ps7_0_axi_perip...
Compiling module xil_defaultlib.gcd_block_design_rst_ps7_0_100M_...
Compiling module xil_defaultlib.gcd_block_design_rst_ps7_0_100M_...
Compiling module xil_defaultlib.gcd_block_design_rst_ps7_0_100M_...
Compiling module xil_defaultlib.gcd_block_design_rst_ps7_0_100M_...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.gcd_block_design_rst_ps7_0_100M_...
Compiling module xil_defaultlib.gcd_block_design_rst_ps7_0_100M_...
Compiling module xil_defaultlib.gcd_block_design_rst_ps7_0_100M_...
Compiling module xil_defaultlib.gcd_block_design
Compiling module xil_defaultlib.gcd_block_design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_block_design_wrapper_func_synth
