module system_util_vector_logic_1_0(Op1, Op2, Res) 
; 
  input [0:0]Op1; 
  input [0:0]Op2; 
  output [0:0]Res; 
endmodule 