// Seed: 1444987508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_15 = 1;
  wire module_0;
  wire id_16;
  assign id_9 = id_12;
  wire id_17;
endmodule
module module_1 #(
    parameter id_15 = 32'd70,
    parameter id_23 = 32'd96,
    parameter id_32 = 32'd81,
    parameter id_34 = 32'd5,
    parameter id_37 = 32'd25,
    parameter id_38 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    _id_32,
    id_33,
    _id_34,
    id_35,
    id_36,
    _id_37
);
  inout wire _id_37;
  output wire id_36;
  input wire id_35;
  inout wire _id_34;
  inout wire id_33;
  inout wire _id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire _id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output logic [7:0] id_18;
  output wire id_17;
  output wire id_16;
  output wire _id_15;
  module_0 modCall_1 (
      id_25,
      id_36,
      id_3,
      id_11,
      id_20,
      id_5,
      id_22,
      id_20,
      id_7,
      id_33,
      id_11,
      id_11,
      id_1,
      id_5
  );
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_38;
  assign id_18[1] = id_35;
  wire id_39;
  ;
  wire [1 'b0 ^  -1 : id_23  /  id_34] id_40, id_41;
  localparam id_42 = ~1;
  logic [-1 'b0 : id_23] id_43;
  wire [1 : id_37] id_44;
  logic [id_32  >  id_15 : id_38] id_45;
  wire id_46;
endmodule
