{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/dcsg_wrap/dcsg_wrap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_dac.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_eg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_lfo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_op.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_pg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_primitives.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_reg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll/IKAOPLL_modules/IKAOPLL_timinggen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll_wrap/ikaopll_wrap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopll_wrap/ip_msxmusic_rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_player_a.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_player_s.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_primitives.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_vrc_a.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc/IKASCC_modules/IKASCC_vrc_s.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikascc_wrap/ip_ikascc_wrap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/pwm/ip_pwm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ssg/ssg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ssg/ssg_inst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/tangcart_msx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_acc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_eg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_lfo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_noise.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_op.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_pg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_primitives.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_reg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_timer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm/IKAOPM_modules/IKAOPM_timinggen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251_clk_en.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251_receiver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8251_transmitter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253_clk_en.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253_control.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/i8253_counter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/tr_midi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/msx_midi/tr_midi_inst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/ikaopm_wrap/ikaopm_wrap.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/src/dcsg/sn76489_audio.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 8000,
 "ResultFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano_cartridge_t9/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}