[14:02:37.438] <TB1>     INFO: *** Welcome to pxar ***
[14:02:37.438] <TB1>     INFO: *** Today: 2016/05/19
[14:02:37.447] <TB1>     INFO: *** Version: b2a7-dirty
[14:02:37.447] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:02:37.447] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:37.447] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//defaultMaskFile.dat
[14:02:37.448] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C15.dat
[14:02:37.524] <TB1>     INFO:         clk: 4
[14:02:37.524] <TB1>     INFO:         ctr: 4
[14:02:37.524] <TB1>     INFO:         sda: 19
[14:02:37.524] <TB1>     INFO:         tin: 9
[14:02:37.524] <TB1>     INFO:         level: 15
[14:02:37.524] <TB1>     INFO:         triggerdelay: 0
[14:02:37.524] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:02:37.524] <TB1>     INFO: Log level: DEBUG
[14:02:37.536] <TB1>     INFO: Found DTB DTB_WRECOM
[14:02:37.546] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:02:37.549] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:02:37.552] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:02:39.110] <TB1>     INFO: DUT info: 
[14:02:39.110] <TB1>     INFO: The DUT currently contains the following objects:
[14:02:39.110] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:02:39.110] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:02:39.111] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:02:39.111] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:02:39.111] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.111] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:02:39.112] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:02:39.113] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:39.114] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:39.126] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30597120
[14:02:39.127] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1df2f90
[14:02:39.127] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d69770
[14:02:39.127] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f342dd94010
[14:02:39.127] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3433fff510
[14:02:39.127] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30662656 fPxarMemory = 0x7f342dd94010
[14:02:39.128] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[14:02:39.129] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[14:02:39.129] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[14:02:39.129] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:02:39.529] <TB1>     INFO: enter 'restricted' command line mode
[14:02:39.529] <TB1>     INFO: enter test to run
[14:02:39.529] <TB1>     INFO:   test: FPIXTest no parameter change
[14:02:39.529] <TB1>     INFO:   running: fpixtest
[14:02:39.530] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:02:39.533] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:02:39.533] <TB1>     INFO: ######################################################################
[14:02:39.533] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:02:39.533] <TB1>     INFO: ######################################################################
[14:02:39.536] <TB1>     INFO: ######################################################################
[14:02:39.536] <TB1>     INFO: PixTestPretest::doTest()
[14:02:39.536] <TB1>     INFO: ######################################################################
[14:02:39.539] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:39.539] <TB1>     INFO:    PixTestPretest::programROC() 
[14:02:39.539] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:57.555] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:02:57.555] <TB1>     INFO: IA differences per ROC:  18.5 19.3 18.5 19.3 19.3 16.1 19.3 18.5 20.1 18.5 18.5 18.5 18.5 20.9 18.5 19.3
[14:02:57.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:57.622] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:02:57.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:57.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[14:02:57.826] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[14:02:57.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[14:02:58.028] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 24.6688 mA
[14:02:58.128] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  78 Ia 23.8687 mA
[14:02:58.230] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[14:02:58.331] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[14:02:58.432] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 25.4688 mA
[14:02:58.533] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.0687 mA
[14:02:58.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 24.6688 mA
[14:02:58.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  79 Ia 23.0687 mA
[14:02:58.835] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 25.4688 mA
[14:02:58.936] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  77 Ia 23.0687 mA
[14:02:59.036] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 24.6688 mA
[14:02:59.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  80 Ia 24.6688 mA
[14:02:59.237] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  77 Ia 23.0687 mA
[14:02:59.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 24.6688 mA
[14:02:59.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  80 Ia 24.6688 mA
[14:02:59.540] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[14:02:59.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[14:02:59.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.6688 mA
[14:02:59.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  98 Ia 24.6688 mA
[14:02:59.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  95 Ia 23.8687 mA
[14:03:00.046] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[14:03:00.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8687 mA
[14:03:00.249] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:03:00.350] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[14:03:00.451] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8687 mA
[14:03:00.552] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6688 mA
[14:03:00.653] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8687 mA
[14:03:00.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[14:03:00.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[14:03:00.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  81 Ia 23.8687 mA
[14:03:01.057] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[14:03:01.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[14:03:01.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[14:03:01.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[14:03:01.461] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6688 mA
[14:03:01.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8687 mA
[14:03:01.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[14:03:01.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[14:03:01.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[14:03:01.967] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.4688 mA
[14:03:02.068] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  70 Ia 23.8687 mA
[14:03:02.170] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[14:03:02.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[14:03:02.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 24.6688 mA
[14:03:02.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.0687 mA
[14:03:02.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  84 Ia 24.6688 mA
[14:03:02.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  81 Ia 24.6688 mA
[14:03:02.775] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.0687 mA
[14:03:02.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  84 Ia 24.6688 mA
[14:03:02.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  81 Ia 24.6688 mA
[14:03:03.077] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  78 Ia 23.0687 mA
[14:03:03.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  84 Ia 25.4688 mA
[14:03:03.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  76 Ia 23.0687 mA
[14:03:03.379] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[14:03:03.408] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[14:03:03.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[14:03:03.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[14:03:03.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[14:03:03.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[14:03:03.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  95
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  70
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  76
[14:03:03.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[14:03:05.238] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[14:03:05.238] <TB1>     INFO: i(loss) [mA/ROC]:     17.6  19.2  19.2  19.2  19.2  19.2  18.4  19.2  19.2  19.2  19.2  18.4  18.4  19.2  17.6  19.2
[14:03:05.275] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:05.275] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:03:05.275] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:05.413] <TB1>     INFO: Expecting 231680 events.
[14:03:13.598] <TB1>     INFO: 231680 events read in total (7468ms).
[14:03:13.751] <TB1>     INFO: Test took 8472ms.
[14:03:13.952] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 62 and Delta(CalDel) = 63
[14:03:13.956] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 65
[14:03:13.961] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 62
[14:03:13.965] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:03:13.968] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:03:13.972] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 81 and Delta(CalDel) = 58
[14:03:13.976] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 75 and Delta(CalDel) = 60
[14:03:13.979] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 85 and Delta(CalDel) = 60
[14:03:13.983] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 69 and Delta(CalDel) = 59
[14:03:13.987] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 106 and Delta(CalDel) = 59
[14:03:13.990] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:03:13.994] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 64
[14:03:13.997] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 81 and Delta(CalDel) = 58
[14:03:14.002] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:03:14.005] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 62 and Delta(CalDel) = 62
[14:03:14.009] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 112 and Delta(CalDel) = 61
[14:03:14.052] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:03:14.086] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:14.086] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:03:14.086] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:14.226] <TB1>     INFO: Expecting 231680 events.
[14:03:22.291] <TB1>     INFO: 231680 events read in total (7350ms).
[14:03:22.297] <TB1>     INFO: Test took 8206ms.
[14:03:22.322] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:03:22.639] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32.5
[14:03:22.642] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 31.5
[14:03:22.646] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[14:03:22.649] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[14:03:22.653] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[14:03:22.656] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[14:03:22.662] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[14:03:22.665] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29.5
[14:03:22.669] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[14:03:22.672] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[14:03:22.677] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[14:03:22.680] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:03:22.684] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31.5
[14:03:22.687] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[14:03:22.691] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[14:03:22.731] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:22.732] <TB1>     INFO: CalDel:      143   150   126   135   148   115   135   127   133   123   141   153   131   154   147   129
[14:03:22.732] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:03:22.736] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:22.736] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:22.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:22.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:22.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:22.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:22.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:22.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:22.738] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:22.738] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:22.738] <TB1>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[14:03:22.738] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:22.824] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:22.824] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:22.824] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:22.824] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:22.827] <TB1>     INFO: ######################################################################
[14:03:22.827] <TB1>     INFO: PixTestTiming::doTest()
[14:03:22.828] <TB1>     INFO: ######################################################################
[14:03:22.828] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:22.828] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:22.828] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:22.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:29.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:32.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:34.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:36.804] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:39.077] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:41.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:43.623] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:45.896] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:52.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:03:54.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:03:56.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:03:59.123] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:04:01.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:04:03.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:04:05.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:04:08.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:04:11.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:04:13.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:04:14.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:04:16.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:04:17.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:04:19.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:04:20.735] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:04:22.256] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:04:28.017] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:04:31.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:04:34.820] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:04:38.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:04:41.619] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:45.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:48.419] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:51.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:56.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:57.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:59.316] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:05:00.837] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:05:02.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:05:03.879] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:05:05.399] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:05:06.920] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:05:11.932] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:05:14.205] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:05:16.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:05:18.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:05:22.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:05:25.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:05:27.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:05:29.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:05:33.691] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:05:35.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:05:38.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:05:40.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:05:42.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:05:44.867] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:05:47.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:05:49.414] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:05:53.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:05:55.940] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:05:58.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:06:00.487] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:06:02.762] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:06:05.035] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:06:07.308] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:06:09.581] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:06:15.989] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:06:18.261] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:06:20.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:06:22.808] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:25.081] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:06:27.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:06:29.628] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:06:31.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:06:38.121] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:06:40.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:06:42.667] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:06:44.940] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:06:47.213] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:06:49.486] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:06:51.759] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:06:54.032] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:07:02.886] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:07:04.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:07:05.924] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:07:07.445] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:07:08.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:07:10.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:07:12.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:07:13.524] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:07:17.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:07:21.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:07:25.044] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:07:28.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:07:32.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:07:36.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:07:40.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:07:43.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:07:50.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:07:52.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:07:53.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:07:55.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:07:56.989] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:07:58.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:08:00.031] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:08:01.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:08:19.271] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:08:21.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:08:23.819] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:08:26.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:08:28.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:08:30.827] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:08:33.100] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:08:35.373] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:08:49.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:08:51.407] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:08:53.680] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:08:55.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:08:58.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:09:00.501] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:09:02.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:09:05.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:09:12.395] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:09:14.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:09:16.941] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:09:19.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:09:21.487] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:09:23.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:09:26.033] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:09:28.692] <TB1>     INFO: TBM Phase Settings: 16
[14:09:28.692] <TB1>     INFO: 400MHz Phase: 4
[14:09:28.692] <TB1>     INFO: 160MHz Phase: 0
[14:09:28.692] <TB1>     INFO: Functional Phase Area: 3
[14:09:28.694] <TB1>     INFO: Test took 365866 ms.
[14:09:28.695] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:09:28.695] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:28.695] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:09:28.695] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:28.695] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:09:30.212] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:09:32.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:09:34.007] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:09:35.903] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:09:37.798] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:09:39.694] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:09:41.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:09:43.486] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:09:45.006] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:09:46.527] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:09:48.046] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:09:49.566] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:09:51.086] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:09:52.607] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:09:54.126] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:09:55.647] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:09:57.168] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:09:58.688] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:10:00.962] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:10:03.235] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:10:05.508] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:10:07.782] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:10:10.055] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:10:11.575] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:10:13.097] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:10:14.616] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:10:16.890] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:10:19.163] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:10:21.436] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:10:23.709] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:10:25.984] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:10:27.505] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:10:29.025] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:10:30.545] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:10:32.818] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:10:35.091] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:10:37.364] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:10:39.637] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:10:41.911] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:10:43.432] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:10:44.953] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:10:46.473] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:10:48.746] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:10:51.020] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:10:53.293] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:10:55.566] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:10:57.839] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:10:59.360] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:11:00.880] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:11:02.400] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:11:04.673] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:11:06.947] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:11:09.220] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:11:11.493] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:11:13.766] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:11:15.287] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:11:16.995] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:11:18.515] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:11:20.035] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:11:21.743] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:11:23.263] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:11:24.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:11:26.491] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:11:28.582] <TB1>     INFO: ROC Delay Settings: 228
[14:11:28.582] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:11:28.582] <TB1>     INFO: ROC Port 0 Delay: 4
[14:11:28.582] <TB1>     INFO: ROC Port 1 Delay: 4
[14:11:28.582] <TB1>     INFO: Functional ROC Area: 5
[14:11:28.585] <TB1>     INFO: Test took 119890 ms.
[14:11:28.585] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:11:28.585] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:28.585] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:11:28.585] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:29.724] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4838 4839 4838 4839 4838 4839 4838 4839 e062 c000 a101 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 
[14:11:29.724] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a102 8000 4839 4839 4839 4838 4839 4839 4839 4839 e022 c000 
[14:11:29.724] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a103 8040 483b 483b 483b 4838 483b 483b 483b 483b e022 c000 
[14:11:29.724] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:11:43.897] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:43.897] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:11:58.041] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:58.041] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:12:12.158] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:12.158] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:12:26.238] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:26.238] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:12:40.353] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:40.353] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:12:54.506] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:54.506] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:13:08.514] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:08.514] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:13:22.523] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:22.523] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:13:36.693] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:36.693] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:13:50.725] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:51.105] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:51.122] <TB1>     INFO: Decoding statistics:
[14:13:51.122] <TB1>     INFO:   General information:
[14:13:51.122] <TB1>     INFO: 	 16bit words read:         240000000
[14:13:51.122] <TB1>     INFO: 	 valid events total:       20000000
[14:13:51.122] <TB1>     INFO: 	 empty events:             20000000
[14:13:51.122] <TB1>     INFO: 	 valid events with pixels: 0
[14:13:51.122] <TB1>     INFO: 	 valid pixel hits:         0
[14:13:51.122] <TB1>     INFO:   Event errors: 	           0
[14:13:51.122] <TB1>     INFO: 	 start marker:             0
[14:13:51.122] <TB1>     INFO: 	 stop marker:              0
[14:13:51.122] <TB1>     INFO: 	 overflow:                 0
[14:13:51.122] <TB1>     INFO: 	 invalid 5bit words:       0
[14:13:51.122] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:13:51.122] <TB1>     INFO:   TBM errors: 		           0
[14:13:51.122] <TB1>     INFO: 	 flawed TBM headers:       0
[14:13:51.122] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:13:51.122] <TB1>     INFO: 	 event ID mismatches:      0
[14:13:51.122] <TB1>     INFO:   ROC errors: 		           0
[14:13:51.122] <TB1>     INFO: 	 missing ROC header(s):    0
[14:13:51.122] <TB1>     INFO: 	 misplaced readback start: 0
[14:13:51.122] <TB1>     INFO:   Pixel decoding errors:	   0
[14:13:51.122] <TB1>     INFO: 	 pixel data incomplete:    0
[14:13:51.122] <TB1>     INFO: 	 pixel address:            0
[14:13:51.122] <TB1>     INFO: 	 pulse height fill bit:    0
[14:13:51.122] <TB1>     INFO: 	 buffer corruption:        0
[14:13:51.122] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.122] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:13:51.122] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.122] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.122] <TB1>     INFO:    Read back bit status: 1
[14:13:51.122] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.122] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.122] <TB1>     INFO:    Timings are good!
[14:13:51.122] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.122] <TB1>     INFO: Test took 142537 ms.
[14:13:51.122] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:13:51.122] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:13:51.123] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:13:51.123] <TB1>     INFO: PixTestTiming::doTest took 628299 ms.
[14:13:51.123] <TB1>     INFO: PixTestTiming::doTest() done
[14:13:51.123] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:13:51.123] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:13:51.123] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:13:51.123] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:13:51.123] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:13:51.124] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:13:51.124] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:13:51.470] <TB1>     INFO: ######################################################################
[14:13:51.470] <TB1>     INFO: PixTestAlive::doTest()
[14:13:51.471] <TB1>     INFO: ######################################################################
[14:13:51.475] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.475] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:51.475] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:51.476] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:51.820] <TB1>     INFO: Expecting 41600 events.
[14:13:55.912] <TB1>     INFO: 41600 events read in total (3378ms).
[14:13:55.912] <TB1>     INFO: Test took 4436ms.
[14:13:55.920] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:55.920] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:13:55.920] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:13:56.296] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:13:56.297] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:56.297] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:56.299] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:56.300] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:56.300] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:56.302] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:56.657] <TB1>     INFO: Expecting 41600 events.
[14:13:59.625] <TB1>     INFO: 41600 events read in total (2253ms).
[14:13:59.625] <TB1>     INFO: Test took 3323ms.
[14:13:59.625] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:59.625] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:13:59.625] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:13:59.626] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:14:00.032] <TB1>     INFO: PixTestAlive::maskTest() done
[14:14:00.032] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:00.036] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:00.036] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:14:00.036] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:00.038] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:00.397] <TB1>     INFO: Expecting 41600 events.
[14:14:04.475] <TB1>     INFO: 41600 events read in total (3363ms).
[14:14:04.476] <TB1>     INFO: Test took 4438ms.
[14:14:04.483] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:04.483] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:14:04.483] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:14:04.857] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:14:04.857] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:04.858] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:14:04.858] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:14:04.865] <TB1>     INFO: ######################################################################
[14:14:04.866] <TB1>     INFO: PixTestTrim::doTest()
[14:14:04.866] <TB1>     INFO: ######################################################################
[14:14:04.868] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:04.868] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:14:04.868] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:04.945] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:14:04.945] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:04.970] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:04.970] <TB1>     INFO:     run 1 of 1
[14:14:04.970] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:05.313] <TB1>     INFO: Expecting 5025280 events.
[14:14:50.794] <TB1>     INFO: 1405768 events read in total (44766ms).
[14:15:34.933] <TB1>     INFO: 2794000 events read in total (88905ms).
[14:16:19.661] <TB1>     INFO: 4192592 events read in total (133633ms).
[14:16:45.865] <TB1>     INFO: 5025280 events read in total (159837ms).
[14:16:45.909] <TB1>     INFO: Test took 160939ms.
[14:16:45.970] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:46.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:47.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:48.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:50.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:51.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:52.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:54.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:55.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:56.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:58.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:59.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:00.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:02.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:03.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:04.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:06.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:07.654] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232882176
[14:17:07.660] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9944 minThrLimit = 82.9728 minThrNLimit = 104.058 -> result = 82.9944 -> 82
[14:17:07.660] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0415 minThrLimit = 88.0315 minThrNLimit = 112.201 -> result = 88.0415 -> 88
[14:17:07.660] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0653 minThrLimit = 98.0615 minThrNLimit = 122.526 -> result = 98.0653 -> 98
[14:17:07.661] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5003 minThrLimit = 92.4943 minThrNLimit = 115.256 -> result = 92.5003 -> 92
[14:17:07.661] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9748 minThrLimit = 89.9425 minThrNLimit = 114.536 -> result = 89.9748 -> 89
[14:17:07.662] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0268 minThrLimit = 85.0234 minThrNLimit = 106.309 -> result = 85.0268 -> 85
[14:17:07.662] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3155 minThrLimit = 86.2845 minThrNLimit = 110.578 -> result = 86.3155 -> 86
[14:17:07.663] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7123 minThrLimit = 92.7119 minThrNLimit = 115.032 -> result = 92.7123 -> 92
[14:17:07.663] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.057 minThrLimit = 80.99 minThrNLimit = 104.379 -> result = 81.057 -> 81
[14:17:07.663] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7914 minThrLimit = 89.7881 minThrNLimit = 114.427 -> result = 89.7914 -> 89
[14:17:07.664] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5216 minThrLimit = 91.4805 minThrNLimit = 112.074 -> result = 91.5216 -> 91
[14:17:07.664] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2945 minThrLimit = 91.2673 minThrNLimit = 113.025 -> result = 91.2945 -> 91
[14:17:07.665] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6672 minThrLimit = 91.6664 minThrNLimit = 114.52 -> result = 91.6672 -> 91
[14:17:07.665] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.407 minThrLimit = 94.3895 minThrNLimit = 123.796 -> result = 94.407 -> 94
[14:17:07.666] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3306 minThrLimit = 85.3259 minThrNLimit = 102.691 -> result = 85.3306 -> 85
[14:17:07.666] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.616 minThrLimit = 103.605 minThrNLimit = 133.214 -> result = 103.616 -> 103
[14:17:07.666] <TB1>     INFO: ROC 0 VthrComp = 82
[14:17:07.666] <TB1>     INFO: ROC 1 VthrComp = 88
[14:17:07.667] <TB1>     INFO: ROC 2 VthrComp = 98
[14:17:07.667] <TB1>     INFO: ROC 3 VthrComp = 92
[14:17:07.667] <TB1>     INFO: ROC 4 VthrComp = 89
[14:17:07.667] <TB1>     INFO: ROC 5 VthrComp = 85
[14:17:07.667] <TB1>     INFO: ROC 6 VthrComp = 86
[14:17:07.668] <TB1>     INFO: ROC 7 VthrComp = 92
[14:17:07.668] <TB1>     INFO: ROC 8 VthrComp = 81
[14:17:07.668] <TB1>     INFO: ROC 9 VthrComp = 89
[14:17:07.668] <TB1>     INFO: ROC 10 VthrComp = 91
[14:17:07.668] <TB1>     INFO: ROC 11 VthrComp = 91
[14:17:07.668] <TB1>     INFO: ROC 12 VthrComp = 91
[14:17:07.668] <TB1>     INFO: ROC 13 VthrComp = 94
[14:17:07.668] <TB1>     INFO: ROC 14 VthrComp = 85
[14:17:07.669] <TB1>     INFO: ROC 15 VthrComp = 103
[14:17:07.669] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:17:07.670] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:17:07.688] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:07.688] <TB1>     INFO:     run 1 of 1
[14:17:07.689] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:08.032] <TB1>     INFO: Expecting 5025280 events.
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (202) !=  TBM ID (210)
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (202) !=  TBM ID (210)
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (211) !=  TBM ID (203)
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (211) !=  TBM ID (203)
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ce 8040 4e78 80 2668 4e79 80 266b 4e78 80 26a2 4e79 80 2689 4e78 80 26a1 4e79 80 2688 4e78 80 268f 4e79 80 2684 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c8 80c0 4e79 80 2668 4e79 80 266a 4e79 80 26a2 4e79 80 2689 4e79 80 26a2 4e79 80 2689 4e79 80 268f 4e79 80 2685 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c9 8000 4e79 80 2668 4e79 80 266a 4e79 80 26a2 4e79 80 268a 4e79 80 26a2 4e79 80 268a 4e79 80 26a1 4e79 80 2684 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d2 8040 4e7b 80 2669 4e7b 80 266c 4e7b 80 26a3 4e7b 80 2689 4e7b 80 26a1 4e7b 80 2689 4e7b 80 268f 4e7b 80 2685 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0cb 80b1 4e78 80 2668 4e78 80 266b 4e78 80 26a2 4e78 80 268a 4e78 80 26a1 4e78 80 2689 4e78 80 268f 4e78 80 2683 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0cc 80c0 4e78 80 2668 4e78 80 2669 4e78 80 26a2 4e78 80 268a 4e79 80 26a1 4e79 80 268a 4e79 80 268e 4e79 80 2683 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0cd 8000 4e78 80 2667 4e78 80 266c 4e79 80 26a2 4e79 80 268b 4e78 80 26a1 4e78 80 2689 4e79 80 26a0 4e79 80 2686 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ce 80c0 4e78 80 26ad 4e78 80 268d 4e78 80 26a2 4e78 80 2669 4e78 80 26a2 4e78 80 268e 4e78 80 2687 4e78 80 2685 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c8 8040 4e78 80 26ac 4e78 80 268e 4e78 80 26a1 4e7b 80 266a 4e78 80 26a4 4e78 80 268e 4e78 80 2687 4e78 80 2684 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c9 80b1 4e79 80 26ac 4e79 80 268e 4e79 80 26a2 4e79 80 2669 4e79 80 26a3 4e79 80 268e 4e79 80 2685 4e79 80 2685 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d2 80c0 4e78 80 26ac 4e78 80 268d 4e78 80 26a0 4e78 80 2669 4e78 80 26a3 4e78 80 268f 4e78 80 2686 4e78 80 2684 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cb 8000 4e78 80 26ac 4e78 80 268d 4e78 80 26a1 4e79 80 266a 4e78 80 26a3 4e78 80 268f 4e78 80 2688 4e78 80 2684 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cc 8040 4e78 80 26ac 4e78 80 268e 4e78 80 26a2 4e79 80 2669 4e78 80 26a3 4e78 80 268e 4e78 80 2688 4e78 80 2685 e022 c000 
[14:17:36.434] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cd 80b1 4e79 80 26ac 4e79 80 268e 4e79 80 26a2 4e78 80 266a 4e79 80 26a4 4e79 80 268f 4e79 80 2685 4e79 80 2685 e022 c000 
[14:17:44.278] <TB1>     INFO: 883888 events read in total (35531ms).
[14:18:20.050] <TB1>     INFO: 1766208 events read in total (71303ms).
[14:18:56.132] <TB1>     INFO: 2647552 events read in total (107386ms).
[14:19:32.640] <TB1>     INFO: 3520880 events read in total (143893ms).
[14:20:08.047] <TB1>     INFO: 4390272 events read in total (179300ms).
[14:20:33.654] <TB1>     INFO: 5025280 events read in total (204907ms).
[14:20:33.739] <TB1>     INFO: Test took 206051ms.
[14:20:33.933] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:34.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:35.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:37.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:39.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:40.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:42.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:43.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:45.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:46.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:48.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:50.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:51.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:53.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:54.892] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:56.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:58.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:59.637] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303230976
[14:20:59.640] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.669 for pixel 0/60 mean/min/max = 44.2215/33.487/54.9561
[14:20:59.640] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.2309 for pixel 0/76 mean/min/max = 45.0819/33.8788/56.285
[14:20:59.640] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3917 for pixel 14/78 mean/min/max = 43.5897/31.5659/55.6134
[14:20:59.641] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.1056 for pixel 14/8 mean/min/max = 44.8527/34.4733/55.232
[14:20:59.641] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.6426 for pixel 0/31 mean/min/max = 45.5836/34.4623/56.7049
[14:20:59.641] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.0357 for pixel 14/79 mean/min/max = 43.9576/31.801/56.1143
[14:20:59.642] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.5402 for pixel 1/0 mean/min/max = 43.5646/32.0865/55.0427
[14:20:59.642] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.323 for pixel 22/1 mean/min/max = 45.9076/33.4833/58.3318
[14:20:59.642] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.0382 for pixel 20/3 mean/min/max = 44.2767/32.3837/56.1696
[14:20:59.643] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7156 for pixel 6/7 mean/min/max = 45.56/34.2593/56.8607
[14:20:59.643] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 64.8458 for pixel 3/47 mean/min/max = 48.1269/31.4064/64.8474
[14:20:59.643] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5976 for pixel 25/79 mean/min/max = 44.9292/33.2462/56.6122
[14:20:59.644] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4523 for pixel 5/12 mean/min/max = 45.0985/34.49/55.7071
[14:20:59.644] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.154 for pixel 22/3 mean/min/max = 44.0865/32.7741/55.3989
[14:20:59.644] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.527 for pixel 22/75 mean/min/max = 44.895/32.1171/57.673
[14:20:59.645] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.0586 for pixel 22/7 mean/min/max = 44.4903/32.8935/56.0871
[14:20:59.645] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:59.777] <TB1>     INFO: Expecting 411648 events.
[14:21:07.529] <TB1>     INFO: 411648 events read in total (7030ms).
[14:21:07.534] <TB1>     INFO: Expecting 411648 events.
[14:21:15.500] <TB1>     INFO: 411648 events read in total (7288ms).
[14:21:15.510] <TB1>     INFO: Expecting 411648 events.
[14:21:23.224] <TB1>     INFO: 411648 events read in total (7051ms).
[14:21:23.234] <TB1>     INFO: Expecting 411648 events.
[14:21:30.884] <TB1>     INFO: 411648 events read in total (6983ms).
[14:21:30.897] <TB1>     INFO: Expecting 411648 events.
[14:21:38.527] <TB1>     INFO: 411648 events read in total (6972ms).
[14:21:38.543] <TB1>     INFO: Expecting 411648 events.
[14:21:46.220] <TB1>     INFO: 411648 events read in total (7021ms).
[14:21:46.237] <TB1>     INFO: Expecting 411648 events.
[14:21:53.927] <TB1>     INFO: 411648 events read in total (7032ms).
[14:21:53.947] <TB1>     INFO: Expecting 411648 events.
[14:22:01.683] <TB1>     INFO: 411648 events read in total (7085ms).
[14:22:01.705] <TB1>     INFO: Expecting 411648 events.
[14:22:09.386] <TB1>     INFO: 411648 events read in total (7029ms).
[14:22:09.412] <TB1>     INFO: Expecting 411648 events.
[14:22:17.090] <TB1>     INFO: 411648 events read in total (7036ms).
[14:22:17.118] <TB1>     INFO: Expecting 411648 events.
[14:22:24.841] <TB1>     INFO: 411648 events read in total (7080ms).
[14:22:24.871] <TB1>     INFO: Expecting 411648 events.
[14:22:32.752] <TB1>     INFO: 411648 events read in total (7234ms).
[14:22:32.784] <TB1>     INFO: Expecting 411648 events.
[14:22:40.518] <TB1>     INFO: 411648 events read in total (7095ms).
[14:22:40.553] <TB1>     INFO: Expecting 411648 events.
[14:22:48.287] <TB1>     INFO: 411648 events read in total (7096ms).
[14:22:48.325] <TB1>     INFO: Expecting 411648 events.
[14:22:55.933] <TB1>     INFO: 411648 events read in total (6977ms).
[14:22:55.972] <TB1>     INFO: Expecting 411648 events.
[14:23:03.650] <TB1>     INFO: 411648 events read in total (7039ms).
[14:23:03.694] <TB1>     INFO: Test took 124049ms.
[14:23:04.183] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3492 < 35 for itrim = 83; old thr = 34.1862 ... break
[14:23:04.214] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5149 < 35 for itrim = 99; old thr = 33.3148 ... break
[14:23:04.257] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1504 < 35 for itrim = 98; old thr = 33.7274 ... break
[14:23:04.296] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0151 < 35 for itrim = 100; old thr = 34.0403 ... break
[14:23:04.328] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0464 < 35 for itrim = 101; old thr = 33.6503 ... break
[14:23:04.359] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4068 < 35 for itrim = 96; old thr = 33.9273 ... break
[14:23:04.397] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.503 < 35 for itrim = 94; old thr = 34.2489 ... break
[14:23:04.438] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0282 < 35 for itrim = 98; old thr = 34.6556 ... break
[14:23:04.483] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3678 < 35 for itrim+1 = 99; old thr = 34.9417 ... break
[14:23:04.529] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7377 < 35 for itrim+1 = 111; old thr = 34.4531 ... break
[14:23:04.557] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9401 < 35 for itrim+1 = 118; old thr = 34.3422 ... break
[14:23:04.587] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2559 < 35 for itrim = 94; old thr = 34.0221 ... break
[14:23:04.623] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1797 < 35 for itrim = 107; old thr = 33.9158 ... break
[14:23:04.675] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5835 < 35 for itrim = 106; old thr = 33.8107 ... break
[14:23:04.706] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0297 < 35 for itrim = 93; old thr = 34.2521 ... break
[14:23:04.752] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5451 < 35 for itrim+1 = 104; old thr = 34.4595 ... break
[14:23:04.827] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:23:04.838] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:04.838] <TB1>     INFO:     run 1 of 1
[14:23:04.838] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:05.180] <TB1>     INFO: Expecting 5025280 events.
[14:23:40.890] <TB1>     INFO: 869936 events read in total (34995ms).
[14:24:16.006] <TB1>     INFO: 1738776 events read in total (70111ms).
[14:24:51.130] <TB1>     INFO: 2607304 events read in total (105236ms).
[14:25:30.845] <TB1>     INFO: 3465728 events read in total (144950ms).
[14:26:06.618] <TB1>     INFO: 4320592 events read in total (180723ms).
[14:26:35.262] <TB1>     INFO: 5025280 events read in total (209367ms).
[14:26:35.355] <TB1>     INFO: Test took 210517ms.
[14:26:35.557] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:35.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:37.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:39.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:40.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:42.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:44.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:45.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:47.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:48.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:50.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:51.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:53.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:54.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:56.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:57.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:59.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:01.094] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290439168
[14:27:01.095] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.658870 .. 49.944339
[14:27:01.170] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:27:01.181] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:01.181] <TB1>     INFO:     run 1 of 1
[14:27:01.181] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:01.525] <TB1>     INFO: Expecting 1930240 events.
[14:27:43.843] <TB1>     INFO: 1159576 events read in total (41603ms).
[14:28:11.300] <TB1>     INFO: 1930240 events read in total (69060ms).
[14:28:11.335] <TB1>     INFO: Test took 70155ms.
[14:28:11.380] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:11.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:12.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:13.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:14.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:15.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:16.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:17.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:18.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:19.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:21.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:22.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:23.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:24.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:25.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:26.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:27.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:28.134] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259428352
[14:28:28.219] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.792026 .. 43.933273
[14:28:28.296] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:28:28.307] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:28.307] <TB1>     INFO:     run 1 of 1
[14:28:28.307] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:28.662] <TB1>     INFO: Expecting 1597440 events.
[14:29:11.544] <TB1>     INFO: 1183104 events read in total (42165ms).
[14:29:26.077] <TB1>     INFO: 1597440 events read in total (56698ms).
[14:29:26.100] <TB1>     INFO: Test took 57793ms.
[14:29:26.146] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:26.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:27.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:28.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:29.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:30.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:31.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:32.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:33.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:34.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:36.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:37.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:38.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:39.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:40.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:41.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:42.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:43.408] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289996800
[14:29:43.493] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.638595 .. 40.536294
[14:29:43.570] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:29:43.585] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:43.585] <TB1>     INFO:     run 1 of 1
[14:29:43.585] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:43.941] <TB1>     INFO: Expecting 1364480 events.
[14:30:26.949] <TB1>     INFO: 1194816 events read in total (42293ms).
[14:30:33.366] <TB1>     INFO: 1364480 events read in total (48710ms).
[14:30:33.384] <TB1>     INFO: Test took 49799ms.
[14:30:33.417] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:33.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:34.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:35.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:36.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:37.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:38.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:39.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:39.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:40.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:41.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:42.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:43.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:44.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:45.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:46.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:47.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:48.376] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233041920
[14:30:48.458] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.162828 .. 40.536294
[14:30:48.535] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:30:48.545] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:48.545] <TB1>     INFO:     run 1 of 1
[14:30:48.545] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:48.902] <TB1>     INFO: Expecting 1297920 events.
[14:31:30.848] <TB1>     INFO: 1175288 events read in total (41230ms).
[14:31:35.508] <TB1>     INFO: 1297920 events read in total (45890ms).
[14:31:35.524] <TB1>     INFO: Test took 46981ms.
[14:31:35.555] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:35.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:36.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:37.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:38.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:39.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:40.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:41.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:42.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:42.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:43.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:44.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:45.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:46.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:47.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:48.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:49.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:50.348] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297639936
[14:31:50.436] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:31:50.436] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:31:50.446] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:50.447] <TB1>     INFO:     run 1 of 1
[14:31:50.447] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:50.792] <TB1>     INFO: Expecting 1364480 events.
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07e 8040 4e78 159 2460 4e79 159 2460 4e78 4e79 159 2486 4e78 159 2486 4e79 159 2489 4e78 159 248b 4e79 159 246d e022 c000 
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a078 80c0 4e79 159 244e 4e79 159 244f 4e79 159 2489 4e79 4e79 159 2487 4e79 159 2489 4e79 159 248a 4e79 159 246d e022 c000 
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a079 8000 4e79 159 2460 4e79 159 2462 4e79 159 2489 4e79 159 2486 4e79 159 2487 4e79 159 2488 4e79 159 248b 4e79 159 246d e022 c000 
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07a 8040 4e7a 159 244f 4e7a 159 2460 4e7a 159 2489 4e7a 4e7a 159 2486 4e7a 159 2488 4e7a 159 248a 4e7a 159 246c e022 c000 
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07b 80b1 4e78 159 244f 4e78 159 244f 4e78 159 2488 4e78 4e78 159 2486 1f8 2159 488 4e78 4e78 159 246b e022 c000 
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07c 80c0 4e78 159 2460 4e78 159 244f 4e78 159 2488 4e78 159 2486 4e79 159 2487 4e79 159 2489 4e79 159 248a 4e79 159 246e e022 c000 
[14:32:15.492] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07d 8000 4e78 159 244f 4e78 159 2461 4e79 159 2488 4e79 159 2488 4e78 159 2486 4e78 159 2489 4e79 159 248a 4e79 159 246d e022 c000 
[14:32:31.563] <TB1>     INFO: 1076544 events read in total (40057ms).
[14:32:42.374] <TB1>     INFO: 1364480 events read in total (50868ms).
[14:32:42.387] <TB1>     INFO: Test took 51940ms.
[14:32:42.420] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:42.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:43.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:44.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:45.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:46.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:47.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:48.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:49.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:50.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:51.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:52.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:53.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:54.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:55.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:56.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:57.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:58.726] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356503552
[14:32:58.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:32:58.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:32:58.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:32:58.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:32:58.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:32:58.779] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:32:58.780] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:32:58.781] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:32:58.789] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:32:58.796] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:32:58.803] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:32:58.809] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:32:58.816] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:32:58.823] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:32:58.830] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:32:58.836] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:32:58.843] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:32:58.850] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:32:58.857] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:32:58.863] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:32:58.870] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:32:58.877] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:32:58.884] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:32:58.890] <TB1>     INFO: PixTestTrim::trimTest() done
[14:32:58.890] <TB1>     INFO: vtrim:      83  99  98 100 101  96  94  98  99 111 118  94 107 106  93 104 
[14:32:58.890] <TB1>     INFO: vthrcomp:   82  88  98  92  89  85  86  92  81  89  91  91  91  94  85 103 
[14:32:58.890] <TB1>     INFO: vcal mean:  35.01  35.03  34.97  35.10  35.04  34.99  34.96  34.96  34.99  35.03  35.00  34.99  35.03  34.98  35.02  34.97 
[14:32:58.890] <TB1>     INFO: vcal RMS:    0.79   0.80   0.86   0.84   0.79   0.87   0.81   0.83   0.78   0.79   0.95   0.82   0.84   0.79   0.86   0.80 
[14:32:58.890] <TB1>     INFO: bits mean:   9.89   9.53  10.19   9.69   9.07  10.07   9.80   9.10   9.78   9.24   9.35   9.49   9.60   9.72   9.81   9.82 
[14:32:58.890] <TB1>     INFO: bits RMS:    2.43   2.52   2.57   2.32   2.58   2.58   2.68   2.70   2.62   2.54   2.65   2.60   2.40   2.59   2.61   2.58 
[14:32:58.902] <TB1>     INFO:    ----------------------------------------------------------------------
[14:32:58.902] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:32:58.902] <TB1>     INFO:    ----------------------------------------------------------------------
[14:32:58.905] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:32:58.905] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:32:58.914] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:58.914] <TB1>     INFO:     run 1 of 1
[14:32:58.914] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:59.258] <TB1>     INFO: Expecting 4160000 events.
[14:33:45.022] <TB1>     INFO: 1110025 events read in total (45049ms).
[14:34:30.246] <TB1>     INFO: 2210955 events read in total (90273ms).
[14:35:14.506] <TB1>     INFO: 3300415 events read in total (134533ms).
[14:35:49.505] <TB1>     INFO: 4160000 events read in total (169532ms).
[14:35:49.575] <TB1>     INFO: Test took 170661ms.
[14:35:49.719] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:49.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:51.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:53.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:55.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:57.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:59.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:01.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:03.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:05.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:07.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:09.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:11.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:13.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:15.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:17.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:19.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:21.553] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320331776
[14:36:21.554] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:36:21.632] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:36:21.632] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[14:36:21.644] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:21.644] <TB1>     INFO:     run 1 of 1
[14:36:21.644] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:21.000] <TB1>     INFO: Expecting 3744000 events.
[14:37:08.670] <TB1>     INFO: 1121375 events read in total (45954ms).
[14:37:54.251] <TB1>     INFO: 2229930 events read in total (91536ms).
[14:38:38.413] <TB1>     INFO: 3326020 events read in total (135697ms).
[14:38:55.834] <TB1>     INFO: 3744000 events read in total (153118ms).
[14:38:55.901] <TB1>     INFO: Test took 154258ms.
[14:38:56.028] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:56.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:58.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:59.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:01.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:03.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:05.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:07.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:09.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:11.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:13.010] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:14.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:16.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:18.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:20.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:22.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:24.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:26.306] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307027968
[14:39:26.307] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:39:26.382] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:39:26.382] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:39:26.394] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:26.394] <TB1>     INFO:     run 1 of 1
[14:39:26.394] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:26.738] <TB1>     INFO: Expecting 3432000 events.
[14:40:14.161] <TB1>     INFO: 1170660 events read in total (46708ms).
[14:41:02.104] <TB1>     INFO: 2322645 events read in total (94651ms).
[14:41:47.217] <TB1>     INFO: 3432000 events read in total (139764ms).
[14:41:47.275] <TB1>     INFO: Test took 140881ms.
[14:41:47.379] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:47.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:49.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:51.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:52.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:54.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:56.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:58.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:59.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:01.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:03.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:05.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:06.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:08.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:10.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:12.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:13.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:15.456] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293052416
[14:42:15.457] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:42:15.532] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:42:15.532] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:42:15.543] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:15.543] <TB1>     INFO:     run 1 of 1
[14:42:15.543] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:15.885] <TB1>     INFO: Expecting 3432000 events.
[14:43:03.477] <TB1>     INFO: 1169530 events read in total (46877ms).
[14:43:52.421] <TB1>     INFO: 2321215 events read in total (95822ms).
[14:44:37.648] <TB1>     INFO: 3432000 events read in total (141049ms).
[14:44:37.713] <TB1>     INFO: Test took 142171ms.
[14:44:37.821] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:38.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:39.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:41.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:43.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:45.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:46.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:48.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:50.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:52.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:53.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:55.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:57.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:58.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:00.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:02.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:04.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:05.839] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331948032
[14:45:05.840] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:45:05.913] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:45:05.913] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:45:05.923] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:05.923] <TB1>     INFO:     run 1 of 1
[14:45:05.923] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:06.265] <TB1>     INFO: Expecting 3432000 events.
[14:45:53.716] <TB1>     INFO: 1168810 events read in total (46736ms).
[14:46:41.892] <TB1>     INFO: 2320445 events read in total (94912ms).
[14:47:26.967] <TB1>     INFO: 3432000 events read in total (139988ms).
[14:47:27.026] <TB1>     INFO: Test took 141104ms.
[14:47:27.126] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:27.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:29.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:31.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:32.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:34.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:36.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:38.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:40.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:42.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:44.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:45.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:47.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:49.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:51.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:53.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:55.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:56.793] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348565504
[14:47:56.794] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.31012, thr difference RMS: 1.16647
[14:47:56.794] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.0761, thr difference RMS: 1.3988
[14:47:56.794] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.21814, thr difference RMS: 1.61554
[14:47:56.795] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.98658, thr difference RMS: 1.6358
[14:47:56.795] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.36253, thr difference RMS: 1.32685
[14:47:56.795] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.11953, thr difference RMS: 1.3646
[14:47:56.795] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.44442, thr difference RMS: 1.31633
[14:47:56.795] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.46612, thr difference RMS: 1.63319
[14:47:56.796] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.19641, thr difference RMS: 1.2097
[14:47:56.796] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.56942, thr difference RMS: 1.38699
[14:47:56.796] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.68814, thr difference RMS: 1.81846
[14:47:56.796] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.83717, thr difference RMS: 1.49379
[14:47:56.797] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.70974, thr difference RMS: 1.52675
[14:47:56.797] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.53908, thr difference RMS: 1.33786
[14:47:56.797] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.70252, thr difference RMS: 1.61603
[14:47:56.797] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.75277, thr difference RMS: 1.89149
[14:47:56.797] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.44836, thr difference RMS: 1.14566
[14:47:56.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.11622, thr difference RMS: 1.41975
[14:47:56.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.25979, thr difference RMS: 1.58408
[14:47:56.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.03304, thr difference RMS: 1.61566
[14:47:56.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.33772, thr difference RMS: 1.29727
[14:47:56.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.15108, thr difference RMS: 1.35827
[14:47:56.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.46862, thr difference RMS: 1.32116
[14:47:56.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.60466, thr difference RMS: 1.6263
[14:47:56.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.11952, thr difference RMS: 1.18082
[14:47:56.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.52092, thr difference RMS: 1.37993
[14:47:56.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.68321, thr difference RMS: 1.80791
[14:47:56.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.80485, thr difference RMS: 1.48286
[14:47:56.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.71285, thr difference RMS: 1.5247
[14:47:56.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.5567, thr difference RMS: 1.35598
[14:47:56.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.59178, thr difference RMS: 1.57182
[14:47:56.800] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.80786, thr difference RMS: 1.88703
[14:47:56.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.67688, thr difference RMS: 1.14207
[14:47:56.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.23218, thr difference RMS: 1.40533
[14:47:56.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.36554, thr difference RMS: 1.60963
[14:47:56.801] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.10199, thr difference RMS: 1.59857
[14:47:56.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.41475, thr difference RMS: 1.27153
[14:47:56.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.21884, thr difference RMS: 1.34846
[14:47:56.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.50394, thr difference RMS: 1.3246
[14:47:56.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.82342, thr difference RMS: 1.59319
[14:47:56.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.20431, thr difference RMS: 1.1787
[14:47:56.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.51663, thr difference RMS: 1.38184
[14:47:56.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.76041, thr difference RMS: 1.80293
[14:47:56.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.98691, thr difference RMS: 1.50191
[14:47:56.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.77332, thr difference RMS: 1.4898
[14:47:56.803] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.65017, thr difference RMS: 1.32866
[14:47:56.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.67795, thr difference RMS: 1.56673
[14:47:56.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.88744, thr difference RMS: 1.88677
[14:47:56.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.90097, thr difference RMS: 1.13593
[14:47:56.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.32128, thr difference RMS: 1.39859
[14:47:56.804] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.41661, thr difference RMS: 1.60623
[14:47:56.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.11765, thr difference RMS: 1.58639
[14:47:56.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.46866, thr difference RMS: 1.24954
[14:47:56.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.31869, thr difference RMS: 1.32292
[14:47:56.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.53905, thr difference RMS: 1.32749
[14:47:56.805] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.04213, thr difference RMS: 1.61979
[14:47:56.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.2245, thr difference RMS: 1.19772
[14:47:56.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.46137, thr difference RMS: 1.39716
[14:47:56.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.7807, thr difference RMS: 1.84387
[14:47:56.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.08735, thr difference RMS: 1.47602
[14:47:56.806] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.77414, thr difference RMS: 1.49753
[14:47:56.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.74515, thr difference RMS: 1.33907
[14:47:56.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.68527, thr difference RMS: 1.54491
[14:47:56.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.9079, thr difference RMS: 1.8771
[14:47:56.911] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:47:56.914] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2032 seconds
[14:47:56.914] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:47:57.618] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:47:57.618] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:47:57.622] <TB1>     INFO: ######################################################################
[14:47:57.622] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:47:57.622] <TB1>     INFO: ######################################################################
[14:47:57.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:47:57.622] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:47:57.622] <TB1>     INFO:    ----------------------------------------------------------------------
[14:47:57.622] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:47:57.634] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:47:57.634] <TB1>     INFO:     run 1 of 1
[14:47:57.634] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:57.982] <TB1>     INFO: Expecting 59072000 events.
[14:48:27.405] <TB1>     INFO: 1072800 events read in total (28708ms).
[14:48:55.750] <TB1>     INFO: 2141800 events read in total (57053ms).
[14:49:24.290] <TB1>     INFO: 3212600 events read in total (85593ms).
[14:49:52.781] <TB1>     INFO: 4283400 events read in total (114084ms).
[14:50:21.586] <TB1>     INFO: 5351800 events read in total (142889ms).
[14:50:50.371] <TB1>     INFO: 6423200 events read in total (171674ms).
[14:51:19.090] <TB1>     INFO: 7493600 events read in total (200393ms).
[14:51:47.799] <TB1>     INFO: 8562400 events read in total (229102ms).
[14:52:16.482] <TB1>     INFO: 9635000 events read in total (257785ms).
[14:52:45.122] <TB1>     INFO: 10704000 events read in total (286425ms).
[14:53:13.776] <TB1>     INFO: 11772800 events read in total (315079ms).
[14:53:42.538] <TB1>     INFO: 12845000 events read in total (343841ms).
[14:54:11.189] <TB1>     INFO: 13914000 events read in total (372492ms).
[14:54:39.852] <TB1>     INFO: 14984800 events read in total (401155ms).
[14:55:08.496] <TB1>     INFO: 16055400 events read in total (429799ms).
[14:55:37.114] <TB1>     INFO: 17124000 events read in total (458417ms).
[14:56:05.867] <TB1>     INFO: 18195800 events read in total (487170ms).
[14:56:34.522] <TB1>     INFO: 19265000 events read in total (515825ms).
[14:57:03.209] <TB1>     INFO: 20333600 events read in total (544512ms).
[14:57:31.977] <TB1>     INFO: 21406200 events read in total (573280ms).
[14:58:00.679] <TB1>     INFO: 22475200 events read in total (601982ms).
[14:58:29.247] <TB1>     INFO: 23543600 events read in total (630550ms).
[14:58:57.923] <TB1>     INFO: 24616200 events read in total (659226ms).
[14:59:26.573] <TB1>     INFO: 25685000 events read in total (687876ms).
[14:59:55.193] <TB1>     INFO: 26754400 events read in total (716496ms).
[15:00:23.783] <TB1>     INFO: 27826400 events read in total (745086ms).
[15:00:52.547] <TB1>     INFO: 28895200 events read in total (773850ms).
[15:01:21.062] <TB1>     INFO: 29966000 events read in total (802365ms).
[15:01:49.776] <TB1>     INFO: 31036200 events read in total (831079ms).
[15:02:18.306] <TB1>     INFO: 32104600 events read in total (859609ms).
[15:02:47.008] <TB1>     INFO: 33176200 events read in total (888311ms).
[15:03:15.660] <TB1>     INFO: 34246200 events read in total (916963ms).
[15:03:44.362] <TB1>     INFO: 35314600 events read in total (945665ms).
[15:04:13.040] <TB1>     INFO: 36385600 events read in total (974343ms).
[15:04:41.662] <TB1>     INFO: 37455800 events read in total (1002965ms).
[15:05:10.373] <TB1>     INFO: 38524800 events read in total (1031676ms).
[15:05:39.084] <TB1>     INFO: 39597000 events read in total (1060387ms).
[15:06:07.705] <TB1>     INFO: 40665200 events read in total (1089008ms).
[15:06:36.354] <TB1>     INFO: 41733600 events read in total (1117657ms).
[15:07:05.040] <TB1>     INFO: 42806400 events read in total (1146343ms).
[15:07:33.683] <TB1>     INFO: 43875000 events read in total (1174986ms).
[15:08:02.265] <TB1>     INFO: 44943800 events read in total (1203568ms).
[15:08:30.973] <TB1>     INFO: 46015800 events read in total (1232276ms).
[15:08:59.724] <TB1>     INFO: 47084200 events read in total (1261027ms).
[15:09:28.426] <TB1>     INFO: 48153200 events read in total (1289729ms).
[15:09:57.238] <TB1>     INFO: 49225000 events read in total (1318541ms).
[15:10:25.832] <TB1>     INFO: 50292800 events read in total (1347135ms).
[15:10:54.411] <TB1>     INFO: 51360600 events read in total (1375714ms).
[15:11:22.968] <TB1>     INFO: 52431200 events read in total (1404271ms).
[15:11:51.657] <TB1>     INFO: 53501000 events read in total (1432960ms).
[15:12:20.283] <TB1>     INFO: 54568400 events read in total (1461586ms).
[15:12:48.873] <TB1>     INFO: 55636200 events read in total (1490176ms).
[15:13:17.101] <TB1>     INFO: 56707200 events read in total (1518404ms).
[15:13:45.792] <TB1>     INFO: 57775400 events read in total (1547095ms).
[15:14:13.989] <TB1>     INFO: 58844200 events read in total (1575292ms).
[15:14:20.283] <TB1>     INFO: 59072000 events read in total (1581586ms).
[15:14:20.304] <TB1>     INFO: Test took 1582670ms.
[15:14:20.362] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:20.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:20.501] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:21.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:21.702] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:22.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:22.885] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:24.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:24.088] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:25.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:25.292] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:26.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:26.484] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:27.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:27.699] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:28.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:28.903] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:30.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:30.098] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:31.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:31.286] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:32.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:32.468] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:33.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:33.662] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:34.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:34.859] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:36.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:36.037] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:37.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:37.216] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:38.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:38.401] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:39.600] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497410048
[15:14:39.632] <TB1>     INFO: PixTestScurves::scurves() done 
[15:14:39.632] <TB1>     INFO: Vcal mean:  35.09  35.11  35.06  35.17  35.12  35.05  35.06  35.10  35.05  35.11  35.13  35.09  35.16  35.08  35.16  35.09 
[15:14:39.632] <TB1>     INFO: Vcal RMS:    0.66   0.67   0.74   0.68   0.64   0.75   0.67   0.70   0.66   0.65   0.82   0.68   0.68   0.65   0.73   0.67 
[15:14:39.633] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:14:39.707] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:14:39.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:14:39.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:14:39.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:14:39.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:14:39.708] <TB1>     INFO: ######################################################################
[15:14:39.708] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:14:39.708] <TB1>     INFO: ######################################################################
[15:14:39.710] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:14:40.053] <TB1>     INFO: Expecting 41600 events.
[15:14:44.156] <TB1>     INFO: 41600 events read in total (3371ms).
[15:14:44.157] <TB1>     INFO: Test took 4447ms.
[15:14:44.165] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:44.165] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:14:44.165] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:14:44.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:14:44.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:14:44.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:14:44.173] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:14:44.512] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:14:44.858] <TB1>     INFO: Expecting 41600 events.
[15:14:48.996] <TB1>     INFO: 41600 events read in total (3423ms).
[15:14:48.997] <TB1>     INFO: Test took 4485ms.
[15:14:49.005] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:49.005] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:14:49.005] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:14:49.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.837
[15:14:49.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 171
[15:14:49.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.155
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 171
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.485
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.121
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.511
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.288
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 176
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.889
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.644
[15:14:49.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.092
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.52
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.072
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.161
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.172
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.971
[15:14:49.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:14:49.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.403
[15:14:49.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[15:14:49.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.346
[15:14:49.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[15:14:49.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:14:49.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:14:49.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:14:49.101] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:14:49.444] <TB1>     INFO: Expecting 41600 events.
[15:14:53.565] <TB1>     INFO: 41600 events read in total (3406ms).
[15:14:53.565] <TB1>     INFO: Test took 4465ms.
[15:14:53.573] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:53.574] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:14:53.574] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:14:53.578] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:14:53.578] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 1
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3609
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 63
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.076
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 63
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7719
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 84
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.834
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 78
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3407
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 81
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3746
[15:14:53.579] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 77
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1142
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 79
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9172
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 66
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9493
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 87
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8636
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 82
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.044
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 90
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.009
[15:14:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 62
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1997
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 85
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.408
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6184
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4283
[15:14:53.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,60] phvalue 69
[15:14:53.583] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[15:14:53.991] <TB1>     INFO: Expecting 2560 events.
[15:14:54.949] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:54.950] <TB1>     INFO: Test took 1367ms.
[15:14:54.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:54.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 1 1
[15:14:55.457] <TB1>     INFO: Expecting 2560 events.
[15:14:56.416] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:56.416] <TB1>     INFO: Test took 1466ms.
[15:14:56.416] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:56.416] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 2 2
[15:14:56.923] <TB1>     INFO: Expecting 2560 events.
[15:14:57.881] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:57.881] <TB1>     INFO: Test took 1465ms.
[15:14:57.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:57.881] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 3 3
[15:14:58.392] <TB1>     INFO: Expecting 2560 events.
[15:14:59.348] <TB1>     INFO: 2560 events read in total (241ms).
[15:14:59.348] <TB1>     INFO: Test took 1466ms.
[15:14:59.348] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:59.349] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 4 4
[15:14:59.856] <TB1>     INFO: Expecting 2560 events.
[15:15:00.814] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:00.814] <TB1>     INFO: Test took 1465ms.
[15:15:00.814] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:00.815] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[15:15:01.322] <TB1>     INFO: Expecting 2560 events.
[15:15:02.280] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:02.280] <TB1>     INFO: Test took 1465ms.
[15:15:02.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:02.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 6 6
[15:15:02.788] <TB1>     INFO: Expecting 2560 events.
[15:15:03.746] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:03.746] <TB1>     INFO: Test took 1465ms.
[15:15:03.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:03.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 7 7
[15:15:04.254] <TB1>     INFO: Expecting 2560 events.
[15:15:05.213] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:05.214] <TB1>     INFO: Test took 1467ms.
[15:15:05.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:05.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 8 8
[15:15:05.722] <TB1>     INFO: Expecting 2560 events.
[15:15:06.681] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:06.681] <TB1>     INFO: Test took 1467ms.
[15:15:06.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:06.682] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:15:07.191] <TB1>     INFO: Expecting 2560 events.
[15:15:08.151] <TB1>     INFO: 2560 events read in total (246ms).
[15:15:08.151] <TB1>     INFO: Test took 1469ms.
[15:15:08.152] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:08.152] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:15:08.659] <TB1>     INFO: Expecting 2560 events.
[15:15:09.617] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:09.618] <TB1>     INFO: Test took 1466ms.
[15:15:09.618] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:09.618] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[15:15:10.125] <TB1>     INFO: Expecting 2560 events.
[15:15:11.083] <TB1>     INFO: 2560 events read in total (243ms).
[15:15:11.083] <TB1>     INFO: Test took 1465ms.
[15:15:11.084] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:11.084] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[15:15:11.591] <TB1>     INFO: Expecting 2560 events.
[15:15:12.550] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:12.550] <TB1>     INFO: Test took 1466ms.
[15:15:12.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:12.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[15:15:13.058] <TB1>     INFO: Expecting 2560 events.
[15:15:14.015] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:14.016] <TB1>     INFO: Test took 1466ms.
[15:15:14.016] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:14.016] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:15:14.524] <TB1>     INFO: Expecting 2560 events.
[15:15:15.481] <TB1>     INFO: 2560 events read in total (244ms).
[15:15:15.482] <TB1>     INFO: Test took 1466ms.
[15:15:15.482] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:15.482] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 60, 15 15
[15:15:15.990] <TB1>     INFO: Expecting 2560 events.
[15:15:16.947] <TB1>     INFO: 2560 events read in total (242ms).
[15:15:16.947] <TB1>     INFO: Test took 1465ms.
[15:15:16.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:15:16.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:15:16.953] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:17.456] <TB1>     INFO: Expecting 655360 events.
[15:15:29.196] <TB1>     INFO: 655360 events read in total (11023ms).
[15:15:29.207] <TB1>     INFO: Expecting 655360 events.
[15:15:40.814] <TB1>     INFO: 655360 events read in total (11053ms).
[15:15:40.829] <TB1>     INFO: Expecting 655360 events.
[15:15:52.361] <TB1>     INFO: 655360 events read in total (10971ms).
[15:15:52.381] <TB1>     INFO: Expecting 655360 events.
[15:16:03.952] <TB1>     INFO: 655360 events read in total (11016ms).
[15:16:03.978] <TB1>     INFO: Expecting 655360 events.
[15:16:15.454] <TB1>     INFO: 655360 events read in total (10930ms).
[15:16:15.482] <TB1>     INFO: Expecting 655360 events.
[15:16:26.976] <TB1>     INFO: 655360 events read in total (10946ms).
[15:16:27.010] <TB1>     INFO: Expecting 655360 events.
[15:16:38.611] <TB1>     INFO: 655360 events read in total (11058ms).
[15:16:38.648] <TB1>     INFO: Expecting 655360 events.
[15:16:50.234] <TB1>     INFO: 655360 events read in total (11052ms).
[15:16:50.276] <TB1>     INFO: Expecting 655360 events.
[15:17:01.919] <TB1>     INFO: 655360 events read in total (11113ms).
[15:17:01.964] <TB1>     INFO: Expecting 655360 events.
[15:17:13.537] <TB1>     INFO: 655360 events read in total (11046ms).
[15:17:13.586] <TB1>     INFO: Expecting 655360 events.
[15:17:25.211] <TB1>     INFO: 655360 events read in total (11098ms).
[15:17:25.286] <TB1>     INFO: Expecting 655360 events.
[15:17:36.917] <TB1>     INFO: 655360 events read in total (11104ms).
[15:17:36.975] <TB1>     INFO: Expecting 655360 events.
[15:17:48.590] <TB1>     INFO: 655360 events read in total (11088ms).
[15:17:48.652] <TB1>     INFO: Expecting 655360 events.
[15:18:00.275] <TB1>     INFO: 655360 events read in total (11097ms).
[15:18:00.343] <TB1>     INFO: Expecting 655360 events.
[15:18:11.948] <TB1>     INFO: 655360 events read in total (11078ms).
[15:18:12.031] <TB1>     INFO: Expecting 655360 events.
[15:18:23.655] <TB1>     INFO: 655360 events read in total (11097ms).
[15:18:23.732] <TB1>     INFO: Test took 186780ms.
[15:18:23.839] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:24.138] <TB1>     INFO: Expecting 655360 events.
[15:18:35.882] <TB1>     INFO: 655360 events read in total (11028ms).
[15:18:35.894] <TB1>     INFO: Expecting 655360 events.
[15:18:47.500] <TB1>     INFO: 655360 events read in total (11045ms).
[15:18:47.515] <TB1>     INFO: Expecting 655360 events.
[15:18:59.124] <TB1>     INFO: 655360 events read in total (11049ms).
[15:18:59.143] <TB1>     INFO: Expecting 655360 events.
[15:19:10.695] <TB1>     INFO: 655360 events read in total (10995ms).
[15:19:10.720] <TB1>     INFO: Expecting 655360 events.
[15:19:22.288] <TB1>     INFO: 655360 events read in total (11017ms).
[15:19:22.318] <TB1>     INFO: Expecting 655360 events.
[15:19:33.897] <TB1>     INFO: 655360 events read in total (11037ms).
[15:19:33.929] <TB1>     INFO: Expecting 655360 events.
[15:19:45.551] <TB1>     INFO: 655360 events read in total (11082ms).
[15:19:45.588] <TB1>     INFO: Expecting 655360 events.
[15:19:57.161] <TB1>     INFO: 655360 events read in total (11046ms).
[15:19:57.202] <TB1>     INFO: Expecting 655360 events.
[15:20:08.839] <TB1>     INFO: 655360 events read in total (11110ms).
[15:20:08.884] <TB1>     INFO: Expecting 655360 events.
[15:20:20.510] <TB1>     INFO: 655360 events read in total (11097ms).
[15:20:20.559] <TB1>     INFO: Expecting 655360 events.
[15:20:32.223] <TB1>     INFO: 655360 events read in total (11137ms).
[15:20:32.277] <TB1>     INFO: Expecting 655360 events.
[15:20:43.937] <TB1>     INFO: 655360 events read in total (11133ms).
[15:20:43.999] <TB1>     INFO: Expecting 655360 events.
[15:20:55.683] <TB1>     INFO: 655360 events read in total (11157ms).
[15:20:55.752] <TB1>     INFO: Expecting 655360 events.
[15:21:07.462] <TB1>     INFO: 655360 events read in total (11184ms).
[15:21:07.552] <TB1>     INFO: Expecting 655360 events.
[15:21:19.174] <TB1>     INFO: 655360 events read in total (11095ms).
[15:21:19.248] <TB1>     INFO: Expecting 655360 events.
[15:21:30.941] <TB1>     INFO: 655360 events read in total (11166ms).
[15:21:31.039] <TB1>     INFO: Test took 187200ms.
[15:21:31.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:21:31.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:21:31.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:21:31.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:21:31.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:21:31.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:21:31.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:21:31.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:21:31.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:21:31.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:21:31.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:21:31.221] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:21:31.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:21:31.222] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.223] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:21:31.223] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.223] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:21:31.223] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:31.224] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:21:31.224] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.231] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.238] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:21:31.245] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:21:31.252] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.259] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.266] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.273] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.280] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.287] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.294] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.302] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.309] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.316] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.323] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.330] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.337] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.344] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:31.352] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:21:31.358] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:21:31.366] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:21:31.373] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:21:31.380] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:21:31.387] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:21:31.394] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:21:31.401] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:21:31.408] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:21:31.415] <TB1>     INFO: safety margin for low PH: adding 10, margin is now 30
[15:21:31.422] <TB1>     INFO: safety margin for low PH: adding 11, margin is now 31
[15:21:31.429] <TB1>     INFO: safety margin for low PH: adding 12, margin is now 32
[15:21:31.436] <TB1>     INFO: safety margin for low PH: adding 13, margin is now 33
[15:21:31.443] <TB1>     INFO: safety margin for low PH: adding 14, margin is now 34
[15:21:31.450] <TB1>     INFO: safety margin for low PH: adding 15, margin is now 35
[15:21:31.457] <TB1>     INFO: safety margin for low PH: adding 16, margin is now 36
[15:21:31.464] <TB1>     INFO: safety margin for low PH: adding 17, margin is now 37
[15:21:31.471] <TB1>     INFO: safety margin for low PH: adding 18, margin is now 38
[15:21:31.478] <TB1>     INFO: safety margin for low PH: adding 19, margin is now 39
[15:21:31.485] <TB1>     INFO: safety margin for low PH: adding 20, margin is now 40
[15:21:31.492] <TB1>     INFO: safety margin for low PH: adding 21, margin is now 41
[15:21:31.499] <TB1>     INFO: safety margin for low PH: adding 22, margin is now 42
[15:21:31.506] <TB1>     INFO: safety margin for low PH: adding 23, margin is now 43
[15:21:31.513] <TB1>     INFO: safety margin for low PH: adding 24, margin is now 44
[15:21:31.520] <TB1>     INFO: safety margin for low PH: adding 25, margin is now 45
[15:21:31.527] <TB1>     INFO: safety margin for low PH: adding 26, margin is now 46
[15:21:31.534] <TB1>     INFO: safety margin for low PH: adding 27, margin is now 47
[15:21:31.541] <TB1>     INFO: safety margin for low PH: adding 28, margin is now 48
[15:21:31.548] <TB1>     INFO: safety margin for low PH: adding 29, margin is now 49
[15:21:31.555] <TB1>     INFO: safety margin for low PH: adding 30, margin is now 50
[15:21:31.562] <TB1>     INFO: safety margin for low PH: adding 31, margin is now 51
[15:21:31.569] <TB1>     INFO: safety margin for low PH: adding 32, margin is now 52
[15:21:31.576] <TB1>     INFO: safety margin for low PH: adding 33, margin is now 53
[15:21:31.583] <TB1>     INFO: safety margin for low PH: adding 34, margin is now 54
[15:21:31.589] <TB1>     INFO: safety margin for low PH: adding 35, margin is now 55
[15:21:31.596] <TB1>     INFO: safety margin for low PH: adding 36, margin is now 56
[15:21:31.603] <TB1>     INFO: safety margin for low PH: adding 37, margin is now 57
[15:21:31.610] <TB1>     INFO: safety margin for low PH: adding 38, margin is now 58
[15:21:31.617] <TB1>     INFO: safety margin for low PH: adding 39, margin is now 59
[15:21:31.624] <TB1>     INFO: safety margin for low PH: adding 40, margin is now 60
[15:21:31.630] <TB1>     INFO: safety margin for low PH: adding 41, margin is now 61
[15:21:31.637] <TB1>     INFO: safety margin for low PH: adding 42, margin is now 62
[15:21:31.644] <TB1>     INFO: safety margin for low PH: adding 43, margin is now 63
[15:21:31.651] <TB1>     INFO: safety margin for low PH: adding 44, margin is now 64
[15:21:31.658] <TB1>     INFO: safety margin for low PH: adding 45, margin is now 65
[15:21:31.664] <TB1>     INFO: safety margin for low PH: adding 46, margin is now 66
[15:21:31.671] <TB1>     INFO: safety margin for low PH: adding 47, margin is now 67
[15:21:31.678] <TB1>     INFO: safety margin for low PH: adding 48, margin is now 68
[15:21:31.685] <TB1>     INFO: safety margin for low PH: adding 49, margin is now 69
[15:21:31.692] <TB1>     INFO: safety margin for low PH: adding 50, margin is now 70
[15:21:31.699] <TB1>     INFO: safety margin for low PH: adding 51, margin is now 71
[15:21:31.705] <TB1>     INFO: safety margin for low PH: adding 52, margin is now 72
[15:21:31.712] <TB1>     INFO: safety margin for low PH: adding 53, margin is now 73
[15:21:31.719] <TB1>     INFO: safety margin for low PH: adding 54, margin is now 74
[15:21:31.726] <TB1>     INFO: safety margin for low PH: adding 55, margin is now 75
[15:21:31.733] <TB1>     INFO: safety margin for low PH: adding 56, margin is now 76
[15:21:31.739] <TB1>     INFO: safety margin for low PH: adding 57, margin is now 77
[15:21:31.746] <TB1>     INFO: safety margin for low PH: adding 58, margin is now 78
[15:21:31.753] <TB1>     INFO: safety margin for low PH: adding 59, margin is now 79
[15:21:31.760] <TB1>     INFO: safety margin for low PH: adding 60, margin is now 80
[15:21:31.767] <TB1>     INFO: safety margin for low PH: adding 61, margin is now 81
[15:21:31.774] <TB1>     INFO: safety margin for low PH: adding 62, margin is now 82
[15:21:31.780] <TB1>     INFO: safety margin for low PH: adding 63, margin is now 83
[15:21:31.787] <TB1>     INFO: safety margin for low PH: adding 64, margin is now 84
[15:21:31.794] <TB1>     INFO: safety margin for low PH: adding 65, margin is now 85
[15:21:31.801] <TB1>     INFO: safety margin for low PH: adding 66, margin is now 86
[15:21:31.808] <TB1>     INFO: safety margin for low PH: adding 67, margin is now 87
[15:21:31.815] <TB1>     INFO: safety margin for low PH: adding 68, margin is now 88
[15:21:31.822] <TB1>     INFO: safety margin for low PH: adding 69, margin is now 89
[15:21:31.828] <TB1>     INFO: safety margin for low PH: adding 70, margin is now 90
[15:21:31.835] <TB1>     INFO: safety margin for low PH: adding 71, margin is now 91
[15:21:31.842] <TB1>     INFO: safety margin for low PH: adding 72, margin is now 92
[15:21:31.849] <TB1>     INFO: safety margin for low PH: adding 73, margin is now 93
[15:21:31.856] <TB1>     INFO: safety margin for low PH: adding 74, margin is now 94
[15:21:31.862] <TB1>     INFO: safety margin for low PH: adding 75, margin is now 95
[15:21:31.869] <TB1>     INFO: safety margin for low PH: adding 76, margin is now 96
[15:21:31.876] <TB1>     INFO: safety margin for low PH: adding 77, margin is now 97
[15:21:31.883] <TB1>     INFO: safety margin for low PH: adding 78, margin is now 98
[15:21:31.890] <TB1>     INFO: safety margin for low PH: adding 79, margin is now 99
[15:21:31.897] <TB1>     INFO: safety margin for low PH: adding 80, margin is now 100
[15:21:31.903] <TB1>     INFO: safety margin for low PH: adding 81, margin is now 101
[15:21:31.910] <TB1>     INFO: safety margin for low PH: adding 82, margin is now 102
[15:21:31.917] <TB1>     INFO: safety margin for low PH: adding 83, margin is now 103
[15:21:31.924] <TB1>     INFO: safety margin for low PH: adding 84, margin is now 104
[15:21:31.931] <TB1>     INFO: safety margin for low PH: adding 85, margin is now 105
[15:21:31.938] <TB1>     INFO: safety margin for low PH: adding 86, margin is now 106
[15:21:31.945] <TB1>     INFO: safety margin for low PH: adding 87, margin is now 107
[15:21:31.952] <TB1>     INFO: safety margin for low PH: adding 88, margin is now 108
[15:21:31.959] <TB1>     INFO: safety margin for low PH: adding 89, margin is now 109
[15:21:31.966] <TB1>     INFO: safety margin for low PH: adding 90, margin is now 110
[15:21:31.973] <TB1>     INFO: safety margin for low PH: adding 91, margin is now 111
[15:21:31.980] <TB1>     INFO: safety margin for low PH: adding 92, margin is now 112
[15:21:31.987] <TB1>     INFO: safety margin for low PH: adding 93, margin is now 113
[15:21:31.994] <TB1>     INFO: safety margin for low PH: adding 94, margin is now 114
[15:21:32.002] <TB1>     INFO: safety margin for low PH: adding 95, margin is now 115
[15:21:32.008] <TB1>     INFO: safety margin for low PH: adding 96, margin is now 116
[15:21:32.015] <TB1>     INFO: safety margin for low PH: adding 97, margin is now 117
[15:21:32.022] <TB1>     INFO: safety margin for low PH: adding 98, margin is now 118
[15:21:32.029] <TB1>     INFO: safety margin for low PH: adding 99, margin is now 119
[15:21:32.036] <TB1>     INFO: safety margin for low PH: adding 100, margin is now 120
[15:21:32.043] <TB1>     INFO: safety margin for low PH: adding 101, margin is now 121
[15:21:32.051] <TB1>     INFO: safety margin for low PH: adding 102, margin is now 122
[15:21:32.057] <TB1>     INFO: safety margin for low PH: adding 103, margin is now 123
[15:21:32.064] <TB1>     INFO: safety margin for low PH: adding 104, margin is now 124
[15:21:32.072] <TB1>     INFO: safety margin for low PH: adding 105, margin is now 125
[15:21:32.079] <TB1>     INFO: safety margin for low PH: adding 106, margin is now 126
[15:21:32.086] <TB1>     INFO: safety margin for low PH: adding 107, margin is now 127
[15:21:32.093] <TB1>     INFO: safety margin for low PH: adding 108, margin is now 128
[15:21:32.101] <TB1>     INFO: safety margin for low PH: adding 109, margin is now 129
[15:21:32.108] <TB1>     INFO: safety margin for low PH: adding 110, margin is now 130
[15:21:32.116] <TB1>     INFO: safety margin for low PH: adding 111, margin is now 131
[15:21:32.123] <TB1>     INFO: safety margin for low PH: adding 112, margin is now 132
[15:21:32.131] <TB1>     INFO: safety margin for low PH: adding 113, margin is now 133
[15:21:32.138] <TB1>     INFO: safety margin for low PH: adding 114, margin is now 134
[15:21:32.145] <TB1>     INFO: safety margin for low PH: adding 115, margin is now 135
[15:21:32.152] <TB1>     INFO: safety margin for low PH: adding 116, margin is now 136
[15:21:32.159] <TB1>     INFO: safety margin for low PH: adding 117, margin is now 137
[15:21:32.166] <TB1>     INFO: safety margin for low PH: adding 118, margin is now 138
[15:21:32.173] <TB1>     INFO: safety margin for low PH: adding 119, margin is now 139
[15:21:32.180] <TB1>     INFO: safety margin for low PH: adding 120, margin is now 140
[15:21:32.187] <TB1>     INFO: safety margin for low PH: adding 121, margin is now 141
[15:21:32.194] <TB1>     INFO: safety margin for low PH: adding 122, margin is now 142
[15:21:32.201] <TB1>     INFO: safety margin for low PH: adding 123, margin is now 143
[15:21:32.208] <TB1>     INFO: safety margin for low PH: adding 124, margin is now 144
[15:21:32.215] <TB1>     INFO: safety margin for low PH: adding 125, margin is now 145
[15:21:32.222] <TB1>     INFO: safety margin for low PH: adding 126, margin is now 146
[15:21:32.228] <TB1>     INFO: safety margin for low PH: adding 127, margin is now 147
[15:21:32.236] <TB1>     INFO: safety margin for low PH: adding 128, margin is now 148
[15:21:32.242] <TB1>     INFO: safety margin for low PH: adding 129, margin is now 149
[15:21:32.250] <TB1>     INFO: safety margin for low PH: adding 130, margin is now 150
[15:21:32.256] <TB1>     INFO: safety margin for low PH: adding 131, margin is now 151
[15:21:32.263] <TB1>     INFO: safety margin for low PH: adding 132, margin is now 152
[15:21:32.270] <TB1>     INFO: safety margin for low PH: adding 133, margin is now 153
[15:21:32.277] <TB1>     INFO: safety margin for low PH: adding 134, margin is now 154
[15:21:32.284] <TB1>     INFO: safety margin for low PH: adding 135, margin is now 155
[15:21:32.291] <TB1>     INFO: safety margin for low PH: adding 136, margin is now 156
[15:21:32.298] <TB1>     INFO: safety margin for low PH: adding 137, margin is now 157
[15:21:32.305] <TB1>     INFO: safety margin for low PH: adding 138, margin is now 158
[15:21:32.312] <TB1>     INFO: safety margin for low PH: adding 139, margin is now 159
[15:21:32.319] <TB1>     INFO: safety margin for low PH: adding 140, margin is now 160
[15:21:32.326] <TB1>     INFO: safety margin for low PH: adding 141, margin is now 161
[15:21:32.333] <TB1>     INFO: safety margin for low PH: adding 142, margin is now 162
[15:21:32.340] <TB1>     INFO: safety margin for low PH: adding 143, margin is now 163
[15:21:32.347] <TB1>     INFO: safety margin for low PH: adding 144, margin is now 164
[15:21:32.354] <TB1>     INFO: safety margin for low PH: adding 145, margin is now 165
[15:21:32.361] <TB1>     INFO: safety margin for low PH: adding 146, margin is now 166
[15:21:32.368] <TB1>     INFO: safety margin for low PH: adding 147, margin is now 167
[15:21:32.375] <TB1>     INFO: safety margin for low PH: adding 148, margin is now 168
[15:21:32.382] <TB1>     INFO: safety margin for low PH: adding 149, margin is now 169
[15:21:32.388] <TB1>     INFO: safety margin for low PH: adding 150, margin is now 170
[15:21:32.395] <TB1>     INFO: safety margin for low PH: adding 151, margin is now 171
[15:21:32.402] <TB1>     INFO: safety margin for low PH: adding 152, margin is now 172
[15:21:32.409] <TB1>     INFO: safety margin for low PH: adding 153, margin is now 173
[15:21:32.416] <TB1>     INFO: safety margin for low PH: adding 154, margin is now 174
[15:21:32.423] <TB1>     INFO: safety margin for low PH: adding 155, margin is now 175
[15:21:32.430] <TB1>     INFO: safety margin for low PH: adding 156, margin is now 176
[15:21:32.437] <TB1>     INFO: safety margin for low PH: adding 157, margin is now 177
[15:21:32.444] <TB1>     INFO: safety margin for low PH: adding 158, margin is now 178
[15:21:32.451] <TB1>     INFO: safety margin for low PH: adding 159, margin is now 179
[15:21:32.458] <TB1>     INFO: safety margin for low PH: adding 160, margin is now 180
[15:21:32.465] <TB1>     INFO: safety margin for low PH: adding 161, margin is now 181
[15:21:32.472] <TB1>     INFO: safety margin for low PH: adding 162, margin is now 182
[15:21:32.479] <TB1>     INFO: safety margin for low PH: adding 163, margin is now 183
[15:21:32.486] <TB1>     INFO: safety margin for low PH: adding 164, margin is now 184
[15:21:32.493] <TB1>     INFO: safety margin for low PH: adding 165, margin is now 185
[15:21:32.500] <TB1>     INFO: safety margin for low PH: adding 166, margin is now 186
[15:21:32.507] <TB1>     INFO: safety margin for low PH: adding 167, margin is now 187
[15:21:32.514] <TB1>     INFO: safety margin for low PH: adding 168, margin is now 188
[15:21:32.521] <TB1>     INFO: safety margin for low PH: adding 169, margin is now 189
[15:21:32.527] <TB1>     INFO: safety margin for low PH: adding 170, margin is now 190
[15:21:32.534] <TB1>     INFO: safety margin for low PH: adding 171, margin is now 191
[15:21:32.541] <TB1>     INFO: safety margin for low PH: adding 172, margin is now 192
[15:21:32.548] <TB1>     INFO: safety margin for low PH: adding 173, margin is now 193
[15:21:32.556] <TB1>     INFO: safety margin for low PH: adding 174, margin is now 194
[15:21:32.562] <TB1>     INFO: safety margin for low PH: adding 175, margin is now 195
[15:21:32.569] <TB1>     INFO: safety margin for low PH: adding 176, margin is now 196
[15:21:32.576] <TB1>     INFO: safety margin for low PH: adding 177, margin is now 197
[15:21:32.583] <TB1>     INFO: safety margin for low PH: adding 178, margin is now 198
[15:21:32.590] <TB1>     INFO: safety margin for low PH: adding 179, margin is now 199
[15:21:32.597] <TB1>     INFO: safety margin for low PH: adding 180, margin is now 200
[15:21:32.604] <TB1>     INFO: safety margin for low PH: adding 181, margin is now 201
[15:21:32.611] <TB1>     INFO: safety margin for low PH: adding 182, margin is now 202
[15:21:32.618] <TB1>     INFO: safety margin for low PH: adding 183, margin is now 203
[15:21:32.625] <TB1>     INFO: safety margin for low PH: adding 184, margin is now 204
[15:21:32.632] <TB1>     INFO: safety margin for low PH: adding 185, margin is now 205
[15:21:32.639] <TB1>     INFO: safety margin for low PH: adding 186, margin is now 206
[15:21:32.646] <TB1>     INFO: safety margin for low PH: adding 187, margin is now 207
[15:21:32.653] <TB1>     INFO: safety margin for low PH: adding 188, margin is now 208
[15:21:32.660] <TB1>     INFO: safety margin for low PH: adding 189, margin is now 209
[15:21:32.667] <TB1>     INFO: safety margin for low PH: adding 190, margin is now 210
[15:21:32.674] <TB1>     INFO: safety margin for low PH: adding 191, margin is now 211
[15:21:32.681] <TB1>     INFO: safety margin for low PH: adding 192, margin is now 212
[15:21:32.688] <TB1>     INFO: safety margin for low PH: adding 193, margin is now 213
[15:21:32.695] <TB1>     INFO: safety margin for low PH: adding 194, margin is now 214
[15:21:32.702] <TB1>     INFO: safety margin for low PH: adding 195, margin is now 215
[15:21:32.709] <TB1>     INFO: safety margin for low PH: adding 196, margin is now 216
[15:21:32.716] <TB1>     INFO: safety margin for low PH: adding 197, margin is now 217
[15:21:32.723] <TB1>     INFO: safety margin for low PH: adding 198, margin is now 218
[15:21:32.730] <TB1>     INFO: safety margin for low PH: adding 199, margin is now 219
[15:21:32.737] <TB1>     INFO: safety margin for low PH: adding 200, margin is now 220
[15:21:32.743] <TB1>     INFO: safety margin for low PH: adding 201, margin is now 221
[15:21:32.750] <TB1>     INFO: safety margin for low PH: adding 202, margin is now 222
[15:21:32.757] <TB1>     INFO: safety margin for low PH: adding 203, margin is now 223
[15:21:32.764] <TB1>     INFO: safety margin for low PH: adding 204, margin is now 224
[15:21:32.771] <TB1>     INFO: safety margin for low PH: adding 205, margin is now 225
[15:21:32.778] <TB1>     INFO: safety margin for low PH: adding 206, margin is now 226
[15:21:32.785] <TB1>     INFO: safety margin for low PH: adding 207, margin is now 227
[15:21:32.792] <TB1>     INFO: safety margin for low PH: adding 208, margin is now 228
[15:21:32.799] <TB1>     INFO: safety margin for low PH: adding 209, margin is now 229
[15:21:32.806] <TB1>     INFO: safety margin for low PH: adding 210, margin is now 230
[15:21:32.813] <TB1>     INFO: safety margin for low PH: adding 211, margin is now 231
[15:21:32.820] <TB1>     INFO: safety margin for low PH: adding 212, margin is now 232
[15:21:32.827] <TB1>     INFO: safety margin for low PH: adding 213, margin is now 233
[15:21:32.834] <TB1>     INFO: safety margin for low PH: adding 214, margin is now 234
[15:21:32.841] <TB1>     INFO: safety margin for low PH: adding 215, margin is now 235
[15:21:32.848] <TB1>     INFO: safety margin for low PH: adding 216, margin is now 236
[15:21:32.854] <TB1>     INFO: safety margin for low PH: adding 217, margin is now 237
[15:21:32.861] <TB1>     INFO: safety margin for low PH: adding 218, margin is now 238
[15:21:32.868] <TB1>     INFO: safety margin for low PH: adding 219, margin is now 239
[15:21:32.875] <TB1>     INFO: safety margin for low PH: adding 220, margin is now 240
[15:21:32.882] <TB1>     INFO: safety margin for low PH: adding 221, margin is now 241
[15:21:32.889] <TB1>     INFO: safety margin for low PH: adding 222, margin is now 242
[15:21:32.896] <TB1>     INFO: safety margin for low PH: adding 223, margin is now 243
[15:21:32.903] <TB1>     INFO: safety margin for low PH: adding 224, margin is now 244
[15:21:32.910] <TB1>     INFO: safety margin for low PH: adding 225, margin is now 245
[15:21:32.917] <TB1>     INFO: safety margin for low PH: adding 226, margin is now 246
[15:21:32.924] <TB1>     INFO: safety margin for low PH: adding 227, margin is now 247
[15:21:32.931] <TB1>     INFO: safety margin for low PH: adding 228, margin is now 248
[15:21:32.938] <TB1>     INFO: safety margin for low PH: adding 229, margin is now 249
[15:21:32.945] <TB1>     INFO: safety margin for low PH: adding 230, margin is now 250
[15:21:32.952] <TB1>     INFO: safety margin for low PH: adding 231, margin is now 251
[15:21:32.959] <TB1>     INFO: safety margin for low PH: adding 232, margin is now 252
[15:21:32.966] <TB1>     INFO: safety margin for low PH: adding 233, margin is now 253
[15:21:32.973] <TB1>     INFO: safety margin for low PH: adding 234, margin is now 254
[15:21:32.980] <TB1>     INFO: safety margin for low PH: adding 235, margin is now 255
[15:21:32.987] <TB1>     INFO: For ROC 15: No solutions with PhScale > 20 could be found. Looking for a solution with PhScale < 20.
[15:21:32.987] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:32.994] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:21:33.002] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:21:33.009] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:21:33.016] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:21:33.023] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:21:33.031] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:21:33.038] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:21:33.045] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:21:33.052] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:21:33.059] <TB1>     INFO: safety margin for low PH: adding 10, margin is now 30
[15:21:33.066] <TB1>     INFO: safety margin for low PH: adding 11, margin is now 31
[15:21:33.073] <TB1>     INFO: safety margin for low PH: adding 12, margin is now 32
[15:21:33.081] <TB1>     INFO: safety margin for low PH: adding 13, margin is now 33
[15:21:33.088] <TB1>     INFO: safety margin for low PH: adding 14, margin is now 34
[15:21:33.095] <TB1>     INFO: safety margin for low PH: adding 15, margin is now 35
[15:21:33.102] <TB1>     INFO: safety margin for low PH: adding 16, margin is now 36
[15:21:33.109] <TB1>     INFO: safety margin for low PH: adding 17, margin is now 37
[15:21:33.117] <TB1>     INFO: safety margin for low PH: adding 18, margin is now 38
[15:21:33.124] <TB1>     INFO: safety margin for low PH: adding 19, margin is now 39
[15:21:33.131] <TB1>     INFO: safety margin for low PH: adding 20, margin is now 40
[15:21:33.138] <TB1>     INFO: safety margin for low PH: adding 21, margin is now 41
[15:21:33.145] <TB1>     INFO: safety margin for low PH: adding 22, margin is now 42
[15:21:33.153] <TB1>     INFO: safety margin for low PH: adding 23, margin is now 43
[15:21:33.160] <TB1>     INFO: safety margin for low PH: adding 24, margin is now 44
[15:21:33.167] <TB1>     INFO: safety margin for low PH: adding 25, margin is now 45
[15:21:33.174] <TB1>     INFO: safety margin for low PH: adding 26, margin is now 46
[15:21:33.182] <TB1>     INFO: safety margin for low PH: adding 27, margin is now 47
[15:21:33.189] <TB1>     INFO: safety margin for low PH: adding 28, margin is now 48
[15:21:33.196] <TB1>     INFO: safety margin for low PH: adding 29, margin is now 49
[15:21:33.203] <TB1>     INFO: safety margin for low PH: adding 30, margin is now 50
[15:21:33.210] <TB1>     INFO: safety margin for low PH: adding 31, margin is now 51
[15:21:33.217] <TB1>     INFO: safety margin for low PH: adding 32, margin is now 52
[15:21:33.224] <TB1>     INFO: safety margin for low PH: adding 33, margin is now 53
[15:21:33.232] <TB1>     INFO: safety margin for low PH: adding 34, margin is now 54
[15:21:33.239] <TB1>     INFO: safety margin for low PH: adding 35, margin is now 55
[15:21:33.246] <TB1>     INFO: safety margin for low PH: adding 36, margin is now 56
[15:21:33.253] <TB1>     INFO: safety margin for low PH: adding 37, margin is now 57
[15:21:33.260] <TB1>     INFO: safety margin for low PH: adding 38, margin is now 58
[15:21:33.267] <TB1>     INFO: safety margin for low PH: adding 39, margin is now 59
[15:21:33.274] <TB1>     INFO: safety margin for low PH: adding 40, margin is now 60
[15:21:33.282] <TB1>     INFO: safety margin for low PH: adding 41, margin is now 61
[15:21:33.289] <TB1>     INFO: safety margin for low PH: adding 42, margin is now 62
[15:21:33.296] <TB1>     INFO: safety margin for low PH: adding 43, margin is now 63
[15:21:33.303] <TB1>     INFO: safety margin for low PH: adding 44, margin is now 64
[15:21:33.310] <TB1>     INFO: safety margin for low PH: adding 45, margin is now 65
[15:21:33.317] <TB1>     INFO: safety margin for low PH: adding 46, margin is now 66
[15:21:33.324] <TB1>     INFO: safety margin for low PH: adding 47, margin is now 67
[15:21:33.332] <TB1>     INFO: safety margin for low PH: adding 48, margin is now 68
[15:21:33.339] <TB1>     INFO: safety margin for low PH: adding 49, margin is now 69
[15:21:33.346] <TB1>     INFO: safety margin for low PH: adding 50, margin is now 70
[15:21:33.353] <TB1>     INFO: safety margin for low PH: adding 51, margin is now 71
[15:21:33.360] <TB1>     INFO: safety margin for low PH: adding 52, margin is now 72
[15:21:33.368] <TB1>     INFO: safety margin for low PH: adding 53, margin is now 73
[15:21:33.374] <TB1>     INFO: safety margin for low PH: adding 54, margin is now 74
[15:21:33.382] <TB1>     INFO: safety margin for low PH: adding 55, margin is now 75
[15:21:33.389] <TB1>     INFO: safety margin for low PH: adding 56, margin is now 76
[15:21:33.396] <TB1>     INFO: safety margin for low PH: adding 57, margin is now 77
[15:21:33.403] <TB1>     INFO: safety margin for low PH: adding 58, margin is now 78
[15:21:33.410] <TB1>     INFO: safety margin for low PH: adding 59, margin is now 79
[15:21:33.417] <TB1>     INFO: safety margin for low PH: adding 60, margin is now 80
[15:21:33.424] <TB1>     INFO: safety margin for low PH: adding 61, margin is now 81
[15:21:33.432] <TB1>     INFO: safety margin for low PH: adding 62, margin is now 82
[15:21:33.439] <TB1>     INFO: safety margin for low PH: adding 63, margin is now 83
[15:21:33.447] <TB1>     INFO: safety margin for low PH: adding 64, margin is now 84
[15:21:33.454] <TB1>     INFO: safety margin for low PH: adding 65, margin is now 85
[15:21:33.461] <TB1>     INFO: safety margin for low PH: adding 66, margin is now 86
[15:21:33.468] <TB1>     INFO: safety margin for low PH: adding 67, margin is now 87
[15:21:33.475] <TB1>     INFO: safety margin for low PH: adding 68, margin is now 88
[15:21:33.483] <TB1>     INFO: safety margin for low PH: adding 69, margin is now 89
[15:21:33.490] <TB1>     INFO: safety margin for low PH: adding 70, margin is now 90
[15:21:33.497] <TB1>     INFO: safety margin for low PH: adding 71, margin is now 91
[15:21:33.504] <TB1>     INFO: safety margin for low PH: adding 72, margin is now 92
[15:21:33.511] <TB1>     INFO: safety margin for low PH: adding 73, margin is now 93
[15:21:33.518] <TB1>     INFO: safety margin for low PH: adding 74, margin is now 94
[15:21:33.525] <TB1>     INFO: safety margin for low PH: adding 75, margin is now 95
[15:21:33.533] <TB1>     INFO: safety margin for low PH: adding 76, margin is now 96
[15:21:33.540] <TB1>     INFO: safety margin for low PH: adding 77, margin is now 97
[15:21:33.547] <TB1>     INFO: safety margin for low PH: adding 78, margin is now 98
[15:21:33.554] <TB1>     INFO: safety margin for low PH: adding 79, margin is now 99
[15:21:33.561] <TB1>     INFO: safety margin for low PH: adding 80, margin is now 100
[15:21:33.568] <TB1>     INFO: safety margin for low PH: adding 81, margin is now 101
[15:21:33.576] <TB1>     INFO: safety margin for low PH: adding 82, margin is now 102
[15:21:33.583] <TB1>     INFO: safety margin for low PH: adding 83, margin is now 103
[15:21:33.591] <TB1>     INFO: safety margin for low PH: adding 84, margin is now 104
[15:21:33.599] <TB1>     INFO: safety margin for low PH: adding 85, margin is now 105
[15:21:33.607] <TB1>     INFO: safety margin for low PH: adding 86, margin is now 106
[15:21:33.614] <TB1>     INFO: safety margin for low PH: adding 87, margin is now 107
[15:21:33.622] <TB1>     INFO: safety margin for low PH: adding 88, margin is now 108
[15:21:33.630] <TB1>     INFO: safety margin for low PH: adding 89, margin is now 109
[15:21:33.637] <TB1>     INFO: safety margin for low PH: adding 90, margin is now 110
[15:21:33.645] <TB1>     INFO: safety margin for low PH: adding 91, margin is now 111
[15:21:33.653] <TB1>     INFO: safety margin for low PH: adding 92, margin is now 112
[15:21:33.660] <TB1>     INFO: safety margin for low PH: adding 93, margin is now 113
[15:21:33.668] <TB1>     INFO: safety margin for low PH: adding 94, margin is now 114
[15:21:33.675] <TB1>     INFO: safety margin for low PH: adding 95, margin is now 115
[15:21:33.683] <TB1>     INFO: safety margin for low PH: adding 96, margin is now 116
[15:21:33.690] <TB1>     INFO: safety margin for low PH: adding 97, margin is now 117
[15:21:33.698] <TB1>     INFO: safety margin for low PH: adding 98, margin is now 118
[15:21:33.705] <TB1>     INFO: safety margin for low PH: adding 99, margin is now 119
[15:21:33.712] <TB1>     INFO: safety margin for low PH: adding 100, margin is now 120
[15:21:33.720] <TB1>     INFO: safety margin for low PH: adding 101, margin is now 121
[15:21:33.728] <TB1>     INFO: safety margin for low PH: adding 102, margin is now 122
[15:21:33.736] <TB1>     INFO: safety margin for low PH: adding 103, margin is now 123
[15:21:33.744] <TB1>     INFO: safety margin for low PH: adding 104, margin is now 124
[15:21:33.753] <TB1>     INFO: safety margin for low PH: adding 105, margin is now 125
[15:21:33.761] <TB1>     INFO: safety margin for low PH: adding 106, margin is now 126
[15:21:33.769] <TB1>     INFO: safety margin for low PH: adding 107, margin is now 127
[15:21:33.777] <TB1>     INFO: safety margin for low PH: adding 108, margin is now 128
[15:21:33.784] <TB1>     INFO: safety margin for low PH: adding 109, margin is now 129
[15:21:33.791] <TB1>     INFO: safety margin for low PH: adding 110, margin is now 130
[15:21:33.798] <TB1>     INFO: safety margin for low PH: adding 111, margin is now 131
[15:21:33.805] <TB1>     INFO: safety margin for low PH: adding 112, margin is now 132
[15:21:33.813] <TB1>     INFO: safety margin for low PH: adding 113, margin is now 133
[15:21:33.820] <TB1>     INFO: safety margin for low PH: adding 114, margin is now 134
[15:21:33.827] <TB1>     INFO: safety margin for low PH: adding 115, margin is now 135
[15:21:33.834] <TB1>     INFO: safety margin for low PH: adding 116, margin is now 136
[15:21:33.841] <TB1>     INFO: safety margin for low PH: adding 117, margin is now 137
[15:21:33.849] <TB1>     INFO: safety margin for low PH: adding 118, margin is now 138
[15:21:33.856] <TB1>     INFO: safety margin for low PH: adding 119, margin is now 139
[15:21:33.863] <TB1>     INFO: safety margin for low PH: adding 120, margin is now 140
[15:21:33.870] <TB1>     INFO: safety margin for low PH: adding 121, margin is now 141
[15:21:33.877] <TB1>     INFO: safety margin for low PH: adding 122, margin is now 142
[15:21:33.884] <TB1>     INFO: safety margin for low PH: adding 123, margin is now 143
[15:21:33.891] <TB1>     INFO: safety margin for low PH: adding 124, margin is now 144
[15:21:33.899] <TB1>     INFO: safety margin for low PH: adding 125, margin is now 145
[15:21:33.906] <TB1>     INFO: safety margin for low PH: adding 126, margin is now 146
[15:21:33.913] <TB1>     INFO: safety margin for low PH: adding 127, margin is now 147
[15:21:33.920] <TB1>     INFO: safety margin for low PH: adding 128, margin is now 148
[15:21:33.927] <TB1>     INFO: safety margin for low PH: adding 129, margin is now 149
[15:21:33.934] <TB1>     INFO: safety margin for low PH: adding 130, margin is now 150
[15:21:33.941] <TB1>     INFO: safety margin for low PH: adding 131, margin is now 151
[15:21:33.949] <TB1>     INFO: safety margin for low PH: adding 132, margin is now 152
[15:21:33.956] <TB1>     INFO: safety margin for low PH: adding 133, margin is now 153
[15:21:33.963] <TB1>     INFO: safety margin for low PH: adding 134, margin is now 154
[15:21:33.970] <TB1>     INFO: safety margin for low PH: adding 135, margin is now 155
[15:21:33.978] <TB1>     INFO: safety margin for low PH: adding 136, margin is now 156
[15:21:33.985] <TB1>     INFO: safety margin for low PH: adding 137, margin is now 157
[15:21:33.992] <TB1>     INFO: safety margin for low PH: adding 138, margin is now 158
[15:21:33.999] <TB1>     INFO: safety margin for low PH: adding 139, margin is now 159
[15:21:34.007] <TB1>     INFO: safety margin for low PH: adding 140, margin is now 160
[15:21:34.015] <TB1>     INFO: safety margin for low PH: adding 141, margin is now 161
[15:21:34.022] <TB1>     INFO: safety margin for low PH: adding 142, margin is now 162
[15:21:34.030] <TB1>     INFO: safety margin for low PH: adding 143, margin is now 163
[15:21:34.036] <TB1>     INFO: safety margin for low PH: adding 144, margin is now 164
[15:21:34.044] <TB1>     INFO: safety margin for low PH: adding 145, margin is now 165
[15:21:34.051] <TB1>     INFO: safety margin for low PH: adding 146, margin is now 166
[15:21:34.058] <TB1>     INFO: safety margin for low PH: adding 147, margin is now 167
[15:21:34.065] <TB1>     INFO: safety margin for low PH: adding 148, margin is now 168
[15:21:34.072] <TB1>     INFO: safety margin for low PH: adding 149, margin is now 169
[15:21:34.079] <TB1>     INFO: safety margin for low PH: adding 150, margin is now 170
[15:21:34.086] <TB1>     INFO: safety margin for low PH: adding 151, margin is now 171
[15:21:34.094] <TB1>     INFO: safety margin for low PH: adding 152, margin is now 172
[15:21:34.101] <TB1>     INFO: safety margin for low PH: adding 153, margin is now 173
[15:21:34.108] <TB1>     INFO: safety margin for low PH: adding 154, margin is now 174
[15:21:34.115] <TB1>     INFO: safety margin for low PH: adding 155, margin is now 175
[15:21:34.122] <TB1>     INFO: safety margin for low PH: adding 156, margin is now 176
[15:21:34.130] <TB1>     INFO: safety margin for low PH: adding 157, margin is now 177
[15:21:34.137] <TB1>     INFO: safety margin for low PH: adding 158, margin is now 178
[15:21:34.144] <TB1>     INFO: safety margin for low PH: adding 159, margin is now 179
[15:21:34.151] <TB1>     INFO: safety margin for low PH: adding 160, margin is now 180
[15:21:34.158] <TB1>     INFO: safety margin for low PH: adding 161, margin is now 181
[15:21:34.165] <TB1>     INFO: safety margin for low PH: adding 162, margin is now 182
[15:21:34.172] <TB1>     INFO: safety margin for low PH: adding 163, margin is now 183
[15:21:34.180] <TB1>     INFO: safety margin for low PH: adding 164, margin is now 184
[15:21:34.187] <TB1>     INFO: safety margin for low PH: adding 165, margin is now 185
[15:21:34.194] <TB1>     INFO: safety margin for low PH: adding 166, margin is now 186
[15:21:34.201] <TB1>     INFO: safety margin for low PH: adding 167, margin is now 187
[15:21:34.208] <TB1>     INFO: safety margin for low PH: adding 168, margin is now 188
[15:21:34.215] <TB1>     INFO: safety margin for low PH: adding 169, margin is now 189
[15:21:34.222] <TB1>     INFO: safety margin for low PH: adding 170, margin is now 190
[15:21:34.229] <TB1>     INFO: safety margin for low PH: adding 171, margin is now 191
[15:21:34.236] <TB1>     INFO: safety margin for low PH: adding 172, margin is now 192
[15:21:34.244] <TB1>     INFO: safety margin for low PH: adding 173, margin is now 193
[15:21:34.251] <TB1>     INFO: safety margin for low PH: adding 174, margin is now 194
[15:21:34.257] <TB1>     INFO: safety margin for low PH: adding 175, margin is now 195
[15:21:34.265] <TB1>     INFO: safety margin for low PH: adding 176, margin is now 196
[15:21:34.272] <TB1>     INFO: safety margin for low PH: adding 177, margin is now 197
[15:21:34.279] <TB1>     INFO: safety margin for low PH: adding 178, margin is now 198
[15:21:34.286] <TB1>     INFO: safety margin for low PH: adding 179, margin is now 199
[15:21:34.293] <TB1>     INFO: safety margin for low PH: adding 180, margin is now 200
[15:21:34.300] <TB1>     INFO: safety margin for low PH: adding 181, margin is now 201
[15:21:34.307] <TB1>     INFO: safety margin for low PH: adding 182, margin is now 202
[15:21:34.314] <TB1>     INFO: safety margin for low PH: adding 183, margin is now 203
[15:21:34.321] <TB1>     INFO: safety margin for low PH: adding 184, margin is now 204
[15:21:34.329] <TB1>     INFO: safety margin for low PH: adding 185, margin is now 205
[15:21:34.336] <TB1>     INFO: safety margin for low PH: adding 186, margin is now 206
[15:21:34.343] <TB1>     INFO: safety margin for low PH: adding 187, margin is now 207
[15:21:34.350] <TB1>     INFO: safety margin for low PH: adding 188, margin is now 208
[15:21:34.357] <TB1>     INFO: safety margin for low PH: adding 189, margin is now 209
[15:21:34.364] <TB1>     INFO: safety margin for low PH: adding 190, margin is now 210
[15:21:34.371] <TB1>     INFO: safety margin for low PH: adding 191, margin is now 211
[15:21:34.378] <TB1>     INFO: safety margin for low PH: adding 192, margin is now 212
[15:21:34.385] <TB1>     INFO: safety margin for low PH: adding 193, margin is now 213
[15:21:34.392] <TB1>     INFO: safety margin for low PH: adding 194, margin is now 214
[15:21:34.400] <TB1>     INFO: safety margin for low PH: adding 195, margin is now 215
[15:21:34.406] <TB1>     INFO: safety margin for low PH: adding 196, margin is now 216
[15:21:34.414] <TB1>     INFO: safety margin for low PH: adding 197, margin is now 217
[15:21:34.421] <TB1>     INFO: safety margin for low PH: adding 198, margin is now 218
[15:21:34.428] <TB1>     INFO: safety margin for low PH: adding 199, margin is now 219
[15:21:34.435] <TB1>     INFO: safety margin for low PH: adding 200, margin is now 220
[15:21:34.442] <TB1>     INFO: safety margin for low PH: adding 201, margin is now 221
[15:21:34.450] <TB1>     INFO: safety margin for low PH: adding 202, margin is now 222
[15:21:34.457] <TB1>     INFO: safety margin for low PH: adding 203, margin is now 223
[15:21:34.464] <TB1>     INFO: safety margin for low PH: adding 204, margin is now 224
[15:21:34.471] <TB1>     INFO: safety margin for low PH: adding 205, margin is now 225
[15:21:34.479] <TB1>     INFO: safety margin for low PH: adding 206, margin is now 226
[15:21:34.485] <TB1>     INFO: safety margin for low PH: adding 207, margin is now 227
[15:21:34.493] <TB1>     INFO: safety margin for low PH: adding 208, margin is now 228
[15:21:34.500] <TB1>     INFO: safety margin for low PH: adding 209, margin is now 229
[15:21:34.507] <TB1>     INFO: safety margin for low PH: adding 210, margin is now 230
[15:21:34.514] <TB1>     INFO: safety margin for low PH: adding 211, margin is now 231
[15:21:34.521] <TB1>     INFO: safety margin for low PH: adding 212, margin is now 232
[15:21:34.529] <TB1>     INFO: safety margin for low PH: adding 213, margin is now 233
[15:21:34.536] <TB1>     INFO: safety margin for low PH: adding 214, margin is now 234
[15:21:34.544] <TB1>     INFO: safety margin for low PH: adding 215, margin is now 235
[15:21:34.551] <TB1>     INFO: safety margin for low PH: adding 216, margin is now 236
[15:21:34.558] <TB1>     INFO: safety margin for low PH: adding 217, margin is now 237
[15:21:34.565] <TB1>     INFO: safety margin for low PH: adding 218, margin is now 238
[15:21:34.572] <TB1>     INFO: safety margin for low PH: adding 219, margin is now 239
[15:21:34.579] <TB1>     INFO: safety margin for low PH: adding 220, margin is now 240
[15:21:34.586] <TB1>     INFO: safety margin for low PH: adding 221, margin is now 241
[15:21:34.593] <TB1>     INFO: safety margin for low PH: adding 222, margin is now 242
[15:21:34.600] <TB1>     INFO: safety margin for low PH: adding 223, margin is now 243
[15:21:34.607] <TB1>     INFO: safety margin for low PH: adding 224, margin is now 244
[15:21:34.615] <TB1>     INFO: safety margin for low PH: adding 225, margin is now 245
[15:21:34.621] <TB1>     INFO: safety margin for low PH: adding 226, margin is now 246
[15:21:34.629] <TB1>     INFO: safety margin for low PH: adding 227, margin is now 247
[15:21:34.636] <TB1>     INFO: safety margin for low PH: adding 228, margin is now 248
[15:21:34.643] <TB1>     INFO: safety margin for low PH: adding 229, margin is now 249
[15:21:34.650] <TB1>     INFO: safety margin for low PH: adding 230, margin is now 250
[15:21:34.657] <TB1>     INFO: safety margin for low PH: adding 231, margin is now 251
[15:21:34.664] <TB1>     INFO: safety margin for low PH: adding 232, margin is now 252
[15:21:34.671] <TB1>     INFO: safety margin for low PH: adding 233, margin is now 253
[15:21:34.679] <TB1>     INFO: safety margin for low PH: adding 234, margin is now 254
[15:21:34.686] <TB1>     INFO: safety margin for low PH: adding 235, margin is now 255
[15:21:34.693] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:21:34.725] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:21:34.725] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:21:34.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:21:34.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:21:34.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:21:34.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:21:34.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:21:34.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:21:34.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:21:34.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:21:34.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:21:34.728] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:21:34.728] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:21:34.728] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:21:34.728] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:21:34.728] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:21:35.074] <TB1>     INFO: Expecting 41600 events.
[15:21:38.911] <TB1>     INFO: 41600 events read in total (3122ms).
[15:21:38.912] <TB1>     INFO: Test took 4181ms.
[15:21:39.568] <TB1>     INFO: Expecting 41600 events.
[15:21:43.390] <TB1>     INFO: 41600 events read in total (3107ms).
[15:21:43.391] <TB1>     INFO: Test took 4171ms.
[15:21:44.045] <TB1>     INFO: Expecting 41600 events.
[15:21:47.890] <TB1>     INFO: 41600 events read in total (3130ms).
[15:21:47.891] <TB1>     INFO: Test took 4191ms.
[15:21:48.195] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:48.328] <TB1>     INFO: Expecting 2560 events.
[15:21:49.288] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:49.288] <TB1>     INFO: Test took 1093ms.
[15:21:49.290] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:49.796] <TB1>     INFO: Expecting 2560 events.
[15:21:50.758] <TB1>     INFO: 2560 events read in total (247ms).
[15:21:50.758] <TB1>     INFO: Test took 1468ms.
[15:21:50.760] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:51.267] <TB1>     INFO: Expecting 2560 events.
[15:21:52.225] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:52.226] <TB1>     INFO: Test took 1466ms.
[15:21:52.228] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:52.734] <TB1>     INFO: Expecting 2560 events.
[15:21:53.693] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:53.694] <TB1>     INFO: Test took 1466ms.
[15:21:53.697] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:54.203] <TB1>     INFO: Expecting 2560 events.
[15:21:55.161] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:55.162] <TB1>     INFO: Test took 1465ms.
[15:21:55.164] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:55.670] <TB1>     INFO: Expecting 2560 events.
[15:21:56.628] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:56.629] <TB1>     INFO: Test took 1465ms.
[15:21:56.631] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:57.136] <TB1>     INFO: Expecting 2560 events.
[15:21:58.096] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:58.096] <TB1>     INFO: Test took 1465ms.
[15:21:58.099] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:58.605] <TB1>     INFO: Expecting 2560 events.
[15:21:59.563] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:59.563] <TB1>     INFO: Test took 1464ms.
[15:21:59.565] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:00.072] <TB1>     INFO: Expecting 2560 events.
[15:22:01.030] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:01.030] <TB1>     INFO: Test took 1465ms.
[15:22:01.032] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:01.538] <TB1>     INFO: Expecting 2560 events.
[15:22:02.498] <TB1>     INFO: 2560 events read in total (245ms).
[15:22:02.498] <TB1>     INFO: Test took 1466ms.
[15:22:02.500] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:03.008] <TB1>     INFO: Expecting 2560 events.
[15:22:03.967] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:03.967] <TB1>     INFO: Test took 1467ms.
[15:22:03.971] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:04.476] <TB1>     INFO: Expecting 2560 events.
[15:22:05.435] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:05.435] <TB1>     INFO: Test took 1464ms.
[15:22:05.437] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:05.943] <TB1>     INFO: Expecting 2560 events.
[15:22:06.903] <TB1>     INFO: 2560 events read in total (245ms).
[15:22:06.904] <TB1>     INFO: Test took 1467ms.
[15:22:06.905] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:07.412] <TB1>     INFO: Expecting 2560 events.
[15:22:08.371] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:08.372] <TB1>     INFO: Test took 1467ms.
[15:22:08.375] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:08.880] <TB1>     INFO: Expecting 2560 events.
[15:22:09.841] <TB1>     INFO: 2560 events read in total (246ms).
[15:22:09.841] <TB1>     INFO: Test took 1466ms.
[15:22:09.843] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:10.349] <TB1>     INFO: Expecting 2560 events.
[15:22:11.306] <TB1>     INFO: 2560 events read in total (242ms).
[15:22:11.307] <TB1>     INFO: Test took 1464ms.
[15:22:11.309] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:11.816] <TB1>     INFO: Expecting 2560 events.
[15:22:12.776] <TB1>     INFO: 2560 events read in total (245ms).
[15:22:12.776] <TB1>     INFO: Test took 1467ms.
[15:22:12.779] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:13.284] <TB1>     INFO: Expecting 2560 events.
[15:22:14.247] <TB1>     INFO: 2560 events read in total (248ms).
[15:22:14.247] <TB1>     INFO: Test took 1468ms.
[15:22:14.250] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:14.755] <TB1>     INFO: Expecting 2560 events.
[15:22:15.714] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:15.715] <TB1>     INFO: Test took 1465ms.
[15:22:15.717] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:16.223] <TB1>     INFO: Expecting 2560 events.
[15:22:17.182] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:17.183] <TB1>     INFO: Test took 1466ms.
[15:22:17.185] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:17.692] <TB1>     INFO: Expecting 2560 events.
[15:22:18.651] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:18.652] <TB1>     INFO: Test took 1467ms.
[15:22:18.654] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:19.159] <TB1>     INFO: Expecting 2560 events.
[15:22:20.118] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:20.119] <TB1>     INFO: Test took 1465ms.
[15:22:20.121] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:20.628] <TB1>     INFO: Expecting 2560 events.
[15:22:21.585] <TB1>     INFO: 2560 events read in total (242ms).
[15:22:21.586] <TB1>     INFO: Test took 1465ms.
[15:22:21.588] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:22.094] <TB1>     INFO: Expecting 2560 events.
[15:22:23.053] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:23.053] <TB1>     INFO: Test took 1465ms.
[15:22:23.055] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:23.561] <TB1>     INFO: Expecting 2560 events.
[15:22:24.520] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:24.520] <TB1>     INFO: Test took 1465ms.
[15:22:24.524] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:25.029] <TB1>     INFO: Expecting 2560 events.
[15:22:25.987] <TB1>     INFO: 2560 events read in total (243ms).
[15:22:25.988] <TB1>     INFO: Test took 1464ms.
[15:22:25.991] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:26.496] <TB1>     INFO: Expecting 2560 events.
[15:22:27.455] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:27.456] <TB1>     INFO: Test took 1465ms.
[15:22:27.458] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:27.965] <TB1>     INFO: Expecting 2560 events.
[15:22:28.924] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:28.925] <TB1>     INFO: Test took 1467ms.
[15:22:28.927] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:29.433] <TB1>     INFO: Expecting 2560 events.
[15:22:30.392] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:30.392] <TB1>     INFO: Test took 1465ms.
[15:22:30.394] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:30.901] <TB1>     INFO: Expecting 2560 events.
[15:22:31.860] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:31.861] <TB1>     INFO: Test took 1467ms.
[15:22:31.864] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:32.370] <TB1>     INFO: Expecting 2560 events.
[15:22:33.331] <TB1>     INFO: 2560 events read in total (246ms).
[15:22:33.331] <TB1>     INFO: Test took 1467ms.
[15:22:33.335] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:33.840] <TB1>     INFO: Expecting 2560 events.
[15:22:34.796] <TB1>     INFO: 2560 events read in total (242ms).
[15:22:34.797] <TB1>     INFO: Test took 1463ms.
[15:22:35.821] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[15:22:35.821] <TB1>     INFO: PH scale (per ROC):    79  80  78  77  77  72  81  81  80  80  71  79  79  81  76   0
[15:22:35.821] <TB1>     INFO: PH offset (per ROC):  181 180 165 172 167 174 167 176 161 165 165 181 164 171 174   0
[15:22:35.994] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:22:35.997] <TB1>     INFO: ######################################################################
[15:22:35.997] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:22:35.997] <TB1>     INFO: ######################################################################
[15:22:35.997] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:22:36.008] <TB1>     INFO: scanning low vcal = 10
[15:22:36.351] <TB1>     INFO: Expecting 41600 events.
[15:22:40.061] <TB1>     INFO: 41600 events read in total (2995ms).
[15:22:40.061] <TB1>     INFO: Test took 4053ms.
[15:22:40.064] <TB1>     INFO: scanning low vcal = 20
[15:22:40.571] <TB1>     INFO: Expecting 41600 events.
[15:22:44.287] <TB1>     INFO: 41600 events read in total (3001ms).
[15:22:44.288] <TB1>     INFO: Test took 4224ms.
[15:22:44.289] <TB1>     INFO: scanning low vcal = 30
[15:22:44.797] <TB1>     INFO: Expecting 41600 events.
[15:22:48.527] <TB1>     INFO: 41600 events read in total (3016ms).
[15:22:48.529] <TB1>     INFO: Test took 4240ms.
[15:22:48.531] <TB1>     INFO: scanning low vcal = 40
[15:22:49.032] <TB1>     INFO: Expecting 41600 events.
[15:22:53.260] <TB1>     INFO: 41600 events read in total (3513ms).
[15:22:53.261] <TB1>     INFO: Test took 4730ms.
[15:22:53.264] <TB1>     INFO: scanning low vcal = 50
[15:22:53.686] <TB1>     INFO: Expecting 41600 events.
[15:22:57.949] <TB1>     INFO: 41600 events read in total (3548ms).
[15:22:57.950] <TB1>     INFO: Test took 4686ms.
[15:22:57.953] <TB1>     INFO: scanning low vcal = 60
[15:22:58.372] <TB1>     INFO: Expecting 41600 events.
[15:23:02.653] <TB1>     INFO: 41600 events read in total (3566ms).
[15:23:02.654] <TB1>     INFO: Test took 4701ms.
[15:23:02.657] <TB1>     INFO: scanning low vcal = 70
[15:23:03.079] <TB1>     INFO: Expecting 41600 events.
[15:23:07.342] <TB1>     INFO: 41600 events read in total (3548ms).
[15:23:07.343] <TB1>     INFO: Test took 4686ms.
[15:23:07.346] <TB1>     INFO: scanning low vcal = 80
[15:23:07.769] <TB1>     INFO: Expecting 41600 events.
[15:23:12.040] <TB1>     INFO: 41600 events read in total (3556ms).
[15:23:12.041] <TB1>     INFO: Test took 4695ms.
[15:23:12.044] <TB1>     INFO: scanning low vcal = 90
[15:23:12.466] <TB1>     INFO: Expecting 41600 events.
[15:23:16.720] <TB1>     INFO: 41600 events read in total (3539ms).
[15:23:16.721] <TB1>     INFO: Test took 4677ms.
[15:23:16.724] <TB1>     INFO: scanning low vcal = 100
[15:23:17.146] <TB1>     INFO: Expecting 41600 events.
[15:23:21.542] <TB1>     INFO: 41600 events read in total (3680ms).
[15:23:21.543] <TB1>     INFO: Test took 4819ms.
[15:23:21.554] <TB1>     INFO: scanning low vcal = 110
[15:23:21.968] <TB1>     INFO: Expecting 41600 events.
[15:23:26.231] <TB1>     INFO: 41600 events read in total (3548ms).
[15:23:26.231] <TB1>     INFO: Test took 4677ms.
[15:23:26.234] <TB1>     INFO: scanning low vcal = 120
[15:23:26.660] <TB1>     INFO: Expecting 41600 events.
[15:23:30.920] <TB1>     INFO: 41600 events read in total (3545ms).
[15:23:30.922] <TB1>     INFO: Test took 4688ms.
[15:23:30.925] <TB1>     INFO: scanning low vcal = 130
[15:23:31.349] <TB1>     INFO: Expecting 41600 events.
[15:23:35.605] <TB1>     INFO: 41600 events read in total (3541ms).
[15:23:35.606] <TB1>     INFO: Test took 4681ms.
[15:23:35.609] <TB1>     INFO: scanning low vcal = 140
[15:23:36.030] <TB1>     INFO: Expecting 41600 events.
[15:23:40.295] <TB1>     INFO: 41600 events read in total (3550ms).
[15:23:40.296] <TB1>     INFO: Test took 4687ms.
[15:23:40.299] <TB1>     INFO: scanning low vcal = 150
[15:23:40.718] <TB1>     INFO: Expecting 41600 events.
[15:23:44.937] <TB1>     INFO: 41600 events read in total (3504ms).
[15:23:44.938] <TB1>     INFO: Test took 4639ms.
[15:23:44.941] <TB1>     INFO: scanning low vcal = 160
[15:23:45.367] <TB1>     INFO: Expecting 41600 events.
[15:23:49.597] <TB1>     INFO: 41600 events read in total (3515ms).
[15:23:49.598] <TB1>     INFO: Test took 4657ms.
[15:23:49.601] <TB1>     INFO: scanning low vcal = 170
[15:23:50.021] <TB1>     INFO: Expecting 41600 events.
[15:23:54.247] <TB1>     INFO: 41600 events read in total (3511ms).
[15:23:54.248] <TB1>     INFO: Test took 4647ms.
[15:23:54.254] <TB1>     INFO: scanning low vcal = 180
[15:23:54.673] <TB1>     INFO: Expecting 41600 events.
[15:23:58.894] <TB1>     INFO: 41600 events read in total (3506ms).
[15:23:58.895] <TB1>     INFO: Test took 4641ms.
[15:23:58.898] <TB1>     INFO: scanning low vcal = 190
[15:23:59.324] <TB1>     INFO: Expecting 41600 events.
[15:24:03.552] <TB1>     INFO: 41600 events read in total (3513ms).
[15:24:03.553] <TB1>     INFO: Test took 4655ms.
[15:24:03.555] <TB1>     INFO: scanning low vcal = 200
[15:24:03.981] <TB1>     INFO: Expecting 41600 events.
[15:24:08.207] <TB1>     INFO: 41600 events read in total (3511ms).
[15:24:08.207] <TB1>     INFO: Test took 4651ms.
[15:24:08.211] <TB1>     INFO: scanning low vcal = 210
[15:24:08.632] <TB1>     INFO: Expecting 41600 events.
[15:24:12.849] <TB1>     INFO: 41600 events read in total (3502ms).
[15:24:12.850] <TB1>     INFO: Test took 4639ms.
[15:24:12.854] <TB1>     INFO: scanning low vcal = 220
[15:24:13.278] <TB1>     INFO: Expecting 41600 events.
[15:24:17.500] <TB1>     INFO: 41600 events read in total (3507ms).
[15:24:17.501] <TB1>     INFO: Test took 4647ms.
[15:24:17.504] <TB1>     INFO: scanning low vcal = 230
[15:24:17.925] <TB1>     INFO: Expecting 41600 events.
[15:24:22.181] <TB1>     INFO: 41600 events read in total (3541ms).
[15:24:22.182] <TB1>     INFO: Test took 4678ms.
[15:24:22.184] <TB1>     INFO: scanning low vcal = 240
[15:24:22.606] <TB1>     INFO: Expecting 41600 events.
[15:24:26.871] <TB1>     INFO: 41600 events read in total (3550ms).
[15:24:26.872] <TB1>     INFO: Test took 4688ms.
[15:24:26.875] <TB1>     INFO: scanning low vcal = 250
[15:24:27.294] <TB1>     INFO: Expecting 41600 events.
[15:24:31.569] <TB1>     INFO: 41600 events read in total (3561ms).
[15:24:31.570] <TB1>     INFO: Test took 4695ms.
[15:24:31.574] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:24:31.994] <TB1>     INFO: Expecting 41600 events.
[15:24:36.276] <TB1>     INFO: 41600 events read in total (3567ms).
[15:24:36.277] <TB1>     INFO: Test took 4703ms.
[15:24:36.280] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:24:36.702] <TB1>     INFO: Expecting 41600 events.
[15:24:40.973] <TB1>     INFO: 41600 events read in total (3556ms).
[15:24:40.974] <TB1>     INFO: Test took 4694ms.
[15:24:40.977] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:24:41.399] <TB1>     INFO: Expecting 41600 events.
[15:24:45.620] <TB1>     INFO: 41600 events read in total (3506ms).
[15:24:45.621] <TB1>     INFO: Test took 4644ms.
[15:24:45.624] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:24:46.048] <TB1>     INFO: Expecting 41600 events.
[15:24:50.270] <TB1>     INFO: 41600 events read in total (3507ms).
[15:24:50.271] <TB1>     INFO: Test took 4647ms.
[15:24:50.285] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:24:50.697] <TB1>     INFO: Expecting 41600 events.
[15:24:54.909] <TB1>     INFO: 41600 events read in total (3496ms).
[15:24:54.910] <TB1>     INFO: Test took 4625ms.
[15:24:55.455] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:24:55.458] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:24:55.458] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:24:55.458] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:24:55.459] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:24:55.459] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:24:55.459] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:24:55.459] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:24:55.459] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:24:55.459] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:24:55.460] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:24:55.460] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:24:55.460] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:24:55.460] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:24:55.460] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:24:55.461] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:24:55.461] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:25:31.470] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:25:31.470] <TB1>     INFO: non-linearity mean:  0.958 0.960 0.950 0.958 0.953 0.957 0.952 0.955 0.959 0.954 0.954 0.949 0.954 0.959 0.956 0.000
[15:25:31.470] <TB1>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.007 0.006 0.007 0.007 0.006 0.005 0.007 0.006 0.008 0.006 0.006 0.006 0.000
[15:25:31.470] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:25:31.493] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:25:31.516] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:25:31.538] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:25:31.561] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:25:31.583] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:25:31.606] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:25:31.628] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:25:31.650] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:25:31.673] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:25:31.695] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:25:31.718] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:25:31.740] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:25:31.763] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:25:31.785] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:25:31.808] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-17_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:25:31.824] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 175 seconds
[15:25:31.824] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:25:31.832] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:25:31.832] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:25:31.836] <TB1>     INFO: ######################################################################
[15:25:31.836] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:25:31.836] <TB1>     INFO: ######################################################################
[15:25:31.839] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:25:31.848] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:25:31.848] <TB1>     INFO:     run 1 of 1
[15:25:31.849] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:32.191] <TB1>     INFO: Expecting 3120000 events.
[15:26:22.462] <TB1>     INFO: 1278240 events read in total (49556ms).
[15:27:10.672] <TB1>     INFO: 2551625 events read in total (97766ms).
[15:27:32.063] <TB1>     INFO: 3120000 events read in total (119158ms).
[15:27:32.118] <TB1>     INFO: Test took 120270ms.
[15:27:32.203] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:32.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:33.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:35.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:36.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:38.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:39.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:40.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:42.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:43.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:45.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:46.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:48.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:49.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:50.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:52.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:53.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:55.291] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 893841408
[15:27:55.321] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:27:55.321] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7019, RMS = 2.10229
[15:27:55.321] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:27:55.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:27:55.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.4932, RMS = 1.8013
[15:27:55.322] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:27:55.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:27:55.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2721, RMS = 1.74868
[15:27:55.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:55.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:27:55.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.9093, RMS = 2.10226
[15:27:55.323] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:27:55.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:27:55.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2943, RMS = 1.8468
[15:27:55.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:27:55.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:27:55.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4494, RMS = 1.29693
[15:27:55.324] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:27:55.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:27:55.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4856, RMS = 1.8521
[15:27:55.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:55.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:27:55.325] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5571, RMS = 2.20071
[15:27:55.326] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:27:55.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:27:55.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3896, RMS = 1.9259
[15:27:55.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:27:55.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:27:55.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.7338, RMS = 2.28899
[15:27:55.327] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:27:55.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:27:55.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2244, RMS = 1.45807
[15:27:55.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:27:55.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:27:55.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.3966, RMS = 1.79232
[15:27:55.328] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:27:55.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:27:55.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7321, RMS = 1.63505
[15:27:55.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:27:55.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:27:55.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.8218, RMS = 1.68798
[15:27:55.329] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:27:55.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:27:55.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2349, RMS = 0.999554
[15:27:55.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:55.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:27:55.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0751, RMS = 1.71943
[15:27:55.331] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:27:55.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:27:55.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.6441, RMS = 2.1601
[15:27:55.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:27:55.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:27:55.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.5036, RMS = 2.07084
[15:27:55.332] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:27:55.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:27:55.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8512, RMS = 1.84022
[15:27:55.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:27:55.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:27:55.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5905, RMS = 1.99048
[15:27:55.333] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:27:55.334] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:27:55.334] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2963, RMS = 1.59613
[15:27:55.334] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:55.334] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:27:55.334] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3539, RMS = 1.89084
[15:27:55.334] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:27:55.335] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:27:55.335] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9585, RMS = 1.26002
[15:27:55.335] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:55.335] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:27:55.335] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.035, RMS = 1.44064
[15:27:55.335] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:27:55.337] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:27:55.337] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9066, RMS = 1.36316
[15:27:55.337] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:27:55.337] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:27:55.337] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6304, RMS = 1.67641
[15:27:55.337] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:27:55.338] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:27:55.338] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6963, RMS = 1.48219
[15:27:55.338] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:27:55.338] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:27:55.338] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.734, RMS = 1.57166
[15:27:55.338] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:27:55.339] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:27:55.339] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0128, RMS = 1.15091
[15:27:55.339] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:27:55.339] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:27:55.339] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3334, RMS = 1.83828
[15:27:55.339] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:27:55.340] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:27:55.340] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0949, RMS = 2.41579
[15:27:55.340] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:27:55.340] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:27:55.340] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.6342, RMS = 2.2273
[15:27:55.340] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:27:55.343] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:27:55.343] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
[15:27:55.343] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:27:55.439] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:27:55.439] <TB1>     INFO: enter test to run
[15:27:55.439] <TB1>     INFO:   test:  no parameter change
[15:27:55.440] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[15:27:55.441] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:27:55.441] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:27:55.441] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:27:55.943] <TB1>    QUIET: Connection to board 26 closed.
[15:27:55.944] <TB1>     INFO: pXar: this is the end, my friend
[15:27:55.945] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
