#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Sep 13 14:26:32 2024
# Process ID: 2987006
# Current directory: /home/epsilon/work/boxlambda/gw/dfx
# Command line: vivado -mode gui
# Log file: /home/epsilon/work/boxlambda/gw/dfx/vivado.log
# Journal file: /home/epsilon/work/boxlambda/gw/dfx/vivado.jou
# Running On: asustuf, OS: Linux, CPU Frequency: 3057.363 MHz, CPU Physical cores: 6, Host memory: 16615 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set part "xc7a100ticsg324-1L"
xc7a100ticsg324-1L
set inst boxlambda_soc_inst/rm0_inst
boxlambda_soc_inst/rm0_inst
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/projects/dfx_test/project.runs/synth_1/boxlambda_top.dcp
add_files -fileset constrs_1 -norecurse /home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc
add_files -norecurse /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
read_ip ./dfx_controller/dfx_controller_0/dfx_controller_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xci
read_ip ./ila/ila_0/ila_0.xci
WARNING: [Vivado 12-13650] The IP file '/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_0.xci
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files /home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/rm0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp' for cell 'boxlambda_soc_inst/rm0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_0.dcp' for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 8029.449 ; gain = 0.000 ; free physical = 2439 ; free virtual = 12213
INFO: [Netlist 29-17] Analyzing 2336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst UUID: 9fcb4c32-82b8-5bfe-a7fc-d6bd4c9f8ac9 
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/dfx_controller/dfx_controller_0/dfx_controller_0.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/ila/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/ila_inst/inst'
Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: boxlambda_soc_inst/GENERATE_DFX_CONTROLLER.dfx_controller_inst/dfx_controller_inst/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8809.633 ; gain = 0.000 ; free physical = 1801 ; free virtual = 11576
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 613 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 94 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 8905.676 ; gain = 1275.148 ; free physical = 1730 ; free virtual = 11504
design_1
write_debug_probes -force ./debug_probes.ltx
INFO: [Timing 38-35] Done setting XDC timing constraints.
/home/epsilon/work/boxlambda/gw/dfx/debug_probes.ltx
write_checkpoint -force ./Checkpoint/boxlambda_top_link_rm0_j1b.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8922.676 ; gain = 2.969 ; free physical = 1651 ; free virtual = 11431
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_rm0_j1b.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_link_rm0_j1b.dcp
create_pblock pblock_rm0_inst
pblock_rm0_inst
add_cells_to_pblock [get_pblocks pblock_rm0_inst] [get_cells -quiet [list boxlambda_soc_inst/rm0_inst]]
resize_pblock [get_pblocks pblock_rm0_inst] -add {SLICE_X6Y100:SLICE_X45Y149}
resize_pblock [get_pblocks pblock_rm0_inst] -add {DSP48_X0Y40:DSP48_X0Y59}
resize_pblock [get_pblocks pblock_rm0_inst] -add {RAMB18_X0Y40:RAMB18_X0Y59}
resize_pblock [get_pblocks pblock_rm0_inst] -add {RAMB36_X0Y20:RAMB36_X0Y29}
set_property RESET_AFTER_RECONFIG true [get_pblocks pblock_rm0_inst]
set_property SNAPPING_MODE ON [get_pblocks pblock_rm0_inst]
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 8981.637 ; gain = 8.941 ; free physical = 1597 ; free virtual = 11371

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 138b8456d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8981.637 ; gain = 0.000 ; free physical = 1597 ; free virtual = 11371

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9197.391 ; gain = 0.000 ; free physical = 2610 ; free virtual = 11168
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b09245ba

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 9197.391 ; gain = 30.809 ; free physical = 2610 ; free virtual = 11168

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 168 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1237b39eb

Time (s): cpu = 00:01:25 ; elapsed = 00:01:21 . Memory (MB): peak = 9197.391 ; gain = 30.809 ; free physical = 2613 ; free virtual = 11171
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 137 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 7d1a048c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:21 . Memory (MB): peak = 9197.391 ; gain = 30.809 ; free physical = 2612 ; free virtual = 11171
INFO: [Opt 31-389] Phase Constant propagation created 43 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Constant propagation, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 970a3b2a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 9197.391 ; gain = 30.809 ; free physical = 2611 ; free virtual = 11170
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Sweep, 2077 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 970a3b2a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:22 . Memory (MB): peak = 9207.391 ; gain = 40.809 ; free physical = 2611 ; free virtual = 11169
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: cd8fff40

Time (s): cpu = 00:01:29 ; elapsed = 00:01:23 . Memory (MB): peak = 9207.391 ; gain = 40.809 ; free physical = 2611 ; free virtual = 11170
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: cd8fff40

Time (s): cpu = 00:01:29 ; elapsed = 00:01:23 . Memory (MB): peak = 9207.391 ; gain = 40.809 ; free physical = 2612 ; free virtual = 11170
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              65  |                                            137  |
|  Constant propagation         |              43  |             107  |                                            119  |
|  Sweep                        |               0  |             161  |                                           2077  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            127  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 9207.391 ; gain = 0.000 ; free physical = 2611 ; free virtual = 11169
Ending Logic Optimization Task | Checksum: 1352c326e

Time (s): cpu = 00:01:29 ; elapsed = 00:01:23 . Memory (MB): peak = 9207.391 ; gain = 40.809 ; free physical = 2611 ; free virtual = 11169

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 5 Total Ports: 254
Ending PowerOpt Patch Enables Task | Checksum: af2191d7

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.56 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2282 ; free virtual = 10840
Ending Power Optimization Task | Checksum: af2191d7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 9730.293 ; gain = 522.902 ; free physical = 2282 ; free virtual = 10840

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 7b24e038

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2282 ; free virtual = 10840
Ending Final Cleanup Task | Checksum: 7b24e038

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2281 ; free virtual = 10840

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2281 ; free virtual = 10840
Ending Netlist Obfuscation Task | Checksum: 7b24e038

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2281 ; free virtual = 10840
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:45 . Memory (MB): peak = 9730.293 ; gain = 757.598 ; free physical = 2281 ; free virtual = 10840
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2267 ; free virtual = 10825
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7a556bcf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2267 ; free virtual = 10825
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2267 ; free virtual = 10825

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f925a7aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2249 ; free virtual = 10807

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15ac4b60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2239 ; free virtual = 10797

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15ac4b60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2238 ; free virtual = 10797
Phase 1 Placer Initialization | Checksum: 15ac4b60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2238 ; free virtual = 10796

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173383522

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2252 ; free virtual = 10810

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e14ba57b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2249 ; free virtual = 10808

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e14ba57b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2250 ; free virtual = 10809

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d310d6db

Time (s): cpu = 00:02:26 ; elapsed = 00:00:41 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2245 ; free virtual = 10804

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 1221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 2, total 13, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 517 nets or LUTs. Breaked 13 LUTs, combined 504 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2244 ; free virtual = 10803

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |            504  |                   517  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |            504  |                   517  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1086caf6b

Time (s): cpu = 00:02:40 ; elapsed = 00:00:46 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2242 ; free virtual = 10801
Phase 2.4 Global Placement Core | Checksum: 1092b1387

Time (s): cpu = 00:02:44 ; elapsed = 00:00:47 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2240 ; free virtual = 10799
Phase 2 Global Placement | Checksum: 1092b1387

Time (s): cpu = 00:02:44 ; elapsed = 00:00:47 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2240 ; free virtual = 10799

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b807b09e

Time (s): cpu = 00:02:55 ; elapsed = 00:00:49 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2223 ; free virtual = 10783

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ced3ddc

Time (s): cpu = 00:03:16 ; elapsed = 00:00:55 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2230 ; free virtual = 10789

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10a548831

Time (s): cpu = 00:03:17 ; elapsed = 00:00:55 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2230 ; free virtual = 10789

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10a548831

Time (s): cpu = 00:03:17 ; elapsed = 00:00:55 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2230 ; free virtual = 10789

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ff718bf8

Time (s): cpu = 00:03:41 ; elapsed = 00:01:00 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2218 ; free virtual = 10777

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 193bf88f0

Time (s): cpu = 00:03:56 ; elapsed = 00:01:13 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2202 ; free virtual = 10761
Phase 3.6 Small Shape Detail Placement | Checksum: 193bf88f0

Time (s): cpu = 00:03:56 ; elapsed = 00:01:13 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2201 ; free virtual = 10760

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b73b0edd

Time (s): cpu = 00:04:00 ; elapsed = 00:01:18 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2208 ; free virtual = 10768

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b73b0edd

Time (s): cpu = 00:04:00 ; elapsed = 00:01:18 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2208 ; free virtual = 10768

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 196e79cb6

Time (s): cpu = 00:04:34 ; elapsed = 00:01:26 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2212 ; free virtual = 10771
Phase 3 Detail Placement | Checksum: 196e79cb6

Time (s): cpu = 00:04:34 ; elapsed = 00:01:26 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2211 ; free virtual = 10771

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2651db809

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.851 | TNS=-36.091 |
Phase 1 Physical Synthesis Initialization | Checksum: 18100cc72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2222 ; free virtual = 10782
INFO: [Place 46-33] Processed net boxlambda_soc_inst/reset_ctrl_inst/ndm_reset_o, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/FDPE_3_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/p_0_in[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/mem_reg_4_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 18100cc72

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2221 ; free virtual = 10780
Phase 4.1.1.1 BUFG Insertion | Checksum: 2651db809

Time (s): cpu = 00:05:13 ; elapsed = 00:01:37 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2221 ; free virtual = 10780

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.369. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19bcbaea7

Time (s): cpu = 00:06:04 ; elapsed = 00:02:06 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2198 ; free virtual = 10758

Time (s): cpu = 00:06:04 ; elapsed = 00:02:06 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2198 ; free virtual = 10758
Phase 4.1 Post Commit Optimization | Checksum: 19bcbaea7

Time (s): cpu = 00:06:04 ; elapsed = 00:02:06 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2198 ; free virtual = 10757

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19bcbaea7

Time (s): cpu = 00:06:05 ; elapsed = 00:02:06 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2197 ; free virtual = 10757

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19bcbaea7

Time (s): cpu = 00:06:05 ; elapsed = 00:02:07 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2197 ; free virtual = 10757
Phase 4.3 Placer Reporting | Checksum: 19bcbaea7

Time (s): cpu = 00:06:05 ; elapsed = 00:02:07 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2197 ; free virtual = 10757

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2197 ; free virtual = 10757

Time (s): cpu = 00:06:05 ; elapsed = 00:02:07 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2197 ; free virtual = 10757
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199ecb881

Time (s): cpu = 00:06:06 ; elapsed = 00:02:07 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2197 ; free virtual = 10756
Ending Placer Task | Checksum: 18984f32a

Time (s): cpu = 00:06:06 ; elapsed = 00:02:07 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2197 ; free virtual = 10756
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:25 ; elapsed = 00:02:12 . Memory (MB): peak = 9730.293 ; gain = 0.000 ; free physical = 2192 ; free virtual = 10751
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f305ea89 ConstDB: 0 ShapeSum: 967f08a1 RouteDB: 0
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 8cec68fd | NumContArr: 4d4fcd72 | Constraints: 1da3d9a | Timing: 0
Phase 1 Build RT Design | Checksum: dc167409

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2081 ; free virtual = 10640

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: dc167409

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2132 ; free virtual = 10692

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dc167409

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2148 ; free virtual = 10708
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e246e160

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2113 ; free virtual = 10673
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.463  | TNS=0.000  | WHS=-0.806 | THS=-689.698|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 131b35d07

Time (s): cpu = 00:02:07 ; elapsed = 00:00:49 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2105 ; free virtual = 10665
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.463  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 141d39494

Time (s): cpu = 00:02:07 ; elapsed = 00:00:49 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2105 ; free virtual = 10665

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41703
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41497
  Number of Partially Routed Nets     = 206
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16f014eb9

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2101 ; free virtual = 10661

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16f014eb9

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2101 ; free virtual = 10661
Phase 3 Initial Routing | Checksum: 2dfab8578

Time (s): cpu = 00:02:39 ; elapsed = 00:00:55 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2071 ; free virtual = 10631

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11846
 Number of Nodes with overlaps = 4345
 Number of Nodes with overlaps = 2113
 Number of Nodes with overlaps = 551
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.737 | TNS=-8.563 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26e4a7125

Time (s): cpu = 00:10:39 ; elapsed = 00:03:42 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2044 ; free virtual = 10606

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2194
 Number of Nodes with overlaps = 812
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.441  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2af800967

Time (s): cpu = 00:13:50 ; elapsed = 00:05:00 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2316 ; free virtual = 10749
Phase 4 Rip-up And Reroute | Checksum: 2af800967

Time (s): cpu = 00:13:50 ; elapsed = 00:05:00 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2316 ; free virtual = 10749

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c56f8267

Time (s): cpu = 00:14:00 ; elapsed = 00:05:04 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2316 ; free virtual = 10748
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.441  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2c2048637

Time (s): cpu = 00:14:00 ; elapsed = 00:05:05 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2316 ; free virtual = 10748

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c2048637

Time (s): cpu = 00:14:00 ; elapsed = 00:05:05 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2316 ; free virtual = 10748
Phase 5 Delay and Skew Optimization | Checksum: 2c2048637

Time (s): cpu = 00:14:00 ; elapsed = 00:05:05 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10748

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e2e1744e

Time (s): cpu = 00:14:11 ; elapsed = 00:05:09 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2322 ; free virtual = 10754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.441  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ff5efd3e

Time (s): cpu = 00:14:11 ; elapsed = 00:05:09 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2321 ; free virtual = 10754
Phase 6 Post Hold Fix | Checksum: 2ff5efd3e

Time (s): cpu = 00:14:11 ; elapsed = 00:05:09 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2321 ; free virtual = 10753

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.3705 %
  Global Horizontal Routing Utilization  = 14.5254 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2d589f70a

Time (s): cpu = 00:14:12 ; elapsed = 00:05:10 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2320 ; free virtual = 10753

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d589f70a

Time (s): cpu = 00:14:12 ; elapsed = 00:05:10 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2320 ; free virtual = 10752

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d512c754

Time (s): cpu = 00:14:20 ; elapsed = 00:05:16 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2317 ; free virtual = 10750

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.441  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2d512c754

Time (s): cpu = 00:14:29 ; elapsed = 00:05:19 . Memory (MB): peak = 9734.113 ; gain = 0.000 ; free physical = 2319 ; free virtual = 10752
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: bdd62133

Time (s): cpu = 00:14:39 ; elapsed = 00:05:23 . Memory (MB): peak = 9740.395 ; gain = 6.281 ; free physical = 2318 ; free virtual = 10751

Time (s): cpu = 00:14:39 ; elapsed = 00:05:23 . Memory (MB): peak = 9740.395 ; gain = 6.281 ; free physical = 2318 ; free virtual = 10751

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:53 ; elapsed = 00:05:27 . Memory (MB): peak = 9740.395 ; gain = 10.102 ; free physical = 2318 ; free virtual = 10751
update_design -cell boxlambda_soc_inst/rm0_inst -black_box
INFO: [Constraints 18-11778] Running 'update_design -black_box' on cell boxlambda_soc_inst/rm0_inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2335 ; free virtual = 10768
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
lock_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2342 ; free virtual = 10775
write_checkpoint -force Checkpoint/static_route_design.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2285 ; free virtual = 10784
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2311 ; free virtual = 10744
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files ./Checkpoint/static_route_design.dcp
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
add_files ../../build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files ../../build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/rm0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_j1b/project.runs/synth_1/rm0.dcp' for cell 'boxlambda_soc_inst/rm0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2335 ; free virtual = 10767
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'clk_12_unbuf'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clock clk_12_unbuf]'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2325 ; free virtual = 10747
Restored from archive | CPU: 4.090000 secs | Memory: 48.159889 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2325 ; free virtual = 10747
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2322 ; free virtual = 10744
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

10 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 9740.395 ; gain = 0.000 ; free physical = 2327 ; free virtual = 10736
design_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1939 ; free virtual = 10514

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 214966589

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10423

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 207e7cea7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1704 ; free virtual = 10410
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2742 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 241bbfcca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1725 ; free virtual = 10430
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2323cf856

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1755 ; free virtual = 10440
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 150655 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2323cf856

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10449
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f5333c1c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1762 ; free virtual = 10447
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f5333c1c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1765 ; free virtual = 10424
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                           2742  |
|  Constant propagation         |              24  |              48  |                                             75  |
|  Sweep                        |               0  |               0  |                                         150655  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             83  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1764 ; free virtual = 10424
Ending Logic Optimization Task | Checksum: 22493fad3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1769 ; free virtual = 10429

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 127 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 22493fad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1755 ; free virtual = 10414

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22493fad3

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.88 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10418

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10418
Ending Netlist Obfuscation Task | Checksum: 22493fad3

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.88 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10418
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 9796.402 ; gain = 26.008 ; free physical = 1758 ; free virtual = 10419
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1765 ; free virtual = 10433
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a97f7dd9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10432
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10432

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 186846e62

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1768 ; free virtual = 10422

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14af4b062

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1764 ; free virtual = 10419

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14af4b062

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1762 ; free virtual = 10418
Phase 1 Placer Initialization | Checksum: 14af4b062

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1762 ; free virtual = 10417

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1abbdefc7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1767 ; free virtual = 10422

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f274fc15

Time (s): cpu = 00:01:40 ; elapsed = 00:00:40 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1753 ; free virtual = 10417

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f274fc15

Time (s): cpu = 00:01:41 ; elapsed = 00:00:40 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1752 ; free virtual = 10416

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ab4c4f87

Time (s): cpu = 00:02:26 ; elapsed = 00:00:51 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1877 ; free virtual = 10467

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 74 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 33 nets or LUTs. Breaked 0 LUT, combined 33 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1874 ; free virtual = 10464

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             33  |                    33  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             33  |                    33  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 23a9eb45a

Time (s): cpu = 00:02:43 ; elapsed = 00:00:55 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1869 ; free virtual = 10459
Phase 2.4 Global Placement Core | Checksum: 1c2d9dfd2

Time (s): cpu = 00:02:46 ; elapsed = 00:00:56 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1851 ; free virtual = 10441
Phase 2 Global Placement | Checksum: 1c2d9dfd2

Time (s): cpu = 00:02:46 ; elapsed = 00:00:56 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1851 ; free virtual = 10441

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 263dd0715

Time (s): cpu = 00:02:49 ; elapsed = 00:00:57 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1850 ; free virtual = 10440

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b7ba6a18

Time (s): cpu = 00:02:51 ; elapsed = 00:00:58 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1851 ; free virtual = 10441

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f6adc7b3

Time (s): cpu = 00:02:52 ; elapsed = 00:00:59 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1850 ; free virtual = 10440

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6adc7b3

Time (s): cpu = 00:02:52 ; elapsed = 00:00:59 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1849 ; free virtual = 10439

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10600c264

Time (s): cpu = 00:02:56 ; elapsed = 00:01:01 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1847 ; free virtual = 10437

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 175078c58

Time (s): cpu = 00:02:57 ; elapsed = 00:01:02 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1847 ; free virtual = 10437

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 175078c58

Time (s): cpu = 00:02:57 ; elapsed = 00:01:02 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1846 ; free virtual = 10437
Phase 3 Detail Placement | Checksum: 175078c58

Time (s): cpu = 00:02:57 ; elapsed = 00:01:02 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1846 ; free virtual = 10437

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c610b628

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.474 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 148aece70

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1812 ; free virtual = 10403
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/p_0_in[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net boxlambda_soc_inst/rm0_inst/ram/nram/mem_reg_4_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16e1856a7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1810 ; free virtual = 10401
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c610b628

Time (s): cpu = 00:03:42 ; elapsed = 00:01:16 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1807 ; free virtual = 10398

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.474. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f9d171fc

Time (s): cpu = 00:03:43 ; elapsed = 00:01:17 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1805 ; free virtual = 10397

Time (s): cpu = 00:03:43 ; elapsed = 00:01:17 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1805 ; free virtual = 10397
Phase 4.1 Post Commit Optimization | Checksum: f9d171fc

Time (s): cpu = 00:03:43 ; elapsed = 00:01:17 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1805 ; free virtual = 10397

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11f3afa33

Time (s): cpu = 00:03:45 ; elapsed = 00:01:18 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1805 ; free virtual = 10397

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11f3afa33

Time (s): cpu = 00:03:46 ; elapsed = 00:01:19 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1804 ; free virtual = 10395
Phase 4.3 Placer Reporting | Checksum: 11f3afa33

Time (s): cpu = 00:03:47 ; elapsed = 00:01:20 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1801 ; free virtual = 10393

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1801 ; free virtual = 10393

Time (s): cpu = 00:03:47 ; elapsed = 00:01:20 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1801 ; free virtual = 10393
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e0ce4adf

Time (s): cpu = 00:03:48 ; elapsed = 00:01:21 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1800 ; free virtual = 10391
Ending Placer Task | Checksum: da00b290

Time (s): cpu = 00:03:49 ; elapsed = 00:01:22 . Memory (MB): peak = 9796.402 ; gain = 0.000 ; free physical = 1799 ; free virtual = 10391
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:09 ; elapsed = 00:01:28 . Memory (MB): peak = 9871.227 ; gain = 74.824 ; free physical = 1792 ; free virtual = 10384
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7cfb3f87 ConstDB: 0 ShapeSum: 379bead2 RouteDB: 25698837
Post Restoration Checksum: NetGraph: fde0246d | NumContArr: 197248cf | Constraints: 34df8e64 | Timing: 0
Phase 1 Build RT Design | Checksum: 14c31fba0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1612 ; free virtual = 10292

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14c31fba0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:37 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1584 ; free virtual = 10284

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14c31fba0

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1520 ; free virtual = 10274
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 235cfd2c2

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1372 ; free virtual = 10136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=-0.200 | THS=-289.183|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d8a4b625

Time (s): cpu = 00:02:17 ; elapsed = 00:00:58 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1452 ; free virtual = 10203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 25bcd9c69

Time (s): cpu = 00:02:17 ; elapsed = 00:00:58 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1452 ; free virtual = 10203

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3513
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3398
  Number of Partially Routed Nets     = 115
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25a6548fe

Time (s): cpu = 00:02:19 ; elapsed = 00:00:59 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1444 ; free virtual = 10195

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25a6548fe

Time (s): cpu = 00:02:19 ; elapsed = 00:00:59 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1443 ; free virtual = 10194
Phase 3 Initial Routing | Checksum: 833a7669

Time (s): cpu = 00:02:22 ; elapsed = 00:00:59 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1451 ; free virtual = 10202

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28c7243b3

Time (s): cpu = 00:02:40 ; elapsed = 00:01:07 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1478 ; free virtual = 10252

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c1758272

Time (s): cpu = 00:02:52 ; elapsed = 00:01:13 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1489 ; free virtual = 10256
Phase 4 Rip-up And Reroute | Checksum: 1c1758272

Time (s): cpu = 00:02:52 ; elapsed = 00:01:13 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1485 ; free virtual = 10257

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c1758272

Time (s): cpu = 00:02:53 ; elapsed = 00:01:14 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1477 ; free virtual = 10252

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c1758272

Time (s): cpu = 00:02:53 ; elapsed = 00:01:14 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1457 ; free virtual = 10253
Phase 5 Delay and Skew Optimization | Checksum: 1c1758272

Time (s): cpu = 00:02:53 ; elapsed = 00:01:14 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1455 ; free virtual = 10253

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20f94ed90

Time (s): cpu = 00:03:07 ; elapsed = 00:01:20 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1448 ; free virtual = 10229
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20f94ed90

Time (s): cpu = 00:03:07 ; elapsed = 00:01:20 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1449 ; free virtual = 10229
Phase 6 Post Hold Fix | Checksum: 20f94ed90

Time (s): cpu = 00:03:07 ; elapsed = 00:01:20 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1454 ; free virtual = 10235

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.482831 %
  Global Horizontal Routing Utilization  = 0.494814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20f94ed90

Time (s): cpu = 00:03:08 ; elapsed = 00:01:21 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1427 ; free virtual = 10225

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20f94ed90

Time (s): cpu = 00:03:08 ; elapsed = 00:01:21 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1431 ; free virtual = 10226

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24429bcee

Time (s): cpu = 00:03:18 ; elapsed = 00:01:29 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1506 ; free virtual = 10241

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.474  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24429bcee

Time (s): cpu = 00:03:29 ; elapsed = 00:01:31 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1505 ; free virtual = 10241
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1325b459d

Time (s): cpu = 00:03:42 ; elapsed = 00:01:37 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1421 ; free virtual = 10214

Time (s): cpu = 00:03:42 ; elapsed = 00:01:37 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1421 ; free virtual = 10214

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:01 ; elapsed = 00:01:42 . Memory (MB): peak = 9914.238 ; gain = 43.012 ; free physical = 1419 ; free virtual = 10213
write_checkpoint -force ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1360 ; free virtual = 10173
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1408 ; free virtual = 10174
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
write_checkpoint -force -cell boxlambda_soc_inst/rm0_inst ./Checkpoint/rm0_j1b_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1427 ; free virtual = 10196
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_j1b_route_design.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_j1b_route_design.dcp
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
add_files ./Checkpoint/static_route_design.dcp
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design.dcp
add_files ../../build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp
/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp
set_property SCOPED_TO_CELLS {boxlambda_soc_inst/rm0_inst} [get_files ../../build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp]
link_design -mode default -reconfig_partitions {boxlambda_soc_inst/rm0_inst} -part $part -top boxlambda_top
Command: link_design -mode default -reconfig_partitions boxlambda_soc_inst/rm0_inst -part xc7a100ticsg324-1L -top boxlambda_top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/epsilon/work/boxlambda/build/arty-a7-100/gw/components/rm0_stub/project.runs/synth_1/rm0.dcp' for cell 'boxlambda_soc_inst/rm0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.3 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1478 ; free virtual = 10239
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_early.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'clk_12_unbuf'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clock clk_12_unbuf]'. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/epsilon/work/boxlambda/gw/projects/boxlambda_top/constrs/boxlambda_soc.xdc:509]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top.xdc]
Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Finished Parsing XDC File [/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/static_route_design/boxlambda_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1535 ; free virtual = 10292
Restored from archive | CPU: 4.010000 secs | Memory: 48.127556 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1535 ; free virtual = 10292
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1542 ; free virtual = 10300
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

10 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1550 ; free virtual = 10307
design_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1534 ; free virtual = 10286

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e0c74875

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1505 ; free virtual = 10275

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e0c74875

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1502 ; free virtual = 10280
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2774 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e0c74875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1466 ; free virtual = 10240
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e0c74875

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1477 ; free virtual = 10255
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 150655 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e0c74875

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1495 ; free virtual = 10263
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e0c74875

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1531 ; free virtual = 10278
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e0c74875

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1477 ; free virtual = 10259
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                           2774  |
|  Constant propagation         |               0  |               0  |                                            107  |
|  Sweep                        |               0  |               0  |                                         150655  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            115  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1472 ; free virtual = 10255
Ending Logic Optimization Task | Checksum: 29025a7cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1467 ; free virtual = 10252

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 119 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1df2aeb31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1405 ; free virtual = 10230

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1df2aeb31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1412 ; free virtual = 10236

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1412 ; free virtual = 10236
Ending Netlist Obfuscation Task | Checksum: 1df2aeb31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1438 ; free virtual = 10245
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1438 ; free virtual = 10245
1
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1445 ; free virtual = 10253
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 162b9b32d

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1459 ; free virtual = 10256
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1459 ; free virtual = 10256

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1289bddac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1485 ; free virtual = 10303

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f356a1b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1484 ; free virtual = 10294

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f356a1b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:33 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1487 ; free virtual = 10297
Phase 1 Placer Initialization | Checksum: 13f356a1b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1523 ; free virtual = 10319

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14792a507

Time (s): cpu = 00:01:26 ; elapsed = 00:00:41 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1519 ; free virtual = 10313

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e45ee66c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1527 ; free virtual = 10320

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e45ee66c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1525 ; free virtual = 10319

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14796127c

Time (s): cpu = 00:02:06 ; elapsed = 00:00:49 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1544 ; free virtual = 10337

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1568 ; free virtual = 10360

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14796127c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:51 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1573 ; free virtual = 10365
Phase 2.4 Global Placement Core | Checksum: 20b3aa98e

Time (s): cpu = 00:02:10 ; elapsed = 00:00:51 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1544 ; free virtual = 10337
Phase 2 Global Placement | Checksum: 20b3aa98e

Time (s): cpu = 00:02:11 ; elapsed = 00:00:51 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1505 ; free virtual = 10298

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a1b0979

Time (s): cpu = 00:02:14 ; elapsed = 00:00:54 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1493 ; free virtual = 10287

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11d797126

Time (s): cpu = 00:02:16 ; elapsed = 00:00:55 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1540 ; free virtual = 10334

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a1d0a171

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1539 ; free virtual = 10332

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a1d0a171

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1537 ; free virtual = 10330

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 7ac0ff2a

Time (s): cpu = 00:02:20 ; elapsed = 00:00:57 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1536 ; free virtual = 10329

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 7ac0ff2a

Time (s): cpu = 00:02:20 ; elapsed = 00:00:58 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1536 ; free virtual = 10328

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 7ac0ff2a

Time (s): cpu = 00:02:21 ; elapsed = 00:00:58 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1533 ; free virtual = 10326
Phase 3 Detail Placement | Checksum: 7ac0ff2a

Time (s): cpu = 00:02:21 ; elapsed = 00:00:58 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1533 ; free virtual = 10325

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f865a475

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.474 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: bc31529b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1480 ; free virtual = 10305
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: f01906ce

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1470 ; free virtual = 10308
Phase 4.1.1.1 BUFG Insertion | Checksum: f865a475

Time (s): cpu = 00:03:05 ; elapsed = 00:01:12 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1468 ; free virtual = 10305

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.474. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c5246069

Time (s): cpu = 00:03:07 ; elapsed = 00:01:14 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1410 ; free virtual = 10287

Time (s): cpu = 00:03:07 ; elapsed = 00:01:14 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1410 ; free virtual = 10287
Phase 4.1 Post Commit Optimization | Checksum: c5246069

Time (s): cpu = 00:03:07 ; elapsed = 00:01:14 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1412 ; free virtual = 10291

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f90c149c

Time (s): cpu = 00:03:09 ; elapsed = 00:01:15 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1425 ; free virtual = 10286

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f90c149c

Time (s): cpu = 00:03:10 ; elapsed = 00:01:16 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1416 ; free virtual = 10273
Phase 4.3 Placer Reporting | Checksum: f90c149c

Time (s): cpu = 00:03:11 ; elapsed = 00:01:17 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1419 ; free virtual = 10274

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1419 ; free virtual = 10273

Time (s): cpu = 00:03:11 ; elapsed = 00:01:17 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1419 ; free virtual = 10273
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cd64619c

Time (s): cpu = 00:03:12 ; elapsed = 00:01:18 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1455 ; free virtual = 10269
Ending Placer Task | Checksum: 7be7cffd

Time (s): cpu = 00:03:13 ; elapsed = 00:01:19 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1457 ; free virtual = 10271
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:34 ; elapsed = 00:01:26 . Memory (MB): peak = 9914.238 ; gain = 0.000 ; free physical = 1498 ; free virtual = 10288
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 313d158d ConstDB: 0 ShapeSum: 16c3063d RouteDB: 33e7b433
Post Restoration Checksum: NetGraph: 2d9b111b | NumContArr: b08aea30 | Constraints: 95875913 | Timing: 0
Phase 1 Build RT Design | Checksum: 173ad545e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1518 ; free virtual = 10325

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 173ad545e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1517 ; free virtual = 10325

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 173ad545e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1516 ; free virtual = 10324
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e2a3395b

Time (s): cpu = 00:01:45 ; elapsed = 00:00:48 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1490 ; free virtual = 10302
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=-0.200 | THS=-249.869|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 22b2f45f8

Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1426 ; free virtual = 10263
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 14df14ea9

Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1425 ; free virtual = 10262

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 206
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 91
  Number of Partially Routed Nets     = 115
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 194282ce6

Time (s): cpu = 00:02:07 ; elapsed = 00:00:55 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1428 ; free virtual = 10265

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 194282ce6

Time (s): cpu = 00:02:07 ; elapsed = 00:00:55 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1428 ; free virtual = 10265
Phase 3 Initial Routing | Checksum: 233bf77e9

Time (s): cpu = 00:02:08 ; elapsed = 00:00:56 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1440 ; free virtual = 10266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dca4b10

Time (s): cpu = 00:02:23 ; elapsed = 00:01:01 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1478 ; free virtual = 10285
Phase 4 Rip-up And Reroute | Checksum: 14dca4b10

Time (s): cpu = 00:02:23 ; elapsed = 00:01:01 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1476 ; free virtual = 10283

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13143ccd4

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1467 ; free virtual = 10275
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13143ccd4

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1465 ; free virtual = 10273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13143ccd4

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1465 ; free virtual = 10273
Phase 5 Delay and Skew Optimization | Checksum: 13143ccd4

Time (s): cpu = 00:02:33 ; elapsed = 00:01:06 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1465 ; free virtual = 10273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb6a4933

Time (s): cpu = 00:02:44 ; elapsed = 00:01:11 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1484 ; free virtual = 10291
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bb6a4933

Time (s): cpu = 00:02:44 ; elapsed = 00:01:11 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1484 ; free virtual = 10291
Phase 6 Post Hold Fix | Checksum: 1bb6a4933

Time (s): cpu = 00:02:44 ; elapsed = 00:01:11 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1483 ; free virtual = 10291

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0117509 %
  Global Horizontal Routing Utilization  = 0.0117221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bb6a4933

Time (s): cpu = 00:02:45 ; elapsed = 00:01:11 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1482 ; free virtual = 10290

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bb6a4933

Time (s): cpu = 00:02:45 ; elapsed = 00:01:12 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1482 ; free virtual = 10290

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29a7522aa

Time (s): cpu = 00:02:55 ; elapsed = 00:01:20 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1376 ; free virtual = 10204

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.474  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29a7522aa

Time (s): cpu = 00:03:05 ; elapsed = 00:01:22 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1369 ; free virtual = 10201
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: b86de52c

Time (s): cpu = 00:03:18 ; elapsed = 00:01:29 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1170 ; free virtual = 10102

Time (s): cpu = 00:03:18 ; elapsed = 00:01:29 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1170 ; free virtual = 10102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:36 ; elapsed = 00:01:33 . Memory (MB): peak = 9967.203 ; gain = 52.965 ; free physical = 1175 ; free virtual = 10096
write_checkpoint -force ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 987 ; free virtual = 10082
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1152 ; free virtual = 10094
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
write_checkpoint -force -cell boxlambda_soc_inst/rm0_inst ./Checkpoint/rm0_stub_route_design.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.38 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1132 ; free virtual = 10115
INFO: [Common 17-1381] The checkpoint '/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_stub_route_design.dcp' has been generated.
/home/epsilon/work/boxlambda/gw/dfx/Checkpoint/rm0_stub_route_design.dcp
close_project
pr_verify ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
Command: pr_verify ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1039 ; free virtual = 10103
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1107 ; free virtual = 10161
Restored from archive | CPU: 5.430000 secs | Memory: 50.154968 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1107 ; free virtual = 10160
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1121 ; free virtual = 10175
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.38 . Memory (MB): peak = 9967.203 ; gain = 0.000 ; free physical = 1137 ; free virtual = 10191
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10003.977 ; gain = 0.000 ; free physical = 1070 ; free virtual = 10110
Restored from archive | CPU: 5.370000 secs | Memory: 51.348183 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10003.977 ; gain = 0.000 ; free physical = 1070 ; free virtual = 10110
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10003.977 ; gain = 0.000 ; free physical = 1071 ; free virtual = 10112
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 207
  Number of static tiles compared           = 1632
  Number of static sites compared           = 7683
  Number of static cells compared           = 45337
  Number of static routed nodes compared    = 679351
  Number of static routed pips compared     = 637337

DCP2: ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 207
  Number of static tiles compared           = 1632
  Number of static sites compared           = 7683
  Number of static cells compared           = 45337
  Number of static routed nodes compared    = 679351
  Number of static routed pips compared     = 637337
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp and ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp are compatible
pr_verify: Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 10169.977 ; gain = 202.773 ; free physical = 838 ; free virtual = 9871
open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp
Command: open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_j1b.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10169.977 ; gain = 0.000 ; free physical = 838 ; free virtual = 9871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 10169.977 ; gain = 0.000 ; free physical = 891 ; free virtual = 9919
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10169.977 ; gain = 0.000 ; free physical = 886 ; free virtual = 9924
Restored from archive | CPU: 4.940000 secs | Memory: 57.208206 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10169.977 ; gain = 0.000 ; free physical = 886 ; free virtual = 9924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10169.977 ; gain = 0.000 ; free physical = 888 ; free virtual = 9926
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 10169.977 ; gain = 0.000 ; free physical = 917 ; free virtual = 9955
checkpoint_boxlambda_top_route_design_w_rm0_j1b
write_bitstream -force -bin_file ./Bitstreams/Config_rm0_j1b
Command: write_bitstream -force -bin_file ./Bitstreams/Config_rm0_j1b
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 output boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed output boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg multiplier stage boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed multiplier stage boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X34Y104:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X34Y104:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_rm0_inst" Reconfigurable Module "boxlambda_soc_inst/rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_rm0_j1b.bit...
Writing bitstream ./Bitstreams/Config_rm0_j1b.bin...
Process Partition "pblock_rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_rm0_inst" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4742240 bits.
Writing bitstream ./Bitstreams/Config_rm0_j1b_pblock_rm0_inst_partial.bit...
Writing bitstream ./Bitstreams/Config_rm0_j1b_pblock_rm0_inst_partial.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:25 ; elapsed = 00:01:00 . Memory (MB): peak = 10218.863 ; gain = 48.887 ; free physical = 946 ; free virtual = 9832
./Bitstreams/Config_rm0_j1b
close_project
open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp
Command: open_checkpoint ./Checkpoint/boxlambda_top_route_design_w_rm0_stub.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10218.863 ; gain = 0.000 ; free physical = 955 ; free virtual = 9842
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 10218.863 ; gain = 0.000 ; free physical = 979 ; free virtual = 9871
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10218.863 ; gain = 0.000 ; free physical = 994 ; free virtual = 9875
Restored from archive | CPU: 4.900000 secs | Memory: 48.194527 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10218.863 ; gain = 0.000 ; free physical = 994 ; free virtual = 9875
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10218.863 ; gain = 0.000 ; free physical = 998 ; free virtual = 9879
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 619 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 284 instances
  IOBUF => IOBUF (IBUF, OBUFT): 42 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 100 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 10281.879 ; gain = 63.016 ; free physical = 932 ; free virtual = 9786
checkpoint_boxlambda_top_route_design_w_rm0_stub
write_bitstream -force -bin_file ./Bitstreams/Config_rm0_stub
Command: write_bitstream -force -bin_file ./Bitstreams/Config_rm0_stub
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer boxlambda_soc_inst/GENERATE_DRAM_MODULE.litedram_wrapper_inst/litedram_inst/IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed input boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0 output boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/dc_offset0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed output boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg multiplier stage boxlambda_soc_inst/GENERATE_YM2149_MODULE.ym2149_sys_inst/ym2149_psg_sys_inst/FMIX_LEFT/m_audio_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed multiplier stage boxlambda_soc_inst/wb_ibex_core/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_signed/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_rm0_inst" Reconfigurable Module "boxlambda_soc_inst/rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/Config_rm0_stub.bit...
Writing bitstream ./Bitstreams/Config_rm0_stub.bin...
Process Partition "pblock_rm0_inst"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_rm0_inst" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 4742240 bits.
Writing bitstream ./Bitstreams/Config_rm0_stub_pblock_rm0_inst_partial.bit...
Writing bitstream ./Bitstreams/Config_rm0_stub_pblock_rm0_inst_partial.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:07 ; elapsed = 00:00:48 . Memory (MB): peak = 10359.918 ; gain = 78.039 ; free physical = 982 ; free virtual = 9851
./Bitstreams/Config_rm0_stub
close_project
create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Project
source [get_property REPOSITORY [get_ipdefs *dfx_controller:1.0]]/xilinx/dfx_controller_v1_0/tcl/api.tcl
dfx_controller_v1_0::format_bin_for_icap -i ./Bitstreams/Config_rm0_j1b_pblock_rm0_inst_partial.bin
dfx_controller_v1_0::format_bin_for_icap -i ./Bitstreams/Config_rm0_stub_pblock_rm0_inst_partial.bin
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 14:49:31 2024...
