Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dct_top glbl -Oenable_linking_all_libraries -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s dct 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_buf_2d_in_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_buf_2d_in_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_col_inbuf_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_RD_Loop_Row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_RD_Loop_Row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_WR_Loop_Row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_WR_Loop_Row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module dct_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_14ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_29ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_mul_mul_16s_15s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_mul_16s_15s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mul_mul_16s_15s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dct_row_outbuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/subham/newcastle/project/learn/dct_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dct_dct_coeff_table_0_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_1_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_2_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_3_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_4_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_5_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_6_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_7_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_row_outbuf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dct_col_inbuf_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.dct_buf_2d_in_0_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dct_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dct_dct_Pipeline_RD_Loop_Row
Compiling module xil_defaultlib.dct_mul_mul_16s_15s_29_4_1_DSP48...
Compiling module xil_defaultlib.dct_mul_mul_16s_15s_29_4_1(ID=1,...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_dct_Pipeline_Row_DCT_Loop_DC...
Compiling module xil_defaultlib.dct_dct_Pipeline_Xpose_Row_Outer...
Compiling module xil_defaultlib.dct_dct_Pipeline_Col_DCT_Loop_DC...
Compiling module xil_defaultlib.dct_dct_Pipeline_Xpose_Col_Outer...
Compiling module xil_defaultlib.dct_dct_Pipeline_WR_Loop_Row
Compiling module xil_defaultlib.dct_control_s_axi
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.dct_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dct_gmem_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.dct_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dct_gmem_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.dct_gmem_m_axi_srl(DATA_WIDTH=57...
Compiling module xil_defaultlib.dct_gmem_m_axi_fifo(DATA_WIDTH=5...
Compiling module xil_defaultlib.dct_gmem_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.dct_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dct_gmem_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.dct_gmem_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dct_top
Compiling module work.glbl
Built simulation snapshot dct
