{"vcs1":{"timestamp_begin":1730905311.253930353, "rt":4.61, "ut":0.36, "st":0.26}}
{"vcselab":{"timestamp_begin":1730905315.952116389, "rt":2.96, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1730905318.997242676, "rt":0.35, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730905310.540698157}
{"VCS_COMP_START_TIME": 1730905310.540698157}
{"VCS_COMP_END_TIME": 1730905321.103593480}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329720}}
{"stitch_vcselab": {"peak_mem": 215156}}
