--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

Design file:              Pico_Toplevel.ncd
Physical constraint file: Pico_Toplevel.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report, limited to 30 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y4.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y7.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y6.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y5.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y1.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2975 paths analyzed, 2725 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X143Y217.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y212.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X143Y217.A2    net (fanout=5)        0.587   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X143Y217.CLK   Tas                  -0.007   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1<15>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.216ns logic, 0.587ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_4 (SLICE_X144Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y204.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X144Y152.SR    net (fanout=159)      4.051   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X144Y152.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.563ns logic, 4.051ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_5 (SLICE_X144Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y204.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X144Y152.SR    net (fanout=159)      4.051   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X144Y152.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.563ns logic, 4.051ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/di_reg_1 (SLICE_X144Y182.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/di_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/di_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y182.BQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_1
    SLICE_X144Y182.C6    net (fanout=1)        0.056   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2<1>
    SLICE_X144Y182.CLK   Tah         (-Th)     0.033   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<82>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index[3]_GND_45_o_wide_mux_79_OUT<1>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/di_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.067ns logic, 0.056ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_1 (SLICE_X144Y231.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y231.BQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_1
    SLICE_X144Y231.D6    net (fanout=1)        0.058   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2<1>
    SLICE_X144Y231.CLK   Tah         (-Th)     0.033   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<33>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index[3]_GND_45_o_wide_mux_79_OUT<1>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.067ns logic, 0.058ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_11 (SLICE_X144Y233.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y233.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1<11>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_11
    SLICE_X144Y233.D5    net (fanout=1)        0.083   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1<11>
    SLICE_X144Y233.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1<15>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1<11>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_11
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.055ns logic, 0.083ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y4.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y7.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y3.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y2.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y6.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y5.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9761 paths analyzed, 3542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO4 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI4 net (fanout=7)        2.480   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><4>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.685ns (1.205ns logic, 2.480ns route)
                                                                (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO3 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI3 net (fanout=7)        2.412   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><3>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.617ns (1.205ns logic, 2.412ns route)
                                                                (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y2.RXCHBONDI0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (1.333 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO0 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y2.RXCHBONDI0 net (fanout=7)        2.329   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><0>
    GTXE2_CHANNEL_X0Y2.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.534ns (1.205ns logic, 2.329ns route)
                                                                (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y3.TXDETECTRX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_tx_rcvr_det_q (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.385ns (0.963 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_tx_rcvr_det_q to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    SLICE_X140Y200.AQ             Tcko                  0.100   PicoFramework/core/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                                PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_tx_rcvr_det_q
    GTXE2_CHANNEL_X0Y3.TXDETECTRX net (fanout=8)        0.379   PicoFramework/core/pipe_tx_rcvr_det_gt
    GTXE2_CHANNEL_X0Y3.TXUSRCLK2  Tgtxckc_PCI (-Th)     0.078   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               0.401ns (0.022ns logic, 0.379ns route)
                                                                (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (SLICE_X145Y195.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.214ns (0.792 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y200.CQ    Tcko                  0.100   PicoFramework/core/gt_top_i/rate_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg2
    SLICE_X145Y195.CX    net (fanout=3)        0.177   PicoFramework/core/gt_top_i/rate_idle_reg2_2
    SLICE_X145Y195.CLK   Tckdi       (-Th)     0.047   PicoFramework/core/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (0.053ns logic, 0.177ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (SLICE_X145Y195.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rate_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.214ns (0.792 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rate_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y200.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/rate_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rate_idle_reg2
    SLICE_X145Y195.AX    net (fanout=3)        0.182   PicoFramework/core/gt_top_i/rate_idle_reg2_0
    SLICE_X145Y195.CLK   Tckdi       (-Th)     0.047   PicoFramework/core/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.053ns logic, 0.182ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 832 paths analyzed, 768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIPBDIP1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_33 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.636 - 0.602)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_33 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y172.BQ       Tcko                  0.223   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<35>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_33
    RAMB36_X4Y34.DIPBDIP1   net (fanout=1)        1.194   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<33>
    RAMB36_X4Y34.CLKBWRCLKU Trdck_DIPB            0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.960ns (0.766ns logic, 1.194ns route)
                                                          (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIBDI27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_27 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.647 - 0.617)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_27 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X118Y157.DMUX     Tshcko                0.321   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<15>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_27
    RAMB36_X4Y31.DIBDI27    net (fanout=1)        1.092   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<27>
    RAMB36_X4Y31.CLKBWRCLKU Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.956ns (0.864ns logic, 1.092ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_56 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.648 - 0.618)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_56 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y153.AQ       Tcko                  0.223   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<59>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_56
    RAMB36_X4Y30.DIBDI20    net (fanout=1)        1.190   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<56>
    RAMB36_X4Y30.CLKBWRCLKL Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.956ns (0.766ns logic, 1.190ns route)
                                                          (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_7 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.031ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.365 - 0.334)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_7 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y151.DQ    Tcko                  0.118   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<7>
                                                       PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_7
    PCIE_X0Y0.MIMTXRDATA7net (fanout=1)        0.429   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<7>
    PCIE_X0Y0.USERCLK    Tpcickd_TXRAM(-Th)     0.516   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                       PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.031ns (-0.398ns logic, 0.429ns route)
                                                       (-1283.9% logic, 1383.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA55), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_55 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.365 - 0.334)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_55 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X123Y151.DQ      Tcko                  0.100   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<55>
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_55
    PCIE_X0Y0.MIMTXRDATA55 net (fanout=1)        0.434   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<55>
    PCIE_X0Y0.USERCLK      Tpcickd_TXRAM(-Th)     0.502   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.032ns (-0.402ns logic, 0.434ns route)
                                                         (-1256.2% logic, 1356.2% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_67 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.162 - 0.107)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_67 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X122Y152.DMUX     Tshcko                0.257   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<67>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_67
    RAMB36_X4Y30.DIBDI31    net (fanout=1)        0.326   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<67>
    RAMB36_X4Y30.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.056ns (-0.270ns logic, 0.326ns route)
                                                          (-482.1% logic, 582.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 2.000ns (500.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y34.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y34.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y34.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y34.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y33.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y33.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y33.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y33.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y31.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y31.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y31.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y31.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y30.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y30.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y30.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.591ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Logical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: PicoFramework/ext_clk.pipe_clock_i/userclk1
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/init_V<37><10>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.ren_q/CK
  Location pin: SLICE_X114Y151.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<11>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_32/CK
  Location pin: SLICE_X116Y157.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<11>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_33/CK
  Location pin: SLICE_X116Y157.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<11>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_34/CK
  Location pin: SLICE_X116Y157.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<11>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_35/CK
  Location pin: SLICE_X116Y157.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<43>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_40/CK
  Location pin: SLICE_X119Y163.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<43>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_41/CK
  Location pin: SLICE_X119Y163.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<43>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_42/CK
  Location pin: SLICE_X119Y163.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<43>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_43/CK
  Location pin: SLICE_X119Y163.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<55>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_56/CK
  Location pin: SLICE_X119Y168.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<55>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_57/CK
  Location pin: SLICE_X119Y168.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<55>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_58/CK
  Location pin: SLICE_X119Y168.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269457 paths analyzed, 93822 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (SLICE_X83Y176.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.BMUX  Tshcko                0.284   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_5
    SLICE_X83Y193.B4     net (fanout=27)       1.626   s_poll_id<5>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.674ns logic, 3.094ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.AMUX  Tshcko                0.287   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_4
    SLICE_X83Y193.B3     net (fanout=27)       1.578   s_poll_id<4>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.677ns logic, 3.046ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.DMUX  Tshcko                0.286   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_7
    SLICE_X83Y193.B2     net (fanout=29)       1.460   s_poll_id<7>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.676ns logic, 2.928ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.CQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_2
    SLICE_X114Y188.C4    net (fanout=14)       0.590   s_poll_id<2>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.656ns logic, 2.933ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.BQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_1
    SLICE_X114Y188.C6    net (fanout=14)       0.432   s_poll_id<1>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.656ns logic, 2.775ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.AQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_0
    SLICE_X114Y188.C5    net (fanout=14)       0.402   s_poll_id<0>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.656ns logic, 2.745ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.CMUX  Tshcko                0.285   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_6
    SLICE_X83Y193.B1     net (fanout=29)       1.140   s_poll_id<6>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (0.675ns logic, 2.608ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.540 - 0.618)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y194.CQ    Tcko                  0.223   PicoFramework/app/PIO_EP/iseq_p3<27>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_8
    SLICE_X83Y193.C3     net (fanout=1382)     1.579   s_poll_id<8>
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.570ns logic, 2.774ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y191.DQ    Tcko                  0.259   s_poll_id<3>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_3
    SLICE_X83Y193.B6     net (fanout=27)       1.196   s_poll_id<3>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_56
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.649ns logic, 2.664ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (SLICE_X83Y176.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.BMUX  Tshcko                0.284   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_5
    SLICE_X83Y193.B4     net (fanout=27)       1.626   s_poll_id<5>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.674ns logic, 3.094ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.AMUX  Tshcko                0.287   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_4
    SLICE_X83Y193.B3     net (fanout=27)       1.578   s_poll_id<4>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.677ns logic, 3.046ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.DMUX  Tshcko                0.286   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_7
    SLICE_X83Y193.B2     net (fanout=29)       1.460   s_poll_id<7>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.676ns logic, 2.928ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.CQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_2
    SLICE_X114Y188.C4    net (fanout=14)       0.590   s_poll_id<2>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.656ns logic, 2.933ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.BQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_1
    SLICE_X114Y188.C6    net (fanout=14)       0.432   s_poll_id<1>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.656ns logic, 2.775ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.AQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_0
    SLICE_X114Y188.C5    net (fanout=14)       0.402   s_poll_id<0>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.656ns logic, 2.745ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.CMUX  Tshcko                0.285   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_6
    SLICE_X83Y193.B1     net (fanout=29)       1.140   s_poll_id<6>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (0.675ns logic, 2.608ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.540 - 0.618)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y194.CQ    Tcko                  0.223   PicoFramework/app/PIO_EP/iseq_p3<27>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_8
    SLICE_X83Y193.C3     net (fanout=1382)     1.579   s_poll_id<8>
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.570ns logic, 2.774ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y191.DQ    Tcko                  0.259   s_poll_id<3>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_3
    SLICE_X83Y193.B6     net (fanout=27)       1.196   s_poll_id<3>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_57
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.649ns logic, 2.664ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (SLICE_X83Y176.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_5 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.BMUX  Tshcko                0.284   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_5
    SLICE_X83Y193.B4     net (fanout=27)       1.626   s_poll_id<5>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.674ns logic, 3.094ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_4 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.AMUX  Tshcko                0.287   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_4
    SLICE_X83Y193.B3     net (fanout=27)       1.578   s_poll_id<4>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.677ns logic, 3.046ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_7 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.DMUX  Tshcko                0.286   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_7
    SLICE_X83Y193.B2     net (fanout=29)       1.460   s_poll_id<7>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.676ns logic, 2.928ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_2 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.CQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_2
    SLICE_X114Y188.C4    net (fanout=14)       0.590   s_poll_id<2>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.656ns logic, 2.933ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_1 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.BQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_1
    SLICE_X114Y188.C6    net (fanout=14)       0.432   s_poll_id<1>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.656ns logic, 2.775ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_0 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y191.AQ    Tcko                  0.223   s_poll_id<2>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_0
    SLICE_X114Y188.C5    net (fanout=14)       0.402   s_poll_id<0>
    SLICE_X114Y188.C     Tilo                  0.043   PicoFramework/app/inext_desc_pre_119_BRB0
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1_SW0
    SLICE_X83Y193.B5     net (fanout=3)        0.875   UserWrapper/N308
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.656ns logic, 2.745ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (1.084 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_6 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y201.CMUX  Tshcko                0.285   PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_rd_en
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_6
    SLICE_X83Y193.B1     net (fanout=29)       1.140   s_poll_id<6>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (0.675ns logic, 2.608ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.540 - 0.618)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_8 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y194.CQ    Tcko                  0.223   PicoFramework/app/PIO_EP/iseq_p3<27>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_8
    SLICE_X83Y193.C3     net (fanout=1382)     1.579   s_poll_id<8>
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.570ns logic, 2.774ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 (FF)
  Destination:          UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.540 - 0.616)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/istream_desc_inx_p5_3 to UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y191.DQ    Tcko                  0.259   s_poll_id<3>
                                                       PicoFramework/app/PIO_EP/istream_desc_inx_p5_3
    SLICE_X83Y193.B6     net (fanout=27)       1.196   s_poll_id<3>
    SLICE_X83Y193.B      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C5     net (fanout=93)       0.273   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>1
    SLICE_X83Y193.C      Tilo                  0.043   UserWrapper/stream_out_desc_poll_seq<2><10>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o<8>2
    SLICE_X83Y176.SR     net (fanout=17)       1.195   UserWrapper/stream_out[5].gen_stream_out/s_poll_id[8]_desc_id[8]_equal_8_o
    SLICE_X83Y176.CLK    Tsrck                 0.304   UserWrapper/stream_out_desc_poll_next_desc<2><62>
                                                       UserWrapper/stream_out[5].gen_stream_out/s_poll_next_desc_58
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.649ns logic, 2.664ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1 (RAMB36_X5Y35.DIADI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_28 (FF)
  Destination:          PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.681 - 0.609)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_28 to PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X137Y173.AMUX     Tshcko                0.228   PicoFramework/m_axis_rx_tdata<3>
                                                          PicoFramework/core/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_28
    RAMB36_X5Y35.DIADI28    net (fanout=1)        0.371   PicoFramework/m_axis_rx_tdata<28>
    RAMB36_X5Y35.CLKBWRCLKL Trckd_DIA   (-Th)     0.527   PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
                                                          PicoFramework/app/PIO_EP/axibuffer/fifo/fifo1
    ----------------------------------------------------  ---------------------------
    Total                                         0.072ns (-0.299ns logic, 0.371ns route)
                                                          (-415.3% logic, 515.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2 (RAMB36_X4Y40.DIADI25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_89 (FF)
  Destination:          PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.126ns (0.695 - 0.569)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_89 to PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X118Y210.BMUX     Tshcko                0.255   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in<79>
                                                          PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_89
    RAMB36_X4Y40.DIADI25    net (fanout=1)        0.398   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in<89>
    RAMB36_X4Y40.CLKBWRCLKU Trckd_DIA   (-Th)     0.527   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2
                                                          PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2
    ----------------------------------------------------  ---------------------------
    Total                                         0.126ns (-0.272ns logic, 0.398ns route)
                                                          (-215.9% logic, 315.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo2 (RAMB36_X4Y38.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/PIO_EP/s_out_data_q_96 (FF)
  Destination:          PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.126ns (0.693 - 0.567)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/s_out_data_q_96 to PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X117Y187.BQ       Tcko                  0.178   PicoFramework/app/PIO_EP/s_out_data_q<97>
                                                          PicoFramework/app/PIO_EP/s_out_data_q_96
    RAMB36_X4Y38.DIBDI0     net (fanout=1)        0.475   PicoFramework/app/PIO_EP/s_out_data_q<96>
    RAMB36_X4Y38.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo2
                                                          PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo2
    ----------------------------------------------------  ---------------------------
    Total                                         0.126ns (-0.349ns logic, 0.475ns route)
                                                          (-277.0% logic, 377.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Location pin: RAMB18_X4Y91.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Location pin: RAMB18_X4Y91.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Location pin: RAMB18_X4Y90.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Location pin: RAMB18_X4Y90.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Location pin: RAMB18_X4Y92.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Location pin: RAMB18_X4Y92.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Location pin: RAMB18_X4Y93.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Location pin: RAMB18_X4Y93.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Location pin: RAMB18_X5Y88.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Location pin: RAMB18_X5Y88.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Location pin: RAMB18_X4Y65.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Location pin: RAMB18_X5Y87.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Location pin: RAMB18_X5Y86.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Location pin: RAMB18_X5Y91.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Location pin: RAMB18_X5Y90.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Location pin: RAMB18_X5Y90.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Location pin: RAMB36_X5Y46.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Location pin: RAMB36_X5Y46.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Location pin: RAMB36_X5Y46.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Location pin: RAMB36_X5Y46.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Location pin: RAMB36_X5Y47.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Location pin: RAMB36_X5Y47.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Location pin: RAMB36_X5Y47.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Location pin: RAMB36_X5Y47.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Location pin: RAMB18_X4Y89.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Location pin: RAMB18_X4Y89.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Location pin: RAMB18_X4Y88.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.664ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X140Y225.B6), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.608 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y226.BMUX  Tshcko                0.284   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X140Y239.B5    net (fanout=3)        0.628   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X140Y239.BMUX  Tilo                  0.148   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y239.A6    net (fanout=1)        0.378   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N444
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.528ns logic, 2.027ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.092 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y237.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X140Y239.B1    net (fanout=5)        0.555   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X140Y239.BMUX  Tilo                  0.148   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y239.A6    net (fanout=1)        0.378   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N444
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (0.467ns logic, 1.954ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.608 - 0.669)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y241.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X140Y239.B3    net (fanout=4)        0.477   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X140Y239.BMUX  Tilo                  0.148   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y239.A6    net (fanout=1)        0.378   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N444
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.467ns logic, 1.876ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.092 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y237.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X140Y239.B4    net (fanout=4)        0.410   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X140Y239.BMUX  Tilo                  0.149   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y239.A6    net (fanout=1)        0.378   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/N444
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.468ns logic, 1.809ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.092 - 0.120)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y230.AMUX  Tshcko                0.316   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X140Y239.A2    net (fanout=3)        0.755   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<1>
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.412ns logic, 1.776ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.092 - 0.120)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y230.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X140Y239.A3    net (fanout=3)        0.734   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.355ns logic, 1.755ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.092 - 0.122)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y232.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X140Y239.A1    net (fanout=5)        0.617   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.319ns logic, 1.638ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.776ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.608 - 0.667)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y238.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X140Y239.A4    net (fanout=3)        0.436   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.319ns logic, 1.457ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.092 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y237.BMUX  Tshcko                0.284   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X141Y232.D1    net (fanout=4)        0.724   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (0.337ns logic, 1.255ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.092 - 0.129)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y239.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X140Y239.A5    net (fanout=7)        0.189   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X140Y239.A     Tilo                  0.043   PicoFramework/app/s0_desc_fifo_dout<119>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D5    net (fanout=2)        0.490   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.319ns logic, 1.210ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.092 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y238.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X141Y232.D4    net (fanout=5)        0.540   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X141Y232.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.B6    net (fanout=2)        0.531   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.010   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.276ns logic, 1.071ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X140Y225.A6), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.608 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y226.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X143Y236.D5    net (fanout=3)        0.637   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X143Y236.DMUX  Tilo                  0.142   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y236.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.524ns logic, 1.827ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.092 - 0.130)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y240.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X143Y236.D1    net (fanout=4)        0.651   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X143Y236.DMUX  Tilo                  0.143   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y236.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.461ns logic, 1.841ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.092 - 0.130)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y240.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X143Y236.D3    net (fanout=5)        0.578   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X143Y236.DMUX  Tilo                  0.145   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y236.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (0.463ns logic, 1.768ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.092 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y247.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X143Y236.C2    net (fanout=3)        0.724   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.318ns logic, 1.816ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.092 - 0.125)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y235.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X143Y236.D4    net (fanout=4)        0.432   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X143Y236.DMUX  Tilo                  0.145   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X143Y236.C6    net (fanout=1)        0.098   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.463ns logic, 1.622ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.092 - 0.131)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y242.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X143Y236.C3    net (fanout=7)        0.655   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.318ns logic, 1.747ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.092 - 0.127)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y236.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X143Y236.C1    net (fanout=3)        0.545   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.318ns logic, 1.637ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.092 - 0.122)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y232.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X143Y236.C4    net (fanout=5)        0.479   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<0>
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.318ns logic, 1.571ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.092 - 0.127)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y236.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X143Y236.C5    net (fanout=3)        0.241   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<0>
    SLICE_X143Y236.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B5    net (fanout=2)        0.527   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.382ns logic, 1.333ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.581ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.092 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y237.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X141Y232.B3    net (fanout=5)        0.677   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.339ns logic, 1.242ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.092 - 0.116)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y227.BMUX  Tshcko                0.284   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X141Y232.B4    net (fanout=4)        0.558   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X141Y232.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X140Y225.A6    net (fanout=2)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X140Y225.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.336ns logic, 1.123ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X144Y175.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.608 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y174.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y179.B3    net (fanout=4)        0.675   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y179.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y179.A6    net (fanout=1)        0.308   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.502ns logic, 1.833ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.608 - 0.656)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y171.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y179.B5    net (fanout=3)        0.606   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y179.BMUX  Tilo                  0.146   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y179.A6    net (fanout=1)        0.308   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (0.528ns logic, 1.764ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.608 - 0.658)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y180.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y179.B2    net (fanout=5)        0.629   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y179.BMUX  Tilo                  0.146   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y179.A6    net (fanout=1)        0.308   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.464ns logic, 1.787ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.608 - 0.658)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y180.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y179.B4    net (fanout=4)        0.431   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y179.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y179.A6    net (fanout=1)        0.308   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N420
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.466ns logic, 1.589ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.024ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y175.CMUX  Tshcko                0.285   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X145Y176.D2    net (fanout=4)        0.637   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X145Y176.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/qdrp_addr<10>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X142Y176.A2    net (fanout=1)        0.553   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N416
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.380ns logic, 1.644ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.608 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y175.BMUX  Tshcko                0.319   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y179.A3    net (fanout=3)        0.588   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.414ns logic, 1.438ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.608 - 0.658)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y180.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X145Y176.D5    net (fanout=4)        0.520   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X145Y176.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/qdrp_addr<10>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X142Y176.A2    net (fanout=1)        0.553   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N416
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.318ns logic, 1.527ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.608 - 0.657)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y179.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y179.A2    net (fanout=7)        0.582   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.318ns logic, 1.432ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.092 - 0.119)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y179.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X142Y179.A1    net (fanout=3)        0.471   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<4>
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.703ns (0.382ns logic, 1.321ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.608 - 0.654)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y177.BQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X142Y179.A4    net (fanout=5)        0.363   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<4>
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.354ns logic, 1.213ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.092 - 0.119)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y179.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y179.A5    net (fanout=3)        0.264   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y179.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A6    net (fanout=2)        0.396   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.318ns logic, 1.114ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.344ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.608 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y172.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X142Y176.A3    net (fanout=5)        0.615   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.275ns logic, 1.069ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.320ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.608 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y178.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X142Y176.A1    net (fanout=7)        0.591   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<4>
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.275ns logic, 1.045ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.092 - 0.117)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y178.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X142Y176.A4    net (fanout=5)        0.563   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.275ns logic, 1.017ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.124ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.608 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y175.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y176.A5    net (fanout=5)        0.395   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y176.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.A1    net (fanout=2)        0.454   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y175.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (0.275ns logic, 0.849ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (SLICE_X145Y177.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txdata_wait_cnt_3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.063 - 0.052)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txdata_wait_cnt_3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y177.CQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txdata_wait_cnt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txdata_wait_cnt_3
    SLICE_X145Y177.B6    net (fanout=3)        0.071   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txdata_wait_cnt<3>
    SLICE_X145Y177.CLK   Tah         (-Th)     0.032   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd8_rstpot
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.068ns logic, 0.071ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 (SLICE_X141Y237.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.014ns (0.075 - 0.061)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y236.BQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X141Y237.BX    net (fanout=4)        0.103   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X141Y237.CLK   Tckdi       (-Th)     0.044   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.056ns logic, 0.103ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (SLICE_X143Y239.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt_2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.063 - 0.052)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt_2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y239.BQ    Tcko                  0.118   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt_2
    SLICE_X143Y239.D6    net (fanout=4)        0.079   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txdata_wait_cnt<2>
    SLICE_X143Y239.CLK   Tah         (-Th)     0.033   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8_rstpot
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.085ns logic, 0.079ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.778ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.500ns
  Low pulse: 1.250ns
  Low pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.500ns
  High pulse: 1.250ns
  High pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 6.429ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 22.929ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 50.133ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 52.633ns (18.999MHz) (Tpllper_CLKIN)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 136.000ns (max period limit - period)
  Period: 24.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 152.500ns (max period limit - period)
  Period: 7.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 154.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.664ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4 (SLICE_X148Y149.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.336ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X148Y149.CLK       net (fanout=7283)     1.528   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.664ns (-2.930ns logic, 5.594ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.336ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X148Y149.CLK       net (fanout=7283)     1.528   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.664ns (-2.930ns logic, 5.594ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (SLICE_X149Y146.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.336ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X149Y146.CLK       net (fanout=7283)     1.528   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.664ns (-2.930ns logic, 5.594ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.336ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X149Y146.CLK       net (fanout=7283)     1.528   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.664ns (-2.930ns logic, 5.594ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (SLICE_X149Y143.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.337ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X149Y143.CLK       net (fanout=7283)     1.527   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.663ns (-2.930ns logic, 5.593ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.337ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X149Y143.CLK       net (fanout=7283)     1.527   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.663ns (-2.930ns logic, 5.593ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (SLICE_X124Y145.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_9 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_9 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y157.BMUX  Tshcko                0.127   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_9
    SLICE_X124Y145.D2    net (fanout=2)        0.584   temp<9>
    SLICE_X124Y145.CLK   Tah         (-Th)     0.043   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<11>
                                                       temp<9>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.084ns logic, 0.584ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (SLICE_X149Y143.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_3 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_3 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y152.DQ    Tcko                  0.100   temp<3>
                                                       PicoFramework/app/SystemMonitor/temp_3
    SLICE_X149Y143.D5    net (fanout=2)        0.620   temp<3>
    SLICE_X149Y143.CLK   Tah         (-Th)     0.045   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<5>
                                                       temp<3>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.055ns logic, 0.620ns route)
                                                       (8.1% logic, 91.9% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3 (SLICE_X145Y143.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_1 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.758ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_1 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y152.BQ    Tcko                  0.100   temp<3>
                                                       PicoFramework/app/SystemMonitor/temp_1
    SLICE_X145Y143.D3    net (fanout=2)        0.703   temp<1>
    SLICE_X145Y143.CLK   Tah         (-Th)     0.045   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<3>
                                                       temp<1>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.758ns (0.055ns logic, 0.703ns route)
                                                       (7.3% logic, 92.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_c0_axi_clk_to_s_clk_path" TIG;

 3150 paths analyzed, 3150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC (SLICE_X98Y219.C3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.686ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC (RAM)
  Data Path Delay:      3.686ns (Levels of Logic = 0)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y258.BQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X98Y219.C3     net (fanout=67)       3.463   UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (0.223ns logic, 3.463ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1 (SLICE_X98Y219.C3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.686ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1 (RAM)
  Data Path Delay:      3.686ns (Levels of Logic = 0)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y258.BQ    Tcko                  0.223   UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X98Y219.C3     net (fanout=67)       3.463   UserWrapper/UserModule/engine_gen[5].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (0.223ns logic, 3.463ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC (SLICE_X22Y244.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.543ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC (RAM)
  Data Path Delay:      3.543ns (Levels of Logic = 1)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y245.BQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X63Y234.D5     net (fanout=6)        0.664   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X63Y234.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[24].swpe/n0078<17>_FRB
                                                       UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0
    SLICE_X22Y244.C1     net (fanout=65)       2.613   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (0.266ns logic, 3.277ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_c0_axi_clk_to_s_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X65Y238.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.304ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.730 - 0.587)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y238.BQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X65Y238.AX     net (fanout=1)        0.094   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X65Y238.CLK    Tckdi       (-Th)     0.040   UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.060ns logic, 0.094ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X95Y238.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.304ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.737 - 0.593)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y237.BQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X95Y238.AX     net (fanout=1)        0.095   UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X95Y238.CLK    Tckdi       (-Th)     0.040   UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.060ns logic, 0.095ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X95Y238.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.303ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.737 - 0.593)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y237.CQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X95Y238.CX     net (fanout=1)        0.097   UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X95Y238.CLK    Tckdi       (-Th)     0.041   UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.059ns logic, 0.097ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_s_clk_to_c0_axi_clk_path" TIG;

 71137 paths analyzed, 71137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_0 (SLICE_X1Y2.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.552ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_0 (FF)
  Data Path Delay:      6.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.649ns (1.934 - 1.285)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y182.AQ    Tcko                  0.259   PicoFramework/app/inext_desc_pre_34_BRB0
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X1Y2.SR        net (fanout=312)      6.415   s_rst
    SLICE_X1Y2.CLK       Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<3>
                                                       UserWrapper/UserModule/sys_rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.471ns logic, 6.415ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_1 (SLICE_X1Y2.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.552ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_1 (FF)
  Data Path Delay:      6.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.649ns (1.934 - 1.285)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y182.AQ    Tcko                  0.259   PicoFramework/app/inext_desc_pre_34_BRB0
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X1Y2.SR        net (fanout=312)      6.415   s_rst
    SLICE_X1Y2.CLK       Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<3>
                                                       UserWrapper/UserModule/sys_rst_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.471ns logic, 6.415ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_2 (SLICE_X1Y2.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.552ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_2 (FF)
  Data Path Delay:      6.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.649ns (1.934 - 1.285)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y182.AQ    Tcko                  0.259   PicoFramework/app/inext_desc_pre_34_BRB0
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X1Y2.SR        net (fanout=312)      6.415   s_rst
    SLICE_X1Y2.CLK       Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<3>
                                                       UserWrapper/UserModule/sys_rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.471ns logic, 6.415ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_s_clk_to_c0_axi_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X76Y76.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.465ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Data Path Delay:      0.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.305ns (0.937 - 0.632)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y77.BQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X76Y76.CX      net (fanout=1)        0.096   UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X76Y76.CLK     Tckdi       (-Th)     0.041   UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>
                                                       UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.059ns logic, 0.096ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X76Y77.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.456ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.939 - 0.632)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y77.DQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X76Y77.CX      net (fanout=1)        0.107   UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X76Y77.CLK     Tckdi       (-Th)     0.041   UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[2].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.059ns logic, 0.107ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X92Y257.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.420ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.907 - 0.612)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y257.DMUX   Tshcko                0.127   UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X92Y257.BX     net (fanout=1)        0.101   UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X92Y257.CLK    Tckdi       (-Th)     0.038   UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>
                                                       UserWrapper/UserModule/engine_gen[3].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.089ns logic, 0.101ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP       
  "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 434030979 paths analyzed, 442501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.648ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<0>_FRB (SLICE_X58Y192.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<0>_FRB (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (1.090 - 1.274)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<0>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y238.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[4].eng0/stall
                                                       UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X33Y241.A2     net (fanout=145)      0.762   UserWrapper/UserModule/engine_gen[4].eng0/stall
    SLICE_X33Y241.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[8].swpe/store_S
                                                       UserWrapper/UserModule/engine_gen[4].eng0/swa/stall_inv24701_INV_0
    SLICE_X58Y192.CE     net (fanout=2327)     5.128   UserWrapper/UserModule/engine_gen[4].eng0/swa/stall_inv
    SLICE_X58Y192.CLK    Tceck                 0.178   UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<3>_FRB
                                                       UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<0>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (0.444ns logic, 5.890ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<1>_FRB (SLICE_X58Y192.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<1>_FRB (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (1.090 - 1.274)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<1>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y238.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[4].eng0/stall
                                                       UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X33Y241.A2     net (fanout=145)      0.762   UserWrapper/UserModule/engine_gen[4].eng0/stall
    SLICE_X33Y241.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[8].swpe/store_S
                                                       UserWrapper/UserModule/engine_gen[4].eng0/swa/stall_inv24701_INV_0
    SLICE_X58Y192.CE     net (fanout=2327)     5.128   UserWrapper/UserModule/engine_gen[4].eng0/swa/stall_inv
    SLICE_X58Y192.CLK    Tceck                 0.178   UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<3>_FRB
                                                       UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<1>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (0.444ns logic, 5.890ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<2>_FRB (SLICE_X58Y192.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<2>_FRB (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (1.090 - 1.274)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<2>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y238.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[4].eng0/stall
                                                       UserWrapper/UserModule/engine_gen[4].eng0/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X33Y241.A2     net (fanout=145)      0.762   UserWrapper/UserModule/engine_gen[4].eng0/stall
    SLICE_X33Y241.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[8].swpe/store_S
                                                       UserWrapper/UserModule/engine_gen[4].eng0/swa/stall_inv24701_INV_0
    SLICE_X58Y192.CE     net (fanout=2327)     5.128   UserWrapper/UserModule/engine_gen[4].eng0/swa/stall_inv
    SLICE_X58Y192.CLK    Tceck                 0.178   UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<3>_FRB
                                                       UserWrapper/UserModule/engine_gen[4].eng0/swa/swpe_gen[1].swpe/n0078<2>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (0.444ns logic, 5.890ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y50.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.333ns (0.840 - 0.507)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 to UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X33Y243.CQ        Tcko                  0.100   UserWrapper/UserModule/engine_gen[4].eng0/query_seq_block_sih2ec<11>
                                                          UserWrapper/UserModule/engine_gen[4].eng0/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    RAMB36_X1Y50.DIADI9     net (fanout=5)        0.388   UserWrapper/UserModule/engine_gen[4].eng0/query_seq_block_sih2ec<10>
    RAMB36_X1Y50.CLKARDCLKU Trckd_DIA   (-Th)     0.155   UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.333ns (-0.055ns logic, 0.388ns route)
                                                          (-16.5% logic, 116.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X0Y41.ADDRBWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.755 - 0.585)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 to UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X8Y99.BQ             Tcko                  0.118   UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                             UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    RAMB18_X0Y41.ADDRBWRADDR10 net (fanout=4)        0.235   UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
    RAMB18_X0Y41.CLKBWRCLK     Trckc_ADDRB (-Th)     0.183   UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                             UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[0].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.170ns (-0.065ns logic, 0.235ns route)
                                                             (-38.2% logic, 138.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<73>_1 (SLICE_X4Y251.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<74>_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<73>_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.297ns (0.845 - 0.548)
  Source Clock:         UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Destination Clock:    UserWrapper/c0_axi_clk<1> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<74>_1 to UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<73>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y249.BQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<74>_1
                                                       UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<74>_1
    SLICE_X4Y251.D3      net (fanout=1)        0.230   UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<74>_1
    SLICE_X4Y251.CLK     Tah         (-Th)     0.033   UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<73>_1
                                                       UserWrapper/UserModule/engine_gen[3].eng0/ec/Mmux_T_sreg[73][1]_ref_seq_block_in[147]_MUX_6266_o11
                                                       UserWrapper/UserModule/engine_gen[3].eng0/ec/T_sreg<73>_1
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.067ns logic, 0.230ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y59.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[1].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y59.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y136.RDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y136.WRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y134.RDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[8].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X4Y134.WRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y101.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[5].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y101.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y20.RDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y20.WRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y43.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng0/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y43.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y51.CLKARDCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y51.CLKARDCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y51.CLKBWRCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y51.CLKBWRCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y50.CLKARDCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y50.CLKARDCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y50.CLKBWRCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y50.CLKBWRCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y54.CLKARDCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y54.CLKARDCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y54.CLKBWRCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y54.CLKBWRCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y54.CLKARDCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y54.CLKARDCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y54.CLKBWRCLKL
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng0/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y54.CLKBWRCLKU
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y119.CLKARDCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng0/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y119.CLKBWRCLK
  Clock network: UserWrapper/c0_axi_clk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 
0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------
Slack: 94.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 207.360ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_freq_refclk" TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.072ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP "mig_DDR3_0_freq_refclk" TS_clk_400
        / 1.66666667 PHASE 1.40625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y1.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_mem_refclk" TS_clk_400 /         1.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP "mig_DDR3_0_mem_refclk" TS_clk_400 /
        1.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP 
"mig_DDR3_0_sync_pulse" TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 
6.25%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.560ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.644 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.607   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.191ns (0.584ns logic, 0.607ns route)
                                                                   (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.643 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.591   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.175ns (0.584ns logic, 0.591ns route)
                                                                   (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.374   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.958ns (0.584ns logic, 0.374ns route)
                                                                   (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.375 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.273   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.480ns (0.207ns logic, 0.273ns route)
                                                                   (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.372 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.280   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.487ns (0.207ns logic, 0.280ns route)
                                                                   (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.178   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.385ns (0.207ns logic, 0.178ns route)
                                                                   (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"         
TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 747273 paths analyzed, 94572 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.915ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (OUT_FIFO_X1Y11.D76), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_15 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.218ns (1.131 - 1.349)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_15 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y59.DQ     Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_15
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_15
    SLICE_X127Y96.C2     net (fanout=6)        1.810   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_15
    SLICE_X127Y96.CMUX   Tilo                  0.139   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362<71>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata<443>1
    SLICE_X137Y120.C5    net (fanout=10)       1.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata<443>
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (0.728ns logic, 4.910ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_buf_out_data_443 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 2)
  Clock Path Skew:      -0.202ns (1.131 - 1.333)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_buf_out_data_443 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y76.AQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_439
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_buf_out_data_443
    SLICE_X127Y96.C3     net (fanout=1)        1.030   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_443
    SLICE_X127Y96.CMUX   Tilo                  0.141   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362<71>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata<443>1
    SLICE_X137Y120.C5    net (fanout=10)       1.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata<443>
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (0.766ns logic, 4.130ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata_443 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.217ns (1.131 - 1.348)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata_443 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y88.DQ     Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata<443>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata_443
    SLICE_X127Y96.C1     net (fanout=1)        0.761   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata<443>
    SLICE_X127Y96.CMUX   Tilo                  0.139   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362<71>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata<443>1
    SLICE_X137Y120.C5    net (fanout=10)       1.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata<443>
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.728ns logic, 3.861ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139352_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.692 - 0.653)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139352_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y121.CQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139352<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139352_62
    SLICE_X129Y113.A2    net (fanout=1)        0.682   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139352<62>
    SLICE_X129Y113.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.B6    net (fanout=1)        0.581   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (0.711ns logic, 3.188ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139356_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.692 - 0.659)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139356_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y116.CMUX  Tshcko                0.285   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/phy_rd_data<52>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139356_62
    SLICE_X129Y113.A1    net (fanout=1)        0.558   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139356<62>
    SLICE_X129Y113.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.B6    net (fanout=1)        0.581   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.737ns logic, 3.064ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139360_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.692 - 0.668)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139360_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y101.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139360<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139360_62
    SLICE_X129Y113.A6    net (fanout=1)        0.599   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139360<62>
    SLICE_X129Y113.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.B6    net (fanout=1)        0.581   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.675ns logic, 3.105ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_6 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.692 - 0.665)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_6 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y114.BQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<1>_8
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_6
    SLICE_X129Y113.A4    net (fanout=9)        0.571   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<1>_6
    SLICE_X129Y113.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.B6    net (fanout=1)        0.581   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.675ns logic, 3.077ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139358_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.032ns (0.692 - 0.660)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139358_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y115.CQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139358<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139358_62
    SLICE_X133Y119.B3    net (fanout=1)        0.667   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139358<62>
    SLICE_X133Y119.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_en_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B4    net (fanout=1)        0.429   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out59
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.711ns logic, 3.021ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_5 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.692 - 0.664)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_5 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y114.DQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<2>_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_5
    SLICE_X129Y113.A5    net (fanout=10)       0.505   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<2>_5
    SLICE_X129Y113.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.B6    net (fanout=1)        0.581   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (0.675ns logic, 3.011ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_5 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.692 - 0.664)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_5 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y114.DQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<2>_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_5
    SLICE_X133Y119.B2    net (fanout=10)       0.654   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<2>_5
    SLICE_X133Y119.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_en_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B4    net (fanout=1)        0.429   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out59
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (0.675ns logic, 3.008ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139354_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.692 - 0.654)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139354_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y123.BQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139354<60>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139354_62
    SLICE_X133Y119.B1    net (fanout=1)        0.570   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139354<62>
    SLICE_X133Y119.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_en_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B4    net (fanout=1)        0.429   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out59
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (0.675ns logic, 2.924ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.692 - 0.663)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y113.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348_62
    SLICE_X129Y113.A3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<62>
    SLICE_X129Y113.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139348<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.B6    net (fanout=1)        0.581   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (0.675ns logic, 2.852ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.692 - 0.661)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y119.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362_62
    SLICE_X133Y119.B4    net (fanout=1)        0.420   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139362<62>
    SLICE_X133Y119.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_en_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B4    net (fanout=1)        0.429   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out59
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.675ns logic, 2.774ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.369ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.692 - 0.708)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y123.CQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<3>_4
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3_3
    SLICE_X137Y120.B1    net (fanout=10)       0.776   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<3>_3
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.369ns (0.668ns logic, 2.701ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_6 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.692 - 0.665)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_6 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y114.BQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<1>_8
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_6
    SLICE_X133Y119.B5    net (fanout=9)        0.380   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<1>_6
    SLICE_X133Y119.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_en_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B4    net (fanout=1)        0.429   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out59
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.675ns logic, 2.734ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139350_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.692 - 0.656)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139350_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y119.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139350<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139350_62
    SLICE_X133Y119.B6    net (fanout=1)        0.237   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139350<62>
    SLICE_X133Y119.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_en_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out591
    SLICE_X137Y120.B4    net (fanout=1)        0.429   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out59
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (0.675ns logic, 2.591ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.692 - 0.708)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y125.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<0>_4
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0_3
    SLICE_X137Y120.B5    net (fanout=10)       0.649   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<0>_3
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (0.632ns logic, 2.574ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139364_62 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (0.692 - 0.658)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139364_62 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y121.CQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139364<63>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139364_62
    SLICE_X137Y120.B3    net (fanout=1)        0.544   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o139364<62>
    SLICE_X137Y120.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out593
    SLICE_X137Y120.C3    net (fanout=1)        0.346   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out592
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.668ns logic, 2.469ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0_9 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Requirement:          6.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.692 - 0.660)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0_9 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y120.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0_9
    SLICE_X137Y120.C2    net (fanout=2)        0.620   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_9
    SLICE_X137Y120.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_12
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out594
    OUT_FIFO_X1Y11.D76   net (fanout=1)        1.579   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout<62>
    OUT_FIFO_X1Y11.WRCLK Toffckd_WRC           0.323   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (0.589ns logic, 2.199ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (SLICE_X152Y2.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.865ns (Levels of Logic = 3)
  Clock Path Skew:      0.076ns (0.679 - 0.603)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y45.BQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X96Y62.D4      net (fanout=11)       1.052   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X96Y62.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X96Y64.B2      net (fanout=1)        0.623   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N338
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.865ns (0.358ns logic, 5.507ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.194ns (1.288 - 1.094)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y65.DQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X96Y62.D3      net (fanout=24)       0.918   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X96Y62.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X96Y64.B2      net (fanout=1)        0.623   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N338
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (0.394ns logic, 5.373ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.076ns (0.679 - 0.603)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y45.BMUX    Tshcko                0.284   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X96Y62.D5      net (fanout=11)       0.760   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X96Y62.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X96Y64.B2      net (fanout=1)        0.623   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N338
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (0.419ns logic, 5.215ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.BQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2
    SLICE_X74Y76.C3      net (fanout=4)        0.654   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<2>
    SLICE_X74Y76.CMUX    Tilo                  0.139   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (0.447ns logic, 5.005ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.AMUX    Tshcko                0.316   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0
    SLICE_X74Y76.C1      net (fanout=5)        0.565   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<0>
    SLICE_X74Y76.CMUX    Tilo                  0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (0.500ns logic, 4.916ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.178ns (1.288 - 1.110)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y92.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl
    SLICE_X96Y64.B4      net (fanout=7)        1.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (0.351ns logic, 4.998ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1
    SLICE_X74Y76.C2      net (fanout=5)        0.573   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<1>
    SLICE_X74Y76.CMUX    Tilo                  0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (0.443ns logic, 4.924ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.221ns (Levels of Logic = 2)
  Clock Path Skew:      0.188ns (1.288 - 1.100)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y52.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X96Y64.B3      net (fanout=20)       1.038   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (0.351ns logic, 4.870ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.205ns (1.288 - 1.083)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y76.CMUX    Tshcko                0.793   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (0.842ns logic, 4.351ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 2)
  Clock Path Skew:      0.177ns (1.288 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y55.BQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<2>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14
    SLICE_X96Y64.B1      net (fanout=6)        0.996   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<14>
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (0.315ns logic, 4.828ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.163ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.CQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3
    SLICE_X74Y76.C4      net (fanout=3)        0.366   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
    SLICE_X74Y76.CMUX    Tilo                  0.138   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (0.446ns logic, 4.717ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.926ns (Levels of Logic = 2)
  Clock Path Skew:      0.196ns (1.288 - 1.092)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y68.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r
    SLICE_X96Y64.B5      net (fanout=26)       0.743   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (0.351ns logic, 4.575ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.179ns (1.288 - 1.109)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y59.CQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15
    SLICE_X96Y64.B6      net (fanout=7)        0.653   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.315ns logic, 4.485ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.194ns (1.288 - 1.094)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y65.DQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X105Y61.A6     net (fanout=24)       1.015   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (0.308ns logic, 4.131ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (1.288 - 1.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y61.AQ     Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_1
    SLICE_X105Y61.A3     net (fanout=1)        0.263   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<1>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (0.272ns logic, 3.379ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (SLICE_X152Y2.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.865ns (Levels of Logic = 3)
  Clock Path Skew:      0.076ns (0.679 - 0.603)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y45.BQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X96Y62.D4      net (fanout=11)       1.052   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X96Y62.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X96Y64.B2      net (fanout=1)        0.623   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N338
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.865ns (0.358ns logic, 5.507ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.194ns (1.288 - 1.094)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y65.DQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X96Y62.D3      net (fanout=24)       0.918   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X96Y62.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X96Y64.B2      net (fanout=1)        0.623   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N338
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (0.394ns logic, 5.373ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.076ns (0.679 - 0.603)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y45.BMUX    Tshcko                0.284   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X96Y62.D5      net (fanout=11)       0.760   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X96Y62.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[2].eng0/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X96Y64.B2      net (fanout=1)        0.623   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N338
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (0.419ns logic, 5.215ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.BQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2
    SLICE_X74Y76.C3      net (fanout=4)        0.654   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<2>
    SLICE_X74Y76.CMUX    Tilo                  0.139   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (0.447ns logic, 5.005ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.AMUX    Tshcko                0.316   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0
    SLICE_X74Y76.C1      net (fanout=5)        0.565   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<0>
    SLICE_X74Y76.CMUX    Tilo                  0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (0.500ns logic, 4.916ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.178ns (1.288 - 1.110)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y92.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl
    SLICE_X96Y64.B4      net (fanout=7)        1.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (0.351ns logic, 4.998ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1
    SLICE_X74Y76.C2      net (fanout=5)        0.573   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<1>
    SLICE_X74Y76.CMUX    Tilo                  0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (0.443ns logic, 4.924ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.221ns (Levels of Logic = 2)
  Clock Path Skew:      0.188ns (1.288 - 1.100)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y52.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X96Y64.B3      net (fanout=20)       1.038   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (0.351ns logic, 4.870ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.205ns (1.288 - 1.083)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y76.CMUX    Tshcko                0.793   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (0.842ns logic, 4.351ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 2)
  Clock Path Skew:      0.177ns (1.288 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y55.BQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<2>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14
    SLICE_X96Y64.B1      net (fanout=6)        0.996   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<14>
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (0.315ns logic, 4.828ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.163ns (Levels of Logic = 2)
  Clock Path Skew:      0.206ns (1.288 - 1.082)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.CQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3
    SLICE_X74Y76.C4      net (fanout=3)        0.366   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
    SLICE_X74Y76.CMUX    Tilo                  0.138   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/init_calib_complete_w
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC
    SLICE_X105Y61.A1     net (fanout=1)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<0>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (0.446ns logic, 4.717ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.926ns (Levels of Logic = 2)
  Clock Path Skew:      0.196ns (1.288 - 1.092)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y68.AQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r
    SLICE_X96Y64.B5      net (fanout=26)       0.743   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (0.351ns logic, 4.575ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.179ns (1.288 - 1.109)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y59.CQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15
    SLICE_X96Y64.B6      net (fanout=7)        0.653   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
    SLICE_X96Y64.B       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A2     net (fanout=4)        0.716   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.315ns logic, 4.485ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.194ns (1.288 - 1.094)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y65.DQ      Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X105Y61.A6     net (fanout=24)       1.015   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (0.308ns logic, 4.131ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (1.288 - 1.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y61.AQ     Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_1
    SLICE_X105Y61.A3     net (fanout=1)        0.263   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<1>
    SLICE_X105Y61.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns11
    SLICE_X152Y2.D2      net (fanout=96)       3.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<1>
    SLICE_X152Y2.CLK     Tas                   0.006   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (0.272ns logic, 3.379ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0 (RAMB36_X0Y36.DIADI23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_23 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.689 - 0.618)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_23 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X13Y187.DQ        Tcko                  0.178   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin<23>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_23
    RAMB36_X0Y36.DIADI23    net (fanout=1)        0.420   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin<23>
    RAMB36_X0Y36.CLKBWRCLKU Trckd_DIA   (-Th)     0.527   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         0.071ns (-0.349ns logic, 0.420ns route)
                                                          (-491.5% logic, 591.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1 (RAMB36_X3Y5.DIADI27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_99 (FF)
  Destination:          UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.626 - 0.549)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_99 to UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X97Y28.DQ        Tcko                  0.178   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<99>
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_99
    RAMB36_X3Y5.DIADI27    net (fanout=1)        0.426   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<99>
    RAMB36_X3Y5.CLKBWRCLKU Trckd_DIA   (-Th)     0.527   UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1
    ---------------------------------------------------  ---------------------------
    Total                                        0.077ns (-0.349ns logic, 0.426ns route)
                                                         (-453.2% logic, 553.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2 (RAMB36_X3Y6.DIBDI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_181 (FF)
  Destination:          UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.633 - 0.561)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_181 to UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X108Y31.BQ       Tcko                  0.206   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<183>
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_181
    RAMB36_X3Y6.DIBDI5     net (fanout=1)        0.393   UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin<181>
    RAMB36_X3Y6.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2
                                                         UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2
    ---------------------------------------------------  ---------------------------
    Total                                        0.072ns (-0.321ns logic, 0.393ns route)
                                                         (-445.8% logic, 545.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y2.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y3.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y1.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y8.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y5.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y6.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y8.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y7.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y9.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y2.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y10.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y11.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y9.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y10.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y3.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y0.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y11.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y0.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y1.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y114.C
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y14.C
  Clock network: c0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y101.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y103.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y105.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y109.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y110.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y102.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y112.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y106.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y101.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y103.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y105.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y109.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y110.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y102.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y112.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y106.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y116.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y118.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y123.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y117.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y121.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y122.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D50), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (0.000 - 0.175)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y118.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D50     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<20>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.042   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.184ns logic, 0.165ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y114.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y124.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y116.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y118.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y123.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y117.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y121.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y122.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y136.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y128.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y130.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y127.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y129.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y133.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D10    net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y134.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y126.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y136.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y128.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y130.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y127.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y129.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y133.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y141.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y145.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y146.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y138.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y148.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y140.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y142.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D80), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 0)
  Clock Path Skew:      -0.355ns (0.000 - 0.355)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y147.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D80    net (fanout=1)        0.447   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<32>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.405   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.731ns logic, 0.447ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y147.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y141.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y145.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y146.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y138.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y148.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y140.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y142.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y3.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y5.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y9.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y10.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y2.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y12.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y4.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q1       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q2       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q4       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q4       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q3       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q2       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y1.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y3.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y5.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y9.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y10.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y2.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y12.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y4.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y15.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y17.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y21.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y22.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y14.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y24.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y16.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y18.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y15.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y17.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y21.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y22.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y34.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y26.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y36.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y30.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y27.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y35.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y29.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y33.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y34.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y26.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y36.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y30.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y27.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y39.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y47.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y45.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y46.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y38.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y48.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y40.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y42.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y39.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y47.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y45.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y46.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y38.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y48.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y104.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y107.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y109.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y109.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y109.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y105.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y105.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y105.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y106.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y106.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y106.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y103.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y104.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y110.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y101.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y105.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y107.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y112.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y102.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y106.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y109.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y119.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y115.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y121.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y121.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y117.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y117.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y118.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y118.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y116.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y122.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y119.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y123.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y117.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y118.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y124.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y114.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y121.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y115.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y131.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y135.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y133.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y133.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y129.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y129.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y130.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y130.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y131.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y129.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y135.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y136.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y126.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y130.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y133.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y127.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y128.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y134.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y143.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y139.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y145.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y145.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y141.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y141.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y142.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y142.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y140.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y146.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y147.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y143.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y141.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y142.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y148.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y138.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y145.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y139.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y94.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y90.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y96.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y89.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y95.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y92.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y98.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y88.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y87.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y91.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y97.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y95.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y95.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y92.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y92.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y91.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y91.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y90.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y96.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y89.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y95.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y92.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y98.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y88.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y87.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y91.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y97.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y79.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y85.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y84.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y78.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y81.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y83.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y77.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y80.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y82.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y86.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y76.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y75.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.296 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q01    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y75.D2      net (fanout=1)        0.292   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0<1>
    OLOGIC_X1Y75.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.946ns logic, 0.292ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q54    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y81.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<4>
    OLOGIC_X1Y81.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y83.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y83.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y79.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y85.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y84.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y78.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y81.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y83.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y77.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y80.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y82.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y86.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y76.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y75.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_out_q<1>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y67.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y73.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y66.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y65.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y68.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y74.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y67.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y67.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y67.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y68.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y68.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y68.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y73.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.291ns (0.291 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q80    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y73.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q8<0>
    OLOGIC_X1Y73.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y67.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y73.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y66.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y65.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y68.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y74.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y6.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y7.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y9.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y9.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y9.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y5.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y5.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y5.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y6.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y6.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D3       net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D1       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D2       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y5.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y6.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y12.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y2.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y9.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y3.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y4.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y10.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y7.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y1.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y19.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y21.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y21.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y17.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y17.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y17.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y18.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y18.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y18.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y22.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y19.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y23.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y17.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y18.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y24.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y14.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y21.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y15.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y16.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y28.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y31.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y33.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y33.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y33.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y29.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y29.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y29.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y30.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y30.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y27.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y28.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y31.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y34.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y35.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y29.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y30.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y36.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y26.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y33.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y43.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y41.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y45.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y45.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y45.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y41.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y41.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y41.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y42.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y42.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y40.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y46.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y47.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y43.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y41.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y42.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y48.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y38.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y45.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y39.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 2 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.101ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.022ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------
Slack:                  0.103ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.020ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|    434315748|
| TS_CLK_125                    |      8.000ns|      5.714ns|          N/A|            0|            0|         2975|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|         9761|            0|
| TS_CLK_USERCLK                |      2.000ns|      2.000ns|      1.332ns|            0|            0|          832|         1744|
|  TS_PIPE_RATE                 |      4.000ns|      2.664ns|          N/A|            0|            0|         1744|            0|
| TS_CLK_USERCLK2               |      4.000ns|      4.000ns|      3.989ns|            0|            0|       269457|    434030979|
|  TS_UserWrapper_UserModule_scg|      6.667ns|      6.648ns|          N/A|            0|            0|    434030979|            0|
|  _clkout0                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_400
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_400                     |      2.500ns|      1.778ns|      2.465ns|            0|            0|            0|       747932|
| TS_mig_DDR3_0_u_ddr3_infrastru|      6.000ns|      3.000ns|      5.915ns|            0|            0|            0|       747273|
| cture_pll_clk3                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_ddr3_infrastr|      6.000ns|      5.915ns|          N/A|            0|            0|       747273|            0|
|  ucture_clk_pll_i             |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_freq_refclk     |      1.500ns|      1.072ns|      1.070ns|            0|            0|            0|          256|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_mem_refclk      |      1.500ns|      1.070ns|      1.070ns|            0|            0|            0|          400|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           24|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_sync_pulse      |     24.000ns|      8.560ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_400_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.915|         |         |         |
clk_400_p      |    5.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_400_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.915|         |         |         |
clk_400_p      |    5.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435137997 paths, 0 nets, and 890485 connections

Design statistics:
   Minimum period:   8.560ns{1}   (Maximum frequency: 116.822MHz)
   Maximum path delay from/to any node:   2.664ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 13 17:22:05 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4686 MB



