<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Aug 15 13:33:42 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   31.842MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_debug_N" 10.000000 MHz (0 errors)</A></LI>            795 items scored, 0 timing errors detected.
Report:   80.315MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 368.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.821ns  (47.9% logic, 52.1% route), 18 logic levels.

 Constraint Details:

     25.821ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.595ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOF0_DE  ---     0.585     R2C18B.FCI to      R2C18B.F0 POPtimers/SLICE_56
ROUTE         2     1.030      R2C18B.F0 to      R2C16B.B1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R2C16B.B1 to     R2C16B.FCO POPtimers/SLICE_47
ROUTE         1     0.000     R2C16B.FCO to     R2C16C.FCI POPtimers/n8322
FCITOF0_DE  ---     0.585     R2C16C.FCI to      R2C16C.F0 POPtimers/SLICE_46
ROUTE         2     1.847      R2C16C.F0 to      R4C18C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R4C18C.A1 to     R4C18C.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R4C18C.FCO to     R4C18D.FCI POPtimers/n8193
FCITOF0_DE  ---     0.585     R4C18D.FCI to      R4C18D.F0 POPtimers/SLICE_20
ROUTE         2     1.998      R4C18D.F0 to      R7C20C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8185
FCITOFCO_D  ---     0.162     R7C20D.FCI to     R7C20D.FCO POPtimers/SLICE_70
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8186
FCITOF1_DE  ---     0.643     R7C21A.FCI to      R7C21A.F1 POPtimers/SLICE_66
ROUTE         3     2.288      R7C21A.F1 to      R8C18A.B0 POPtimers/Startofprobepulse[9]
C0TOFCO_DE  ---     1.023      R8C18A.B0 to     R8C18A.FCO POPtimers/SLICE_25
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI POPtimers/n8357
FCITOF1_DE  ---     0.643     R8C18B.FCI to      R8C18B.F1 POPtimers/SLICE_22
ROUTE         2     1.457      R8C18B.F1 to     R10C17C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023     R10C17C.B0 to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.821   (47.9% logic, 52.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.599ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.817ns  (47.8% logic, 52.2% route), 19 logic levels.

 Constraint Details:

     25.817ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.599ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOFCO_D  ---     0.162     R2C18B.FCI to     R2C18B.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R2C18B.FCO to     R2C18C.FCI POPtimers/n8315
FCITOFCO_D  ---     0.162     R2C18C.FCI to     R2C18C.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R2C18C.FCO to     R2C18D.FCI POPtimers/n8316
FCITOF0_DE  ---     0.585     R2C18D.FCI to      R2C18D.F0 POPtimers/SLICE_53
ROUTE         2     1.427      R2C18D.F0 to      R2C16D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889      R2C16D.B1 to     R2C16D.FCO POPtimers/SLICE_45
ROUTE         1     0.000     R2C16D.FCO to     R2C17A.FCI POPtimers/n8324
FCITOF0_DE  ---     0.585     R2C17A.FCI to      R2C17A.F0 POPtimers/SLICE_44
ROUTE         2     1.817      R2C17A.F0 to      R4C19A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889      R4C19A.A1 to     R4C19A.FCO POPtimers/SLICE_16
ROUTE         1     0.000     R4C19A.FCO to     R4C19B.FCI POPtimers/n8195
FCITOF0_DE  ---     0.585     R4C19B.FCI to      R4C19B.F0 POPtimers/SLICE_15
ROUTE         2     1.996      R4C19B.F0 to      R7C21A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R7C21A.B1 to     R7C21A.FCO POPtimers/SLICE_66
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8187
FCITOF0_DE  ---     0.585     R7C21B.FCI to      R7C21B.F0 POPtimers/SLICE_58
ROUTE         3     1.949      R7C21B.F0 to      R8C18A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R8C18A.B1 to     R8C18A.FCO POPtimers/SLICE_25
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI POPtimers/n8357
FCITOF1_DE  ---     0.643     R8C18B.FCI to      R8C18B.F1 POPtimers/SLICE_22
ROUTE         2     1.457      R8C18B.F1 to     R10C17C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023     R10C17C.B0 to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.817   (47.8% logic, 52.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.603ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.813ns  (47.7% logic, 52.3% route), 20 logic levels.

 Constraint Details:

     25.813ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.603ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOF0_DE  ---     0.585     R2C18B.FCI to      R2C18B.F0 POPtimers/SLICE_56
ROUTE         2     1.030      R2C18B.F0 to      R2C16B.B1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R2C16B.B1 to     R2C16B.FCO POPtimers/SLICE_47
ROUTE         1     0.000     R2C16B.FCO to     R2C16C.FCI POPtimers/n8322
FCITOF0_DE  ---     0.585     R2C16C.FCI to      R2C16C.F0 POPtimers/SLICE_46
ROUTE         2     1.847      R2C16C.F0 to      R4C18C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R4C18C.A1 to     R4C18C.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R4C18C.FCO to     R4C18D.FCI POPtimers/n8193
FCITOF0_DE  ---     0.585     R4C18D.FCI to      R4C18D.F0 POPtimers/SLICE_20
ROUTE         2     1.998      R4C18D.F0 to      R7C20C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8185
FCITOFCO_D  ---     0.162     R7C20D.FCI to     R7C20D.FCO POPtimers/SLICE_70
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8186
FCITOF0_DE  ---     0.585     R7C21A.FCI to      R7C21A.F0 POPtimers/SLICE_66
ROUTE         3     1.978      R7C21A.F0 to      R8C17D.B1 POPtimers/Startofprobepulse[8]
C1TOFCO_DE  ---     0.889      R8C17D.B1 to     R8C17D.FCO POPtimers/SLICE_27
ROUTE         1     0.000     R8C17D.FCO to     R8C18A.FCI POPtimers/n8356
FCITOF0_DE  ---     0.585     R8C18A.FCI to      R8C18A.F0 POPtimers/SLICE_25
ROUTE         2     1.819      R8C18A.F0 to     R10C17A.A1 POPtimers/Startopticalsample[9]
C1TOFCO_DE  ---     0.889     R10C17A.A1 to    R10C17A.FCO POPtimers/SLICE_18
ROUTE         1     0.000    R10C17A.FCO to    R10C17B.FCI POPtimers/n8203
FCITOFCO_D  ---     0.162    R10C17B.FCI to    R10C17B.FCO POPtimers/SLICE_32
ROUTE         1     0.000    R10C17B.FCO to    R10C17C.FCI POPtimers/n8204
FCITOFCO_D  ---     0.162    R10C17C.FCI to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.813   (47.7% logic, 52.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.791ns  (47.8% logic, 52.2% route), 19 logic levels.

 Constraint Details:

     25.791ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.625ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOF0_DE  ---     0.585     R2C18B.FCI to      R2C18B.F0 POPtimers/SLICE_56
ROUTE         2     1.030      R2C18B.F0 to      R2C16B.B1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R2C16B.B1 to     R2C16B.FCO POPtimers/SLICE_47
ROUTE         1     0.000     R2C16B.FCO to     R2C16C.FCI POPtimers/n8322
FCITOF0_DE  ---     0.585     R2C16C.FCI to      R2C16C.F0 POPtimers/SLICE_46
ROUTE         2     1.847      R2C16C.F0 to      R4C18C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R4C18C.A1 to     R4C18C.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R4C18C.FCO to     R4C18D.FCI POPtimers/n8193
FCITOF0_DE  ---     0.585     R4C18D.FCI to      R4C18D.F0 POPtimers/SLICE_20
ROUTE         2     1.998      R4C18D.F0 to      R7C20C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8185
FCITOFCO_D  ---     0.162     R7C20D.FCI to     R7C20D.FCO POPtimers/SLICE_70
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8186
FCITOF1_DE  ---     0.643     R7C21A.FCI to      R7C21A.F1 POPtimers/SLICE_66
ROUTE         3     2.288      R7C21A.F1 to      R8C18A.B0 POPtimers/Startofprobepulse[9]
C0TOFCO_DE  ---     1.023      R8C18A.B0 to     R8C18A.FCO POPtimers/SLICE_25
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI POPtimers/n8357
FCITOF0_DE  ---     0.585     R8C18B.FCI to      R8C18B.F0 POPtimers/SLICE_22
ROUTE         2     1.457      R8C18B.F0 to     R10C17B.B1 POPtimers/Startopticalsample[11]
C1TOFCO_DE  ---     0.889     R10C17B.B1 to    R10C17B.FCO POPtimers/SLICE_32
ROUTE         1     0.000    R10C17B.FCO to    R10C17C.FCI POPtimers/n8204
FCITOFCO_D  ---     0.162    R10C17C.FCI to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.791   (47.8% logic, 52.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.629ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.787ns  (47.7% logic, 52.3% route), 20 logic levels.

 Constraint Details:

     25.787ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.629ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOFCO_D  ---     0.162     R2C18B.FCI to     R2C18B.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R2C18B.FCO to     R2C18C.FCI POPtimers/n8315
FCITOFCO_D  ---     0.162     R2C18C.FCI to     R2C18C.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R2C18C.FCO to     R2C18D.FCI POPtimers/n8316
FCITOF0_DE  ---     0.585     R2C18D.FCI to      R2C18D.F0 POPtimers/SLICE_53
ROUTE         2     1.427      R2C18D.F0 to      R2C16D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889      R2C16D.B1 to     R2C16D.FCO POPtimers/SLICE_45
ROUTE         1     0.000     R2C16D.FCO to     R2C17A.FCI POPtimers/n8324
FCITOF0_DE  ---     0.585     R2C17A.FCI to      R2C17A.F0 POPtimers/SLICE_44
ROUTE         2     1.817      R2C17A.F0 to      R4C19A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889      R4C19A.A1 to     R4C19A.FCO POPtimers/SLICE_16
ROUTE         1     0.000     R4C19A.FCO to     R4C19B.FCI POPtimers/n8195
FCITOF0_DE  ---     0.585     R4C19B.FCI to      R4C19B.F0 POPtimers/SLICE_15
ROUTE         2     1.996      R4C19B.F0 to      R7C21A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R7C21A.B1 to     R7C21A.FCO POPtimers/SLICE_66
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8187
FCITOF0_DE  ---     0.585     R7C21B.FCI to      R7C21B.F0 POPtimers/SLICE_58
ROUTE         3     1.949      R7C21B.F0 to      R8C18A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R8C18A.B1 to     R8C18A.FCO POPtimers/SLICE_25
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI POPtimers/n8357
FCITOF0_DE  ---     0.585     R8C18B.FCI to      R8C18B.F0 POPtimers/SLICE_22
ROUTE         2     1.457      R8C18B.F0 to     R10C17B.B1 POPtimers/Startopticalsample[11]
C1TOFCO_DE  ---     0.889     R10C17B.B1 to    R10C17B.FCO POPtimers/SLICE_32
ROUTE         1     0.000    R10C17B.FCO to    R10C17C.FCI POPtimers/n8204
FCITOFCO_D  ---     0.162    R10C17C.FCI to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.787   (47.7% logic, 52.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.662ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.754ns  (47.9% logic, 52.1% route), 19 logic levels.

 Constraint Details:

     25.754ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.662ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOF0_DE  ---     0.585     R2C18B.FCI to      R2C18B.F0 POPtimers/SLICE_56
ROUTE         2     1.030      R2C18B.F0 to      R2C16B.B1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R2C16B.B1 to     R2C16B.FCO POPtimers/SLICE_47
ROUTE         1     0.000     R2C16B.FCO to     R2C16C.FCI POPtimers/n8322
FCITOF0_DE  ---     0.585     R2C16C.FCI to      R2C16C.F0 POPtimers/SLICE_46
ROUTE         2     1.847      R2C16C.F0 to      R4C18C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R4C18C.A1 to     R4C18C.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R4C18C.FCO to     R4C18D.FCI POPtimers/n8193
FCITOF0_DE  ---     0.585     R4C18D.FCI to      R4C18D.F0 POPtimers/SLICE_20
ROUTE         2     1.998      R4C18D.F0 to      R7C20C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8185
FCITOFCO_D  ---     0.162     R7C20D.FCI to     R7C20D.FCO POPtimers/SLICE_70
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8186
FCITOF1_DE  ---     0.643     R7C21A.FCI to      R7C21A.F1 POPtimers/SLICE_66
ROUTE         3     2.288      R7C21A.F1 to      R8C18A.B0 POPtimers/Startofprobepulse[9]
C0TOFCO_DE  ---     1.023      R8C18A.B0 to     R8C18A.FCO POPtimers/SLICE_25
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI POPtimers/n8357
FCITOFCO_D  ---     0.162     R8C18B.FCI to     R8C18B.FCO POPtimers/SLICE_22
ROUTE         1     0.000     R8C18B.FCO to     R8C18C.FCI POPtimers/n8358
FCITOF0_DE  ---     0.585     R8C18C.FCI to      R8C18C.F0 POPtimers/SLICE_21
ROUTE         2     1.420      R8C18C.F0 to     R10C17C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889     R10C17C.A1 to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.754   (47.9% logic, 52.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.666ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.750ns  (47.8% logic, 52.2% route), 20 logic levels.

 Constraint Details:

     25.750ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.666ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOFCO_D  ---     0.162     R2C18B.FCI to     R2C18B.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R2C18B.FCO to     R2C18C.FCI POPtimers/n8315
FCITOFCO_D  ---     0.162     R2C18C.FCI to     R2C18C.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R2C18C.FCO to     R2C18D.FCI POPtimers/n8316
FCITOF0_DE  ---     0.585     R2C18D.FCI to      R2C18D.F0 POPtimers/SLICE_53
ROUTE         2     1.427      R2C18D.F0 to      R2C16D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889      R2C16D.B1 to     R2C16D.FCO POPtimers/SLICE_45
ROUTE         1     0.000     R2C16D.FCO to     R2C17A.FCI POPtimers/n8324
FCITOF0_DE  ---     0.585     R2C17A.FCI to      R2C17A.F0 POPtimers/SLICE_44
ROUTE         2     1.817      R2C17A.F0 to      R4C19A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889      R4C19A.A1 to     R4C19A.FCO POPtimers/SLICE_16
ROUTE         1     0.000     R4C19A.FCO to     R4C19B.FCI POPtimers/n8195
FCITOF0_DE  ---     0.585     R4C19B.FCI to      R4C19B.F0 POPtimers/SLICE_15
ROUTE         2     1.996      R4C19B.F0 to      R7C21A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R7C21A.B1 to     R7C21A.FCO POPtimers/SLICE_66
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8187
FCITOF0_DE  ---     0.585     R7C21B.FCI to      R7C21B.F0 POPtimers/SLICE_58
ROUTE         3     1.949      R7C21B.F0 to      R8C18A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R8C18A.B1 to     R8C18A.FCO POPtimers/SLICE_25
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI POPtimers/n8357
FCITOFCO_D  ---     0.162     R8C18B.FCI to     R8C18B.FCO POPtimers/SLICE_22
ROUTE         1     0.000     R8C18B.FCO to     R8C18C.FCI POPtimers/n8358
FCITOF0_DE  ---     0.585     R8C18C.FCI to      R8C18C.F0 POPtimers/SLICE_21
ROUTE         2     1.420      R8C18C.F0 to     R10C17C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889     R10C17C.A1 to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.750   (47.8% logic, 52.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.729ns  (47.9% logic, 52.1% route), 19 logic levels.

 Constraint Details:

     25.729ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.687ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOF0_DE  ---     0.585     R2C18B.FCI to      R2C18B.F0 POPtimers/SLICE_56
ROUTE         2     1.030      R2C18B.F0 to      R2C16B.B1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R2C16B.B1 to     R2C16B.FCO POPtimers/SLICE_47
ROUTE         1     0.000     R2C16B.FCO to     R2C16C.FCI POPtimers/n8322
FCITOF0_DE  ---     0.585     R2C16C.FCI to      R2C16C.F0 POPtimers/SLICE_46
ROUTE         2     1.847      R2C16C.F0 to      R4C18C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R4C18C.A1 to     R4C18C.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R4C18C.FCO to     R4C18D.FCI POPtimers/n8193
FCITOF0_DE  ---     0.585     R4C18D.FCI to      R4C18D.F0 POPtimers/SLICE_20
ROUTE         2     1.998      R4C18D.F0 to      R7C20C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_31
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8185
FCITOFCO_D  ---     0.162     R7C20D.FCI to     R7C20D.FCO POPtimers/SLICE_70
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8186
FCITOF0_DE  ---     0.585     R7C21A.FCI to      R7C21A.F0 POPtimers/SLICE_66
ROUTE         3     1.978      R7C21A.F0 to      R8C17D.B1 POPtimers/Startofprobepulse[8]
C1TOFCO_DE  ---     0.889      R8C17D.B1 to     R8C17D.FCO POPtimers/SLICE_27
ROUTE         1     0.000     R8C17D.FCO to     R8C18A.FCI POPtimers/n8356
FCITOF1_DE  ---     0.643     R8C18A.FCI to      R8C18A.F1 POPtimers/SLICE_25
ROUTE         2     1.705      R8C18A.F1 to     R10C17B.A0 POPtimers/Startopticalsample[10]
C0TOFCO_DE  ---     1.023     R10C17B.A0 to    R10C17B.FCO POPtimers/SLICE_32
ROUTE         1     0.000    R10C17B.FCO to    R10C17C.FCI POPtimers/n8204
FCITOFCO_D  ---     0.162    R10C17C.FCI to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.729   (47.9% logic, 52.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.703ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.713ns  (47.9% logic, 52.1% route), 20 logic levels.

 Constraint Details:

     25.713ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.703ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOFCO_D  ---     0.162     R2C18B.FCI to     R2C18B.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R2C18B.FCO to     R2C18C.FCI POPtimers/n8315
FCITOFCO_D  ---     0.162     R2C18C.FCI to     R2C18C.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R2C18C.FCO to     R2C18D.FCI POPtimers/n8316
FCITOF0_DE  ---     0.585     R2C18D.FCI to      R2C18D.F0 POPtimers/SLICE_53
ROUTE         2     1.427      R2C18D.F0 to      R2C16D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889      R2C16D.B1 to     R2C16D.FCO POPtimers/SLICE_45
ROUTE         1     0.000     R2C16D.FCO to     R2C17A.FCI POPtimers/n8324
FCITOF0_DE  ---     0.585     R2C17A.FCI to      R2C17A.F0 POPtimers/SLICE_44
ROUTE         2     1.817      R2C17A.F0 to      R4C19A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889      R4C19A.A1 to     R4C19A.FCO POPtimers/SLICE_16
ROUTE         1     0.000     R4C19A.FCO to     R4C19B.FCI POPtimers/n8195
FCITOF0_DE  ---     0.585     R4C19B.FCI to      R4C19B.F0 POPtimers/SLICE_15
ROUTE         2     1.996      R4C19B.F0 to      R7C21A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R7C21A.B1 to     R7C21A.FCO POPtimers/SLICE_66
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8187
FCITOFCO_D  ---     0.162     R7C21B.FCI to     R7C21B.FCO POPtimers/SLICE_58
ROUTE         1     0.000     R7C21B.FCO to     R7C21C.FCI POPtimers/n8188
FCITOF0_DE  ---     0.585     R7C21C.FCI to      R7C21C.F0 POPtimers/SLICE_40
ROUTE         3     1.912      R7C21C.F0 to      R8C18B.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C18B.A1 to     R8C18B.FCO POPtimers/SLICE_22
ROUTE         1     0.000     R8C18B.FCO to     R8C18C.FCI POPtimers/n8358
FCITOF0_DE  ---     0.585     R8C18C.FCI to      R8C18C.F0 POPtimers/SLICE_21
ROUTE         2     1.420      R8C18C.F0 to     R10C17C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889     R10C17C.A1 to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.713   (47.9% logic, 52.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              25.687ns  (48.0% logic, 52.0% route), 19 logic levels.

 Constraint Details:

     25.687ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_445 meets
    400.000ns delay constraint less
      5.418ns skew and
      0.166ns DIN_SET requirement (totaling 394.416ns) by 368.729ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     1.390      R2C20A.Q1 to      R2C18A.A1 reveal_ist_59_N
C1TOFCO_DE  ---     0.889      R2C18A.A1 to     R2C18A.FCO POPtimers/SLICE_57
ROUTE         1     0.000     R2C18A.FCO to     R2C18B.FCI POPtimers/n8314
FCITOFCO_D  ---     0.162     R2C18B.FCI to     R2C18B.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R2C18B.FCO to     R2C18C.FCI POPtimers/n8315
FCITOFCO_D  ---     0.162     R2C18C.FCI to     R2C18C.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R2C18C.FCO to     R2C18D.FCI POPtimers/n8316
FCITOF0_DE  ---     0.585     R2C18D.FCI to      R2C18D.F0 POPtimers/SLICE_53
ROUTE         2     1.427      R2C18D.F0 to      R2C16D.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889      R2C16D.B1 to     R2C16D.FCO POPtimers/SLICE_45
ROUTE         1     0.000     R2C16D.FCO to     R2C17A.FCI POPtimers/n8324
FCITOF0_DE  ---     0.585     R2C17A.FCI to      R2C17A.F0 POPtimers/SLICE_44
ROUTE         2     1.817      R2C17A.F0 to      R4C19A.A1 POPtimers/Startof2ndMWpulse[8]
C1TOFCO_DE  ---     0.889      R4C19A.A1 to     R4C19A.FCO POPtimers/SLICE_16
ROUTE         1     0.000     R4C19A.FCO to     R4C19B.FCI POPtimers/n8195
FCITOF0_DE  ---     0.585     R4C19B.FCI to      R4C19B.F0 POPtimers/SLICE_15
ROUTE         2     1.996      R4C19B.F0 to      R7C21A.B1 POPtimers/Endof2ndMWpulse[9]
C1TOFCO_DE  ---     0.889      R7C21A.B1 to     R7C21A.FCO POPtimers/SLICE_66
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8187
FCITOF1_DE  ---     0.643     R7C21B.FCI to      R7C21B.F1 POPtimers/SLICE_58
ROUTE         3     1.856      R7C21B.F1 to      R8C18B.A0 POPtimers/Startofprobepulse[11]
C0TOFCO_DE  ---     1.023      R8C18B.A0 to     R8C18B.FCO POPtimers/SLICE_22
ROUTE         1     0.000     R8C18B.FCO to     R8C18C.FCI POPtimers/n8358
FCITOF0_DE  ---     0.585     R8C18C.FCI to      R8C18C.F0 POPtimers/SLICE_21
ROUTE         2     1.420      R8C18C.F0 to     R10C17C.A1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889     R10C17C.A1 to    R10C17C.FCO POPtimers/SLICE_26
ROUTE         1     0.000    R10C17C.FCO to    R10C17D.FCI POPtimers/n8205
FCITOF0_DE  ---     0.585    R10C17D.FCI to     R10C17D.F0 POPtimers/SLICE_17
ROUTE         1     1.420     R10C17D.F0 to     R10C19D.B1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C19D.B1 to    R10C19D.FCO POPtimers/sample2/SLICE_98
ROUTE         1     0.000    R10C19D.FCO to    R10C20A.FCI POPtimers/sample2/n8229
FCITOF1_DE  ---     0.643    R10C20A.FCI to     R10C20A.F1 POPtimers/sample2/SLICE_97
ROUTE         2     1.591     R10C20A.F1 to      R9C12D.D1 POPtimers/sample2/n1350
CTOF_DEL    ---     0.495      R9C12D.D1 to      R9C12D.F1 SLICE_445
ROUTE         1     0.436      R9C12D.F1 to      R9C12D.C0 n9516
CTOF_DEL    ---     0.495      R9C12D.C0 to      R9C12D.F0 SLICE_445
ROUTE         1     0.000      R9C12D.F0 to     R9C12D.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   25.687   (48.0% logic, 52.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R9C12D.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.

Report:   31.842MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            795 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 87.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i11  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i11  (to clk_debug_N +)

   Delay:               3.769ns  (12.0% logic, 88.0% route), 1 logic levels.

 Constraint Details:

      3.769ns physical path delay POPtimers/piecounter/SLICE_133 to SLICE_444 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 87.549ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_133 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C21B.CLK to      R2C21B.Q0 POPtimers/piecounter/SLICE_133 (from reveal_ist_66_N)
ROUTE         4     3.317      R2C21B.Q0 to      R5C10A.M1 reveal_ist_41_N (to clk_debug_N)
                  --------
                    3.769   (12.0% logic, 88.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C21B.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C10A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.481ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i14  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i14  (to clk_debug_N +)

   Delay:               2.837ns  (15.9% logic, 84.1% route), 1 logic levels.

 Constraint Details:

      2.837ns physical path delay POPtimers/piecounter/SLICE_149 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_389 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.481ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_149 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C21C.CLK to      R2C21C.Q1 POPtimers/piecounter/SLICE_149 (from reveal_ist_66_N)
ROUTE         4     2.385      R2C21C.Q1 to      R5C11B.M1 reveal_ist_35_N (to clk_debug_N)
                  --------
                    2.837   (15.9% logic, 84.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C21C.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C11B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.580ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i6  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i6  (to clk_debug_N +)

   Delay:               2.738ns  (16.5% logic, 83.5% route), 1 logic levels.

 Constraint Details:

      2.738ns physical path delay POPtimers/piecounter/SLICE_136 to SLICE_153 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.580ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_136 to SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20C.CLK to      R2C20C.Q1 POPtimers/piecounter/SLICE_136 (from reveal_ist_66_N)
ROUTE         4     2.286      R2C20C.Q1 to      R5C19B.M1 reveal_ist_51_N (to clk_debug_N)
                  --------
                    2.738   (16.5% logic, 83.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20C.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C19B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.581ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i2  (to clk_debug_N +)

   Delay:               2.737ns  (16.5% logic, 83.5% route), 1 logic levels.

 Constraint Details:

      2.737ns physical path delay POPtimers/piecounter/SLICE_138 to SLICE_161 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.581ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_138 to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20A.CLK to      R2C20A.Q1 POPtimers/piecounter/SLICE_138 (from reveal_ist_66_N)
ROUTE         4     2.285      R2C20A.Q1 to      R5C16C.M1 reveal_ist_59_N (to clk_debug_N)
                  --------
                    2.737   (16.5% logic, 83.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C16C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.581ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i3  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i3  (to clk_debug_N +)

   Delay:               2.737ns  (16.5% logic, 83.5% route), 1 logic levels.

 Constraint Details:

      2.737ns physical path delay POPtimers/piecounter/SLICE_137 to SLICE_163 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.581ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_137 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20B.CLK to      R2C20B.Q0 POPtimers/piecounter/SLICE_137 (from reveal_ist_66_N)
ROUTE         4     2.285      R2C20B.Q0 to      R5C16A.M0 reveal_ist_57_N (to clk_debug_N)
                  --------
                    2.737   (16.5% logic, 83.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20B.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C16A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i10  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i10  (to clk_debug_N +)

   Delay:               2.415ns  (18.7% logic, 81.3% route), 1 logic levels.

 Constraint Details:

      2.415ns physical path delay POPtimers/piecounter/SLICE_134 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.903ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_134 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C21A.CLK to      R2C21A.Q1 POPtimers/piecounter/SLICE_134 (from reveal_ist_66_N)
ROUTE         4     1.963      R2C21A.Q1 to      R2C10A.M1 reveal_ist_43_N (to clk_debug_N)
                  --------
                    2.415   (18.7% logic, 81.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C21A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R2C10A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i7  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i7  (to clk_debug_N +)

   Delay:               2.395ns  (18.9% logic, 81.1% route), 1 logic levels.

 Constraint Details:

      2.395ns physical path delay POPtimers/piecounter/SLICE_135 to SLICE_152 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.923ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_135 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C20D.CLK to      R2C20D.Q0 POPtimers/piecounter/SLICE_135 (from reveal_ist_66_N)
ROUTE         4     1.943      R2C20D.Q0 to      R5C19C.M0 reveal_ist_49_N (to clk_debug_N)
                  --------
                    2.395   (18.9% logic, 81.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C20D.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C19C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i15  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i15  (to clk_debug_N +)

   Delay:               2.386ns  (18.9% logic, 81.1% route), 1 logic levels.

 Constraint Details:

      2.386ns physical path delay POPtimers/piecounter/SLICE_148 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_412 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.932ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_148 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C21D.CLK to      R2C21D.Q0 POPtimers/piecounter/SLICE_148 (from reveal_ist_66_N)
ROUTE         4     1.934      R2C21D.Q0 to      R2C11B.M1 reveal_ist_33_N (to clk_debug_N)
                  --------
                    2.386   (18.9% logic, 81.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C21D.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R2C11B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i12  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i12  (to clk_debug_N +)

   Delay:               2.386ns  (18.9% logic, 81.1% route), 1 logic levels.

 Constraint Details:

      2.386ns physical path delay POPtimers/piecounter/SLICE_133 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_384 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 88.932ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_133 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C21B.CLK to      R2C21B.Q1 POPtimers/piecounter/SLICE_133 (from reveal_ist_66_N)
ROUTE         4     1.934      R2C21B.Q1 to      R2C11C.M1 reveal_ist_39_N (to clk_debug_N)
                  --------
                    2.386   (18.9% logic, 81.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C21B.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R2C11C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 89.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i9  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i9  (to clk_debug_N +)

   Delay:               2.310ns  (19.6% logic, 80.4% route), 1 logic levels.

 Constraint Details:

      2.310ns physical path delay POPtimers/piecounter/SLICE_134 to SLICE_151 meets
    100.000ns delay constraint less
      8.334ns skew and
      0.348ns M_SET requirement (totaling 91.318ns) by 89.008ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_134 to SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C21A.CLK to      R2C21A.Q0 POPtimers/piecounter/SLICE_134 (from reveal_ist_66_N)
ROUTE         4     1.858      R2C21A.Q0 to      R5C19D.M0 reveal_ist_45_N (to clk_debug_N)
                  --------
                    2.310   (19.6% logic, 80.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to     R3C18D.CLK clk_2M5
REG_DEL     ---     0.452     R3C18D.CLK to      R3C18D.Q0 POPtimers/piecounter/SLICE_219
ROUTE         2     2.031      R3C18D.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q0
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_416
ROUTE        10     2.440      R7C14A.F0 to     R2C21A.CLK reveal_ist_66_N
                  --------
                   11.730   (27.0% logic, 73.0% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C19D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.

Report:   80.315MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   31.842 MHz|  18  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |   10.000 MHz|   80.315 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_446.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_413.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_416.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 150
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 98
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_413.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: reveal_ist_66_N   Source: SLICE_416.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_446.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_413.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: reveal_ist_66_N   Source: SLICE_416.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 321100 paths, 3 nets, and 3716 connections (91.26% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Aug 15 13:33:42 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_debug_N" 10.000000 MHz (0 errors)</A></LI>            795 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_183 to slowclocks/SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_183 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15B.CLK to     R10C15B.Q0 slowclocks/SLICE_183 (from clk_2M5)
ROUTE         1     0.130     R10C15B.Q0 to     R10C15B.A0 slowclocks/n6
CTOF_DEL    ---     0.101     R10C15B.A0 to     R10C15B.F0 slowclocks/SLICE_183
ROUTE         1     0.000     R10C15B.F0 to    R10C15B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_185 to slowclocks/SLICE_185 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_185 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14D.CLK to     R10C14D.Q0 slowclocks/SLICE_185 (from clk_2M5)
ROUTE         1     0.130     R10C14D.Q0 to     R10C14D.A0 slowclocks/n10
CTOF_DEL    ---     0.101     R10C14D.A0 to     R10C14D.F0 slowclocks/SLICE_185
ROUTE         1     0.000     R10C14D.F0 to    R10C14D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_187 to slowclocks/SLICE_187 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_187 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14B.CLK to     R10C14B.Q0 slowclocks/SLICE_187 (from clk_2M5)
ROUTE         1     0.130     R10C14B.Q0 to     R10C14B.A0 slowclocks/n14
CTOF_DEL    ---     0.101     R10C14B.A0 to     R10C14B.F0 slowclocks/SLICE_187
ROUTE         1     0.000     R10C14B.F0 to    R10C14B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C14B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C14B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_190 to slowclocks/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_190 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13C.CLK to     R10C13C.Q0 slowclocks/SLICE_190 (from clk_2M5)
ROUTE         1     0.130     R10C13C.Q0 to     R10C13C.A0 slowclocks/n20
CTOF_DEL    ---     0.101     R10C13C.A0 to     R10C13C.F0 slowclocks/SLICE_190
ROUTE         1     0.000     R10C13C.F0 to    R10C13C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_182 to slowclocks/SLICE_182 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_182 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15C.CLK to     R10C15C.Q1 slowclocks/SLICE_182 (from clk_2M5)
ROUTE         1     0.130     R10C15C.Q1 to     R10C15C.A1 slowclocks/n3
CTOF_DEL    ---     0.101     R10C15C.A1 to     R10C15C.F1 slowclocks/SLICE_182
ROUTE         1     0.000     R10C15C.F1 to    R10C15C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C15C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C15C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_191 to slowclocks/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_191 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13B.CLK to     R10C13B.Q1 slowclocks/SLICE_191 (from clk_2M5)
ROUTE         1     0.130     R10C13B.Q1 to     R10C13B.A1 slowclocks/n21
CTOF_DEL    ---     0.101     R10C13B.A1 to     R10C13B.F1 slowclocks/SLICE_191
ROUTE         1     0.000     R10C13B.F1 to    R10C13B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_186 to slowclocks/SLICE_186 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_186 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14C.CLK to     R10C14C.Q0 slowclocks/SLICE_186 (from clk_2M5)
ROUTE         1     0.130     R10C14C.Q0 to     R10C14C.A0 slowclocks/n12
CTOF_DEL    ---     0.101     R10C14C.A0 to     R10C14C.F0 slowclocks/SLICE_186
ROUTE         1     0.000     R10C14C.F0 to    R10C14C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C14C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C14C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_184 to slowclocks/SLICE_184 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_184 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15A.CLK to     R10C15A.Q0 slowclocks/SLICE_184 (from clk_2M5)
ROUTE         1     0.130     R10C15A.Q0 to     R10C15A.A0 slowclocks/n8
CTOF_DEL    ---     0.101     R10C15A.A0 to     R10C15A.F0 slowclocks/SLICE_184
ROUTE         1     0.000     R10C15A.F0 to    R10C15A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C15A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C15A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_191 to slowclocks/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_191 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13B.CLK to     R10C13B.Q0 slowclocks/SLICE_191 (from clk_2M5)
ROUTE         1     0.130     R10C13B.Q0 to     R10C13B.A0 slowclocks/n22
CTOF_DEL    ---     0.101     R10C13B.A0 to     R10C13B.F0 slowclocks/SLICE_191
ROUTE         1     0.000     R10C13B.F0 to    R10C13B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_958__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_958__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_189 to slowclocks/SLICE_189 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_189 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13D.CLK to     R10C13D.Q0 slowclocks/SLICE_189 (from clk_2M5)
ROUTE         1     0.130     R10C13D.Q0 to     R10C13D.A0 slowclocks/n18
CTOF_DEL    ---     0.101     R10C13D.A0 to     R10C13D.F0 slowclocks/SLICE_189
ROUTE         1     0.000     R10C13D.F0 to    R10C13D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to    R10C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            795 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_0  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276      R2C8A.WCK to       R2C8A.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000       R2C8A.F0 to      R2C8A.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout0_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R2C8A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R2C8A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_1  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276      R2C8A.WCK to       R2C8A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000       R2C8A.F1 to      R2C8A.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout1_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R2C8A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R2C8A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_258 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_258 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_258 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10C.CLK to      R9C10C.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_258 (from clk_debug_N)
ROUTE         1     0.152      R9C10C.Q0 to      R9C10C.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R9C10C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R9C10C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_249 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_249 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_249 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11A.CLK to      R7C11A.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_249 (from clk_debug_N)
ROUTE         1     0.152      R7C11A.Q0 to      R7C11A.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R7C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R7C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i1  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.410ns  (32.4% logic, 67.6% route), 1 logic levels.

 Constraint Details:

      0.410ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_339 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.305ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_339 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C13B.CLK to      R4C13B.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_339 (from clk_debug_N)
ROUTE         1     0.277      R4C13B.Q1 to  EBR_R6C10.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[1] (to clk_debug_N)
                  --------
                    0.410   (32.4% logic, 67.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R4C13B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i3  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_549 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_549 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_549 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_549:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C9B.CLK to       R5C9B.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_549 (from clk_debug_N)
ROUTE         2     0.154       R5C9B.Q0 to       R5C9B.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk[2] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R5C9B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R5C9B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (to clk_debug_N +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_623 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_623 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_623 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_623:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C10B.CLK to      R8C10B.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_623 (from clk_debug_N)
ROUTE         3     0.155      R8C10B.Q0 to      R8C10B.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[2] (to clk_debug_N)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_623:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R8C10B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_623:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R8C10B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i14  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.387ns  (34.4% logic, 65.6% route), 1 logic levels.

 Constraint Details:

      0.387ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_389 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.322ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_389 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11B.CLK to      R5C11B.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_389 (from clk_debug_N)
ROUTE         1     0.254      R5C11B.Q1 to EBR_R6C10.DI14 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[14] (to clk_debug_N)
                  --------
                    0.387   (34.4% logic, 65.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C11B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mem_full_cntr[0]_402  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mem_full_cntr[0]_402  (to clk_debug_N +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C5D.CLK to       R3C5D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436 (from clk_debug_N)
ROUTE         2     0.132       R3C5D.Q0 to       R3C5D.A0 mem_full_cntr[0]
CTOF_DEL    ---     0.101       R3C5D.A0 to       R3C5D.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436
ROUTE         1     0.000       R3C5D.F0 to      R3C5D.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mem_full_cntr_0__N_1060 (to clk_debug_N)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R3C5D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_436:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R3C5D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_stretch_415  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_stretch_415  (to clk_debug_N +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10A.CLK to      R2C10A.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377 (from clk_debug_N)
ROUTE         4     0.132      R2C10A.Q0 to      R2C10A.A0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_stretch
CTOF_DEL    ---     0.101      R2C10A.A0 to      R2C10A.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377
ROUTE         1     0.000      R2C10A.F0 to     R2C10A.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_stretch_N_1287 (to clk_debug_N)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C10A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_377:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R2C10A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.289 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_446.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_413.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_416.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 150
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 98
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_413.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: reveal_ist_66_N   Source: SLICE_416.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_446.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_413.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: reveal_ist_66_N   Source: SLICE_416.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_188.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 321100 paths, 3 nets, and 3716 connections (91.26% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
