

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x127a15c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96ebde48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd96ebde40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96ebde3c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd96ebde38..

GPGPU-Sim PTX: cudaLaunch for 0x0x402711 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvm3PtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvm3PtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvm3PtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvm3PtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvm3PtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvm3PtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvm3PtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3e28 (sad.1.sm_70.ptx:2401) @%p3 bra BB9_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (sad.1.sm_70.ptx:2879) mov.u32 %r283, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3eb8 (sad.1.sm_70.ptx:2420) @%p4 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f8 (sad.1.sm_70.ptx:2507) @%p4 bra BB9_21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3f10 (sad.1.sm_70.ptx:2432) @%p6 bra BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4038 (sad.1.sm_70.ptx:2478) setp.lt.u32%p9, %r15, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3f28 (sad.1.sm_70.ptx:2436) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fe8 (sad.1.sm_70.ptx:2466) cvt.s64.s32%rd45, %r297;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3f40 (sad.1.sm_70.ptx:2440) @%p8 bra BB9_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (sad.1.sm_70.ptx:2454) cvt.s64.s32%rd38, %r296;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4040 (sad.1.sm_70.ptx:2479) @%p9 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f8 (sad.1.sm_70.ptx:2507) @%p4 bra BB9_21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x40f0 (sad.1.sm_70.ptx:2504) @%p10 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f8 (sad.1.sm_70.ptx:2507) @%p4 bra BB9_21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x40f8 (sad.1.sm_70.ptx:2507) @%p4 bra BB9_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (sad.1.sm_70.ptx:2594) membar.gl;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4150 (sad.1.sm_70.ptx:2519) @%p13 bra BB9_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4230 (sad.1.sm_70.ptx:2562) setp.lt.u32%p16, %r25, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4168 (sad.1.sm_70.ptx:2523) @%p14 bra BB9_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41f8 (sad.1.sm_70.ptx:2551) mul.wide.s32 %rd67, %r301, 2;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4180 (sad.1.sm_70.ptx:2527) @%p15 bra BB9_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (sad.1.sm_70.ptx:2540) mul.wide.s32 %rd63, %r300, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4238 (sad.1.sm_70.ptx:2563) @%p16 bra BB9_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (sad.1.sm_70.ptx:2594) membar.gl;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x42b8 (sad.1.sm_70.ptx:2590) @%p17 bra BB9_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (sad.1.sm_70.ptx:2594) membar.gl;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4318 (sad.1.sm_70.ptx:2606) @%p18 bra BB9_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4390 (sad.1.sm_70.ptx:2630) @%p4 bra BB9_37;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4390 (sad.1.sm_70.ptx:2630) @%p4 bra BB9_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (sad.1.sm_70.ptx:2879) mov.u32 %r283, %ntid.x;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4870 (sad.1.sm_70.ptx:2789) @%p20 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (sad.1.sm_70.ptx:2791) @%p4 bra BB9_37;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4878 (sad.1.sm_70.ptx:2791) @%p4 bra BB9_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (sad.1.sm_70.ptx:2879) mov.u32 %r283, %ntid.x;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x48c8 (sad.1.sm_70.ptx:2802) @%p23 bra BB9_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a8 (sad.1.sm_70.ptx:2848) setp.lt.u32%p26, %r39, 4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x48d8 (sad.1.sm_70.ptx:2805) @%p24 bra BB9_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4970 (sad.1.sm_70.ptx:2837) cvt.s64.s32%rd101, %r308;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x48e8 (sad.1.sm_70.ptx:2808) @%p25 bra BB9_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (sad.1.sm_70.ptx:2826) cvt.s64.s32%rd97, %r38;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x48f0 (sad.1.sm_70.ptx:2809) bra.uni BB9_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (sad.1.sm_70.ptx:2816) cvt.u64.u32%rd93, %r308;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4900 (sad.1.sm_70.ptx:2813) bra.uni BB9_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (sad.1.sm_70.ptx:2826) cvt.s64.s32%rd97, %r38;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x49b0 (sad.1.sm_70.ptx:2849) @%p26 bra BB9_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (sad.1.sm_70.ptx:2879) mov.u32 %r283, %ntid.x;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x4a30 (sad.1.sm_70.ptx:2876) @%p27 bra BB9_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (sad.1.sm_70.ptx:2879) mov.u32 %r283, %ntid.x;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x4a90 (sad.1.sm_70.ptx:2892) @%p28 bra BB9_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (sad.1.sm_70.ptx:2916) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvm3PtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvm3PtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvm3PtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: CTA/core = 18, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvm3PtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvm3PtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 783341
gpu_sim_insn = 244617120
gpu_ipc =     312.2741
gpu_tot_sim_cycle = 783341
gpu_tot_sim_insn = 244617120
gpu_tot_ipc =     312.2741
gpu_tot_issued_cta = 1584
gpu_occupancy = 53.0657% 
gpu_tot_occupancy = 53.0657% 
max_total_param_size = 0
gpu_stall_dramfull = 728450
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.5862
partiton_level_parallism_total  =       9.5862
partiton_level_parallism_util =       9.6866
partiton_level_parallism_util_total  =       9.6866
L2_BW  =     349.3555 GB/Sec
L2_BW_total  =     349.3555 GB/Sec
gpu_total_sim_rate=43627
############## bottleneck_stats #############
cycles: core 783341, icnt 783341, l2 783341, dram 588197
gpu_ipc	312.274
gpu_tot_issued_cta = 1584, average cycles = 495
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 108505 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 548155 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.033	80
L1D data util	0.290	80	0.355	44
L1D tag util	0.392	80	0.424	24
L2 data util	0.159	64	0.696	10
L2 tag util	0.151	64	0.632	10
n_l2_access	 7555730
icnt s2m util	0.000	0	0.000	10	flits per packet: -nan
icnt m2s util	0.000	0	0.000	10	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.080	32	0.258	5

latency_l1_hit:	89260274, num_l1_reqs:	2003500
L1 hit latency:	44
latency_l2_hit:	-2033039333, num_l2_reqs:	5717973
L2 hit latency:	2648
latency_dram:	-1667293270, num_dram_reqs:	1836810
DRAM latency:	6107

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.562
TB slot    	0.562
L1I tag util	0.067	80	0.081	24

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.034	80	0.041	24
sp pipe util	0.000	0	0.000	24
sfu pipe util	0.000	0	0.000	24
ldst mem cycle	0.055	80	0.067	24

smem port	0.000	0

n_reg_bank	16
reg port	0.048	16	0.053	0
L1D tag util	0.392	80	0.424	24
L1D fill util	0.009	80	0.013	44
n_l1d_mshr	4096
L1D mshr util	0.011	80
n_l1d_missq	16
L1D missq util	0.352	80
L1D hit rate	0.082
L1D miss rate	0.167
L1D rsfail rate	0.752
L2 tag util	0.151	64	0.632	10
L2 fill util	0.002	64	0.002	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.005	64	0.010	10
L2 missq util	0.000	64	0.003	10
L2 hit rate	0.757
L2 miss rate	0.243
L2 rsfail rate	0.000

dram activity	0.162	32	0.508	5

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 5274720, load_transaction_bytes 84395520, icnt_m2s_bytes 0
n_gmem_load_insns 969408, n_gmem_load_accesses 2637360
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.164

run 0.009, fetch 0.000, sync 0.073, control 0.000, data 0.875, struct 0.043
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 73055, Miss = 49289, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 235098
	L1D_cache_core[1]: Access = 69210, Miss = 46769, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 248161
	L1D_cache_core[2]: Access = 69210, Miss = 47229, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 230139
	L1D_cache_core[3]: Access = 69210, Miss = 46519, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 242545
	L1D_cache_core[4]: Access = 76900, Miss = 52371, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 239011
	L1D_cache_core[5]: Access = 69210, Miss = 46305, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 232182
	L1D_cache_core[6]: Access = 84590, Miss = 56695, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 244118
	L1D_cache_core[7]: Access = 76900, Miss = 51771, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 240766
	L1D_cache_core[8]: Access = 84590, Miss = 56461, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 237118
	L1D_cache_core[9]: Access = 69210, Miss = 45806, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 225049
	L1D_cache_core[10]: Access = 80745, Miss = 54165, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 236079
	L1D_cache_core[11]: Access = 69210, Miss = 47277, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 240893
	L1D_cache_core[12]: Access = 69210, Miss = 46050, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 228941
	L1D_cache_core[13]: Access = 76900, Miss = 51518, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 243067
	L1D_cache_core[14]: Access = 88435, Miss = 60171, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 221497
	L1D_cache_core[15]: Access = 76900, Miss = 50563, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 230540
	L1D_cache_core[16]: Access = 84590, Miss = 56197, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 231978
	L1D_cache_core[17]: Access = 76900, Miss = 51681, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 224083
	L1D_cache_core[18]: Access = 76900, Miss = 51196, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 227806
	L1D_cache_core[19]: Access = 69210, Miss = 46717, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 229211
	L1D_cache_core[20]: Access = 84590, Miss = 56731, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 232135
	L1D_cache_core[21]: Access = 80745, Miss = 54350, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 238985
	L1D_cache_core[22]: Access = 76900, Miss = 51416, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 207607
	L1D_cache_core[23]: Access = 76900, Miss = 51857, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 238552
	L1D_cache_core[24]: Access = 92280, Miss = 61353, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 239746
	L1D_cache_core[25]: Access = 69210, Miss = 46516, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 246284
	L1D_cache_core[26]: Access = 76900, Miss = 51643, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 236110
	L1D_cache_core[27]: Access = 69210, Miss = 46183, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 234926
	L1D_cache_core[28]: Access = 69210, Miss = 45531, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 221491
	L1D_cache_core[29]: Access = 69210, Miss = 47408, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 240285
	L1D_cache_core[30]: Access = 76900, Miss = 51858, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 216734
	L1D_cache_core[31]: Access = 69210, Miss = 46734, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 246566
	L1D_cache_core[32]: Access = 76900, Miss = 50158, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 214009
	L1D_cache_core[33]: Access = 69210, Miss = 46238, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 210987
	L1D_cache_core[34]: Access = 84590, Miss = 57125, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 227634
	L1D_cache_core[35]: Access = 69210, Miss = 47563, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 229113
	L1D_cache_core[36]: Access = 73055, Miss = 49629, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 228959
	L1D_cache_core[37]: Access = 73055, Miss = 49985, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 249300
	L1D_cache_core[38]: Access = 92280, Miss = 62005, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 230470
	L1D_cache_core[39]: Access = 69210, Miss = 46480, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 236101
	L1D_cache_core[40]: Access = 84590, Miss = 57099, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 236226
	L1D_cache_core[41]: Access = 69210, Miss = 46638, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 218626
	L1D_cache_core[42]: Access = 92280, Miss = 61457, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 215368
	L1D_cache_core[43]: Access = 69210, Miss = 46359, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 230104
	L1D_cache_core[44]: Access = 92280, Miss = 63040, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 236827
	L1D_cache_core[45]: Access = 69210, Miss = 47100, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 241012
	L1D_cache_core[46]: Access = 76900, Miss = 51098, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 221813
	L1D_cache_core[47]: Access = 69210, Miss = 46553, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 225136
	L1D_cache_core[48]: Access = 76900, Miss = 51207, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 218904
	L1D_cache_core[49]: Access = 69210, Miss = 46352, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 237611
	L1D_cache_core[50]: Access = 69210, Miss = 46534, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 230322
	L1D_cache_core[51]: Access = 76900, Miss = 51246, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 224511
	L1D_cache_core[52]: Access = 76900, Miss = 51453, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 238097
	L1D_cache_core[53]: Access = 69210, Miss = 45411, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 234923
	L1D_cache_core[54]: Access = 76900, Miss = 52357, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 229009
	L1D_cache_core[55]: Access = 69210, Miss = 46812, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 236082
	L1D_cache_core[56]: Access = 69210, Miss = 46495, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 222172
	L1D_cache_core[57]: Access = 69210, Miss = 46121, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 241832
	L1D_cache_core[58]: Access = 84590, Miss = 56016, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 232326
	L1D_cache_core[59]: Access = 76900, Miss = 50819, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 237301
	L1D_cache_core[60]: Access = 76900, Miss = 51550, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 234655
	L1D_cache_core[61]: Access = 69210, Miss = 46215, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 228000
	L1D_cache_core[62]: Access = 92280, Miss = 60761, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 226551
	L1D_cache_core[63]: Access = 84590, Miss = 56970, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 233212
	L1D_cache_core[64]: Access = 69210, Miss = 47374, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 241406
	L1D_cache_core[65]: Access = 76900, Miss = 51128, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 221581
	L1D_cache_core[66]: Access = 84590, Miss = 56538, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 203838
	L1D_cache_core[67]: Access = 69210, Miss = 46532, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 225078
	L1D_cache_core[68]: Access = 88435, Miss = 58473, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 218847
	L1D_cache_core[69]: Access = 69210, Miss = 45939, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 232720
	L1D_cache_core[70]: Access = 84590, Miss = 55955, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 209651
	L1D_cache_core[71]: Access = 69210, Miss = 47009, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 241548
	L1D_cache_core[72]: Access = 88435, Miss = 59520, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 212803
	L1D_cache_core[73]: Access = 76900, Miss = 51335, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 219779
	L1D_cache_core[74]: Access = 76900, Miss = 52479, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 225628
	L1D_cache_core[75]: Access = 69210, Miss = 47094, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 245407
	L1D_cache_core[76]: Access = 92280, Miss = 60833, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 229075
	L1D_cache_core[77]: Access = 69210, Miss = 47351, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 231957
	L1D_cache_core[78]: Access = 76900, Miss = 51658, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 216643
	L1D_cache_core[79]: Access = 69210, Miss = 46586, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 231552
	L1D_total_cache_accesses = 6090480
	L1D_total_cache_misses = 4086980
	L1D_total_cache_miss_rate = 0.6710
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18452409
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15177
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8160096
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2003500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 532745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4006665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101115
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8160096
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15177
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3453120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14445744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2637360
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3453120

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4006665
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14445744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
5194, 5138, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 2597, 2569, 
gpgpu_n_tot_thrd_icount = 261854208
gpgpu_n_tot_w_icount = 8182944
gpgpu_n_stall_shd_mem = 54821320
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 587835
gpgpu_n_mem_write_global = 6906240
gpgpu_n_mem_texture = 15177
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 29324592
gpgpu_n_store_insn = 6906240
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21550514
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3335904
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:201163276	W0_Idle:704118	W0_Scoreboard:23595794	W1:44352	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1916640	W29:2152656	W30:0	W31:0	W32:4069296
single_issue_nums: WS0:2062018	WS1:2039786	WS2:2051630	WS3:2029510	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4702680 {8:587835,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 165749760 {8:3453120,40:3453120,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 121416 {8:15177,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23513400 {40:587835,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55249920 {8:6906240,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2428320 {40:60708,}
maxmflatency = 95131 
max_icnt2mem_latency = 17047 
maxmrqlatency = 83312 
max_icnt2sh_latency = 823 
averagemflatency = 3489 
avg_icnt2mem_latency = 3304 
avg_mrq_latency = 78 
avg_icnt2sh_latency = 9 
mrq_lat_table:67185 	59540 	43666 	73044 	105147 	118809 	82981 	48427 	54934 	2636 	63 	22 	32 	59 	77 	35 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2262590 	644079 	418880 	300361 	455193 	2852033 	621373 	213 	49 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	174421 	70438 	102884 	1294739 	547525 	300928 	287508 	277790 	311311 	265852 	452835 	2898664 	524327 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5262628 	675381 	544249 	492916 	347653 	178191 	49600 	3401 	764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	218 	112 	30 	119 	44 	999 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        55        58        50        56        42        58        57        58        56        56        56        58        57        57        58 
dram[1]:      6944        56        58        48        57        42        58        58        57        57        58        58        57        57        58        58 
dram[2]:     17518        57        58        51        58        45        57        58        56        56        58        58        58        56        58        58 
dram[3]:     19972        58        58        51        58        53        58        57        58        56        58        58        57        58        58        58 
dram[4]:     23047        57        57        54        58        57        57        58        56        58        58        58        56        58        57        57 
dram[5]:     15325        57        56        55        57        58        50        58        58        58        56        57        59        57        56        57 
dram[6]:     21761        58        56        56        58        57        51        56        58        57        56        58        58        58        56        58 
dram[7]:     21971        56        57        57        58        54        56        58        56        58        57        58        58        58        57        57 
dram[8]:     21894        57        58        58        56        54        57        58        58        57        58        56        58        58        58        58 
dram[9]:     15175        56        58        57        56        56        58        57        58        56        58        57        56        56        58        59 
dram[10]:       133        56        57        57        56        56        56        56        58        57        58        59        58        56        58        58 
dram[11]:        56        58        56        58        58        57        58        58        58        56        58        58        56        57        58        58 
dram[12]:        58        58        57        57        59        56        58        57        58        57        58        58        56        58        57        58 
dram[13]:        58        57        56        56        58        58        56        58        57        58        56        58        58        57        57        56 
dram[14]:        56        58        56        55        58        57        57        57        58        56        57        57        59        58        56        58 
dram[15]:        58        57        58        56        58        56        57        56        57        58        56        58        58        58        57        58 
dram[16]:        58        56        56        58        56        57        57        55        57        58        58        57        57        58        58        57 
dram[17]:        57        57        58        58        55        56        58        57        58        56        58        57        57        56        58        58 
dram[18]:        58        56        58        56        55        56        57        58        56        57        58        58        58        57        58        58 
dram[19]:        57        57        57        58        57        58        58        58        56        57        58        59        58        56        58        57 
dram[20]:        57        58        56        58        56        56        58        56        58        58        58        58        56        58        57        58 
dram[21]:        58        56        56        54        58        58        57        58        56        58        56        58        58        57        57        57 
dram[22]:        56        58        56        54        53        57        57        57        58        57        58        56        58        57        57        58 
dram[23]:        56        58        58        56        50        56        58        56        58        58        56        58        59        58        57        55 
dram[24]:        54        57        58        56        49        56        56        56        56        58        57        58        58        58        58        57 
dram[25]:        56        57        57        58        49        56        58        56        58        57        58        57        57        56        58        58 
dram[26]:        58        57        58        57        52        58        58        57        56        58        58        58        56        58        58        58 
dram[27]:        58        56        57        57        56        58        57        58        57        58        58        58        56        56        58        59 
dram[28]:        56        58        56        58        58        58        58        53        58        58        58        59        55        58        57        58 
dram[29]:        58        58        55        56        51        58        58        50        57        58        56        56        58        58        57        57 
dram[30]:        58        58        56        53        56        57        50        50        57        58        58        56        58        56        58        57 
dram[31]:        56        58        58        55        47        56        58        56        58        57        57        57        58        58        56        58 
maximum service time to same row:
dram[0]:    353239    374144    404171    358835    300288    324415    296025    304109    383177    383861    381362    391495    388367    363263    387991    351846 
dram[1]:    229080    365463    403834    358442    262739    312902    298345    303716    382823    383475    566950    358417    387994    386559    390468    333433 
dram[2]:    232239    376433    399242    358505    299939    310522    298579    290308    348049    383465    398072    376296    388218    386505    390402    333440 
dram[3]:    243745    348857    399133    323960    324823    276416    298583    330178    342354    403460    398093    376298    389399    386774    378528    333705 
dram[4]:    275161    353858    399094    322049    326174    310859    298590    357995    373684    372961    357173    389959    390574    386597    378557    352666 
dram[5]:    200090    353920    375370    322060    326120    276437    245030    330178    363118    403456    360737    411571    389499    363640    378855    351769 
dram[6]:    254548    350465    357466    319734    299731    287066    474195    316244    419840    403661    499991    411576    390235    347679    489774    351184 
dram[7]:    264563    350021    347837    369299    284465    297739    233277    306628    419946    403667    386531    412492    418705    375808    342494    366653 
dram[8]:    263724    350061    346388    318949    291317    305507    233244    305394    427943    374480    386746    398935    402643    342602    342616    366654 
dram[9]:    208944    370016    332619    297029    351616    352598    240434    316702    428156    374482    380088    412455    375221    342596    343548    363030 
dram[10]:    190041    368537    305916    348434    285364    335765    265513    317064    377666    374751    380464    383756    370039    342997    345874    363434 
dram[11]:    239001    368795    306077    339771    324007    488798    265611    307678    364533    533818    340281    383756    370104    390027    346183    397542 
dram[12]:    274635    368602    306080    337937    335140    335760    265605    307678    377650    395799    340277    383757    369209    384301    363236    365835 
dram[13]:    234064    368605    382819    308336    335847    315699    295624    307679    377645    384377    340266    391194    408152    390092    363228    400474 
dram[14]:    211285    359898    353413    337849    335846    315700    474744    298415    422734    395136    340375    504895    408319    390087    363227    400475 
dram[15]:    208018    351628    392864    308247    335842    291319    392178    307670    423115    395136    350669    504892    411153    390083    347423    400482 
dram[16]:    211047    337902    350044    338009    319212    291878    386893    270736    423112    395136    353178    392430    411223    396577    353966    363480 
dram[17]:    221006    337897    390757    292036    319212    291873    379290    271323    423111    356232    368034    406156    415006    396577    353038    361583 
dram[18]:    219314    337894    353387    292036    319215    305825    379294    312199    363232    346277    378568    406152    394265    396580    393666    354839 
dram[19]:    243110    364652    321713    344881    307690    503518    379869    312199    363658    356227    394863    364693    413689    314392    391394    354835 
dram[20]:    257289    364250    321716    350621    323369    503507    468855    269724    362493    550368    404763    371445    414239    399515    382111    354829 
dram[21]:    228125    364250    308180    318010    313964    399002    422553    287829    363542    368944    410103    517337    414239    399519    382112    396023 
dram[22]:    260268    348650    334839    350621    313967    405426    422557    287937    381339    369510    411192    349141    391507    399807    382112    382496 
dram[23]:    253453    348651    344080    318085    313967    405428    427872    287937    383287    554478    414178    374228    392277    399808    354535    393344 
dram[24]:    354753    348658    344083    284581    306439    565207    438196    248039    391315    414053    387935    374224    397375    353221    344445    271390 
dram[25]:    386995    349157    344172    327658    294857    565730    335997    248043    391364    414051    393370    373037    397372    353227    344452    393329 
dram[26]:    392857    353333    336677    305229    294857    563755    364440    295953    369284    414055    389260    347413    349586    346102    344598    323583 
dram[27]:    393303    344166    319715    302315    293749    563137    364437    174278    419162    369184    389260    378324    363555    330037    362854    323752 
dram[28]:    384099    344169    307090    325852    294849    533203    391483    298816    419161    472186    402705    378324    363548    329379    363255    340137 
dram[29]:    384097    339717    307092    322742    338078    555037    365647    296046    419253    530137    402701    378327    349519    339131    333839    377750 
dram[30]:    365852    339712    324365    302153    324422    287849    317784    267196    418992    530132    391513    378327    372719    346332    350208    393037 
dram[31]:    365848    353236    359121    343463    324418    301123    304110    296033    382054    525862    385157    399166    363264    334714    350210    390892 
average row accesses per activate:
dram[0]: 20.111111 16.454546 14.000000 17.333334 16.214285 10.659091 14.666667 13.081081 13.352942 12.911765 18.150000 15.826087 15.739130 17.238094 20.222221 28.000000 
dram[1]: 138.455704 15.083333 19.105263 15.826087 18.160000 12.342105 14.205882 14.636364 12.611111 15.103448 21.470589 19.157894 18.100000 15.782609 20.222221 21.411764 
dram[2]: 234.133926 19.105263 24.133333 13.923077 16.214285 13.794118 16.724138 14.264706 12.555555 11.837838 17.285715 19.157894 17.285715 17.238094 20.111111 24.200001 
dram[3]: 237.904541 19.157894 21.294117 12.928572 12.611111 13.794118 13.444445 16.133333 12.971429 12.882353 19.052631 15.739130 15.826087 19.157894 19.052631 18.100000 
dram[4]: 227.346313 20.222221 15.782609 13.407408 12.971429 14.212121 11.255814 13.828571 14.645162 12.911765 21.294117 15.739130 19.105263 17.285715 17.238094 20.111111 
dram[5]: 294.311310 20.222221 18.100000 13.407408 16.777779 11.700000 11.000000 12.100000 14.612904 13.687500 14.480000 19.052631 21.470589 19.210526 17.285715 21.294117 
dram[6]: 235.402710 24.133333 22.750000 14.560000 13.294118 10.883721 12.410256 13.081081 15.689655 11.578947 14.520000 21.294117 21.352942 19.105263 21.352942 27.923077 
dram[7]: 318.503021 24.133333 20.166666 13.000000 15.689655 11.439024 13.828571 13.081081 16.814816 13.718750 15.826087 19.157894 15.739130 24.133333 21.411764 21.411764 
dram[8]: 317.222900 19.052631 15.208333 18.200001 14.187500 13.823529 14.235294 15.125000 16.814816 19.954546 18.150000 15.166667 15.739130 21.294117 27.923077 19.105263 
dram[9]: 288.475677 16.500000 14.000000 15.166667 12.971429 13.794118 15.093750 14.636364 18.160000 16.846153 14.560000 15.782609 17.238094 19.052631 20.277779 26.071428 
dram[10]:  6.814433 21.352942 17.238094 15.739130 14.645162 12.342105 13.828571 10.755555 17.384615 16.807692 16.545454 19.210526 16.500000 14.520000 19.105263 21.352942 
dram[11]:  7.590164 21.411764 15.739130 13.961538 16.777779 12.315789 14.235294 13.108109 16.814816 15.678572 15.083333 19.052631 14.560000 19.157894 25.857143 20.111111 
dram[12]: 12.702703 21.352942 15.739130 19.052631 14.677420 10.681818 14.696970 13.444445 18.916666 16.259260 17.238094 17.238094 15.125000 24.200001 21.294117 16.454546 
dram[13]: 12.289474 17.380953 15.125000 19.052631 14.612904 10.636364 13.108109 13.081081 14.645162 16.222221 19.052631 15.739130 16.545454 19.157894 27.846153 24.133333 
dram[14]: 14.500000 22.625000 17.333334 19.157894 14.580646  9.957447 16.689655 15.612904 17.461538 15.137931 16.500000 19.052631 19.157894 18.200001 22.750000 24.200001 
dram[15]: 12.805555 22.625000 22.687500 17.333334 14.645162 10.906977 15.093750 14.636364 13.454545 18.291666 15.869565 19.157894 19.052631 20.111111 20.222221 24.266666 
dram[16]: 11.820513 17.238094 16.545454 19.368422 13.382353 12.342105 16.166666 13.857142 15.137931 20.952381 17.285715 13.000000 14.480000 24.133333 24.200001 17.285715 
dram[17]: 13.285714 15.739130 19.157894 19.578947 13.757576 12.368421 15.580646 14.636364 15.642858 17.520000 17.333334 16.500000 18.100000 24.133333 24.266666 16.545454 
dram[18]: 13.027778 16.545454 27.846153 14.760000 17.461538 10.906977 14.666667 13.828571 13.656250 16.185184 17.333334 18.200001 15.739130 21.294117 24.333334 19.157894 
dram[19]: 12.236842 20.222221 24.133333 16.043478 20.590910 13.764706 15.125000 13.444445 12.166667 15.103448 19.052631 19.105263 14.038462 22.812500 24.600000 19.052631 
dram[20]: 12.888889 24.200001 21.294117 14.153846 16.642857 12.025641 15.125000 14.696970 14.666667 19.130434 19.052631 21.294117 15.782609 27.923077 24.600000 18.100000 
dram[21]: 12.447369 24.266666 18.100000 14.480000 13.794118 13.794118 16.166666 13.081081 14.129032 20.904762 19.052631 21.294117 15.166667 19.157894 28.461538 17.238094 
dram[22]: 14.393939 25.928572 17.380953 17.333334 14.625000 14.181818 17.925926 13.828571 14.633333 20.904762 19.052631 19.052631 18.150000 19.157894 19.526316 21.294117 
dram[23]: 12.025641 21.294117 24.200001 13.481482 14.656250 13.794118 16.100000 13.054054 13.718750 19.086956 15.166667 21.352942 19.105263 22.625000 21.529411 19.210526 
dram[24]: 11.414634 19.052631 21.411764 13.961538 13.794118 17.370371 16.133333 13.444445 16.296297 17.559999 18.200001 17.380953 16.454546 19.052631 27.923077 17.285715 
dram[25]: 11.800000 15.739130 21.411764 20.222221 14.656250 18.038462 14.666667 14.235294 15.103448 20.904762 17.333334 15.125000 16.454546 21.294117 28.000000 19.157894 
dram[26]: 11.411765 19.105263 18.100000 18.150000 11.750000 15.666667 15.612904 15.125000 12.852942 16.185184 21.411764 15.166667 16.454546 19.052631 20.166666 15.782609 
dram[27]: 16.590910 19.210526 17.238094 12.928572 13.371428 14.181818 12.410256 12.435898 12.514286 16.222221 21.294117 16.454546 21.411764 17.333334 22.625000 17.285715 
dram[28]: 15.125000 24.200001 15.739130 10.969697 15.161290 16.172413 11.255814 13.081081 13.718750 15.137931 21.294117 17.285715 16.545454 18.200001 27.846153 16.454546 
dram[29]: 17.380953 21.411764 13.923077 12.066667 12.315789 16.750000 14.666667 12.736842 12.911765 19.086956 27.846153 17.238094 14.560000 17.333334 32.909092 15.739130 
dram[30]: 18.100000 21.352942 14.560000 13.444445 12.675675 15.096774 11.829268 10.543478 13.718750 16.259260 21.294117 13.923077 17.333334 19.157894 27.923077 20.111111 
dram[31]: 22.687500 18.100000 19.157894 14.038462 12.342105 15.129032 12.384615 12.075000 13.718750 15.137931 16.545454 15.782609 19.052631 17.238094 28.000000 24.266666 
average row locality = 656660/14686 = 44.713333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[1]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[2]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[3]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[4]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[5]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[6]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[7]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[8]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[9]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[10]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[11]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[12]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[13]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[14]:       192       192       192       192       240       248       256       256       240       232       192       192       192       192       192       192 
dram[15]:       192       192       192       192       240       248       256       256       234       232       192       192       192       192       192       192 
dram[16]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[17]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[18]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[19]:       192       192       192       192       240       248       256       256       232       232       192       192       192       192       192       192 
dram[20]:       192       192       192       192       247       248       256       256       232       232       192       192       192       192       192       192 
dram[21]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[22]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[23]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[24]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[25]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[26]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[27]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[28]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[29]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[30]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[31]:       192       192       192       192       248       248       256       256       232       232       192       192       192       192       192       192 
total dram reads = 108505
bank skew: 256/192 = 1.33
chip skew: 3392/3384 = 1.00
number of total write accesses:
dram[0]:       461       458       460       460       574       593       612       612       574       555       459       460       458       458       460       460 
dram[1]:     61898       458       459       460       574       593       611       611       574       554       461       460       458       459       463       460 
dram[2]:    133025       459       458       458       574       593       613       613       572       554       459       460       459       458       458       459 
dram[3]:    132251       460       458       458       574       593       612       612       574       554       458       458       460       460       458       458 
dram[4]:    132023       460       459       458       574       593       612       612       574       555       458       458       459       459       458       458 
dram[5]:    140703       460       458       458       573       592       612       612       573       554       458       458       461       461       459       458 
dram[6]:    132303       458       460       460       572       592       612       612       575       556       459       458       459       459       459       459 
dram[7]:    133639       458       459       460       575       593       612       612       574       555       460       460       458       458       460       460 
dram[8]:    135679       458       461       460       574       594       615       612       574       555       459       460       458       458       459       461 
dram[9]:    136883       459       460       460       574       593       611       611       574       554       460       459       458       458       461       461 
dram[10]:      1551       459       458       458       574       593       612       613       572       553       460       461       459       459       462       459 
dram[11]:       689       460       458       460       573       592       612       613       574       555       458       458       460       460       458       458 
dram[12]:       685       459       458       458       575       594       613       612       574       555       458       458       459       459       458       459 
dram[13]:       696       461       462       458       573       592       613       612       575       554       458       458       462       460       458       458 
dram[14]:       720       458       460       460       572       592       612       612       574       555       461       458       460       460       463       459 
dram[15]:       691       458       459       460       575       593       611       611       559       555       464       460       458       458       460       460 
dram[16]:       701       458       460       473       575       593       613       613       555       556       459       460       458       458       459       459 
dram[17]:       722       458       460       480       574       594       611       611       554       554       460       459       458       458       460       460 
dram[18]:       761       460       461       477       574       593       612       612       553       553       460       460       458       458       466       460 
dram[19]:       749       460       458       477       573       592       612       612       554       554       458       459       461       461       477       458 
dram[20]:       763       459       458       473       588       593       612       613       556       556       458       458       459       459       477       458 
dram[21]:       836       460       460       458       593       593       613       612       554       558       458       458       460       460       478       458 
dram[22]:       869       459       461       460       592       592       612       612       555       555       458       458       459       460       483       458 
dram[23]:       857       458       459       460       593       593       611       611       555       555       462       459       459       458       466       461 
dram[24]:       797       458       460       459       593       593       612       612       556       555       460       461       458       458       459       459 
dram[25]:       863       458       460       460       593       593       612       612       554       555       460       459       458       458       460       460 
dram[26]:       504       459       458       459       594       594       612       612       553       553       460       460       458       458       459       459 
dram[27]:       461       461       458       458       592       592       612       613       554       554       458       458       460       460       458       459 
dram[28]:       459       459       458       458       595       593       612       612       555       555       458       459       460       460       458       458 
dram[29]:       463       460       458       458       592       593       612       612       555       555       458       458       460       460       458       458 
dram[30]:       458       459       462       459       593       592       613       613       558       555       458       458       462       460       459       458 
dram[31]:       459       458       460       461       593       593       611       611       555       555       461       459       458       458       460       460 
total dram writes = 1399547
bank skew: 140703/458 = 307.21
chip skew: 148350/8108 = 18.30
average mf latency per bank:
dram[0]:      17237     14714     17852     13081     10385      8703     11695      8524     11067      9547     12338     11172     13665     13404     16040     12058
dram[1]:      18424     14956     18308     12688     11212      8631     12033      8456     10973      9271     14366     11370     14205     13589     16422     12412
dram[2]:      18570     14633     18781     12308     11432      8418     13292      9110     11102      9243     15835     11494     15666     13838     17272     12923
dram[3]:      18716     14786     19092     12284     11670      8410     13330      9374     11642      9167     15792     11442     17513     13705     17294     13565
dram[4]:      18737     14497     19544     12234     12848      8341     13216     10067     12043      9367     16199     11307     17829     12988     18647     13775
dram[5]:      19547     14673     21685     11932     15631      8503     14326      9851     13813      9402     18777     11491     19905     12239     21921     13914
dram[6]:      19495     15170     19383     12305     14378      8574     13321      9836     12844      9767     16459     11543     18487     11472     20835     13620
dram[7]:      19344     15297     18162     12442     15072      8865     13963      9777     12891     10391     17446     11644     19040     11651     20796     13267
dram[8]:      19303     16031     17491     12493     15299      9345     14925      9331     13662     10308     18590     11498     20426     11719     19944     13192
dram[9]:      19120     16957     17885     13857     14398      8992     15430      9368     14058     10403     18500     10852     20837     11528     19260     13288
dram[10]:      62263     16258     15875     14556     11876      8898     12110      8973     12230      9951     14573     10964     16741     11677     15991     13433
dram[11]:      14969     15710     15112     14483     12007      8741     11211      8982     11881      9079     14153     10997     14619     11617     16132     13338
dram[12]:      14348     16414     15321     14520     11547      8037     10807      8997     11241      8684     13581     10795     13376     11373     15521     13587
dram[13]:      14759     15802     15346     13996     11372      8363     10404      9341     10312      8487     12916     11184     12824     11279     14128     13555
dram[14]:      13888     16326     15078     13725     10842      8292      9853      9711     10176      8565     12192     11245     13174     11361     13057     13426
dram[15]:      13690     15276     14980     14137     10607      8485      9765      9806     10365      8435     11658     11512     13595     11307     12800     13380
dram[16]:      13536     14693     15058     13710     11439      8812      9047      9696      9965      8806     12051     11604     13853     11867     13183     12916
dram[17]:      13284     13945     14969     13697     12031      9005      9182      9699     10387      8909     11907     12085     14010     11863     14060     12898
dram[18]:      12692     14423     14348     13900     12017      8802      9502      9343     10160      8911     11873     12041     14523     11967     14046     13109
dram[19]:      12834     15398     14320     13752     11904      8489      9575      9543     10453      8740     12207     12017     14757     12359     14175     13455
dram[20]:      12411     15380     13819     13940     11652      8332      9735      9913     10532      8944     11942     11888     14193     13396     14356     14093
dram[21]:      11263     14677     13258     14936     11632      8104     10067      9819     10258      9186     12006     11179     14618     13540     13881     13974
dram[22]:      10906     14353     13253     15123     11370      7900     10611     10295     10098      9228     12200     11009     14332     13571     13735     13709
dram[23]:      10641     15688     13195     14946     11402      7973     10159     10497      9820      9088     11754     11225     13760     13949     14131     13328
dram[24]:      11878     16260     13248     14536     10786      7905      9739     10450      9308      8616     11694     11136     12986     13803     13832     13119
dram[25]:      10480     16938     12309     14107     10024      7867      9921     10632      9466      8964     11814     11200     13121     14467     13239     12865
dram[26]:      15327     17010     12033     14080      9325      8096      9445     10904      9631      9559     11539     10280     12943     14847     12907     13097
dram[27]:      15893     16590     11966     14466      8968      8390      9084     10483      9420     10170     11439     10421     12967     13796     13117     13553
dram[28]:      15431     16747     12299     14296      9142      8578      9648     10309      9436     10479     11005     10382     12611     13313     13082     13701
dram[29]:      15291     16969     12706     15112      9189      9006      9519     10455      9136     10239     10682     10842     12426     12852     13047     14459
dram[30]:      15887     16310     12996     16176      9194      9331      9232     10405      9080     10299     10607     12020     12560     13454     12479     15104
dram[31]:      15217     16001     13018     16627      8997      9634      9024     11318      9068     10749     10654     12406     12960     13908     11701     15215
maximum mf latency per bank:
dram[0]:      12404     11584     10861     10122     11380     14006     11118     11045     11795     13487     10684     10862     10286     12162     11470     10975
dram[1]:      15738     10930     11585     10829     11388      9438     11149      9613     11794     13486     10702      9771     10140     12202     12167     10839
dram[2]:      15748     14205     13059     17454     11109     11763     11364     18886     10903     13484     10939      9775     18867     13993     19043     11005
dram[3]:      15748     11078     11991     10254     13891     14789     15404     19517     20449      9823     10950      9261     19500     11767     19675     11640
dram[4]:      15748     13953     18973     10489     10537     11519     18765     22868     10866     10039     10960     10479     22079     13830     23024     20354
dram[5]:      91626     88716     78923     24856     94207     95131     44279     12048     68299     41139     86306     14841     20985     61750     92270     89005
dram[6]:      16869     21630     31645     31536     12382     10558     13122     28283     17008     26969     11580     12744     24850     25943     13339     16673
dram[7]:      38939     34349     41261     37490     44630     39668     29611     30771     26732     47844     36099     44447     34447     46320     22933     21935
dram[8]:      44736     35772     42683     36161     46054     41091     38433     32194     28180     28481     31718     45894     32502     47743     24978     38927
dram[9]:      37996     60170     43370     43411     20240     41417     12929     29926     33534     42239     45463     37840     31010     21929     38126     45898
dram[10]:      15836     10738     11381     11164     11584     10605      9883     11006     12060     11413     11263     11809     11746     11951     11767     10635
dram[11]:      14750     10742     11495     10469     11315     10604     10002      9924     12081     11406     10252     10045     11759     11202     11797     12309
dram[12]:      12356     10809     11500     10554     11404     10605     10794      9873     12099     11379     11278      9994     11629     11250     11794     12681
dram[13]:      12438     12241     11503     10608     11506     11270     11203      9879     12080     10038     11397     10660     12180     11381     11791     12864
dram[14]:      10934     11023     11153     10704     11848     11837     11791     10794     12116     10364     11396     10768     11330     11493     11798     12938
dram[15]:      11370     11076     11158     11434     11898     12187     11784     11033     12119     10998     11392     11018     11917     10932     12010     10680
dram[16]:      10711     11109     11252     11835     10825     12196     12807     11351     12136     11218     10666     11027     11935     10939     12028     10729
dram[17]:      10996     11113     11258     11951     11021     11666     12683     11674     12444     11218     10671     11032     11763     10946     12045     10208
dram[18]:      10903     12356     11278     12090     11021     11749     11911     11684     11279     11218     10679      9900     11787     10604     12099     10487
dram[19]:      10809     11292      9982     12165     11021     11825     10683     11741     11659     11075     11294     10107     11801     11886     10494     10536
dram[20]:      11699     10872     11303     11509     11006     11824     10650     11753     12139     11305     11203     10280     11805     11888     10523     10831
dram[21]:      11950     10976     10383     11509     11096     11794     10027     11748     12139     10815      9992     11558     11728     11889     10585     11178
dram[22]:      11951     11134     10391     11509     10995     12016     10043     11746     12071     11009     11349     11562     11096     11888     10559     11437
dram[23]:      11976     12241     10362     11509     11907     12009      9953     11742     11976     11142     11913     11562     11100     11881     10154     11793
dram[24]:      12022     11345     10371      9945     12079     12001      9959     11230     12728     11142     11922     11564     11099     10772     10001     12268
dram[25]:      12687     11395     11845      9717     12604     11776     10266     11251     12729     11126     10871     11575     12483     11422     10016     12380
dram[26]:      12697     11571     12096      9945     12676     10767     10720     12297     12729     11126     10890     11602     12518     11223     10534     12946
dram[27]:      12699     11840     12167     10520     12755     10009     10745     12323     11208     11126     10673     11607     12545     11613     11391     13158
dram[28]:      12699     11197     12346     10520     11367     11100     10998     12856     11245     11126     10501     11613     12553     11216     10759     13160
dram[29]:      11842     10864     12413     10903     13153     11202     10998     13051     10168     11236     10501     11653     12553     11336     10939     10725
dram[30]:      11414     10905     12414     10928     13239     11209     11000     13045     12787     11460     10412     11667     12009     11337     10975     11674
dram[31]:      11432     10908      9956     10928     13523     11371     11001     11678     13366     11757     10424     10270     12028     10835     10780     11675
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=576057 n_act=415 n_pre=399 n_ref_event=0 n_req=6415 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8114 bw_util=0.01956
n_activity=33745 dram_eff=0.341
bk0: 192a 586655i bk1: 192a 586465i bk2: 192a 586382i bk3: 192a 586432i bk4: 240a 585992i bk5: 248a 585599i bk6: 256a 585766i bk7: 256a 585701i bk8: 240a 585924i bk9: 232a 585921i bk10: 192a 586549i bk11: 192a 586295i bk12: 192a 586540i bk13: 192a 586449i bk14: 192a 586631i bk15: 192a 586651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935308
Row_Buffer_Locality_read = 0.928361
Row_Buffer_Locality_write = 0.943103
Bank_Level_Parallism = 1.495448
Bank_Level_Parallism_Col = 1.488374
Bank_Level_Parallism_Ready = 1.379280
write_to_read_ratio_blp_rw_average = 0.732894
GrpLevelPara = 1.317770 

BW Util details:
bwutil = 0.019561 
total_CMD = 588197 
util_bw = 11506 
Wasted_Col = 10311 
Wasted_Row = 3336 
Idle = 563044 

BW Util Bottlenecks: 
RCDc_limit = 1927 
RCDWRc_limit = 1381 
WTRc_limit = 619 
RTWc_limit = 170 
CCDLc_limit = 7397 
rwq = 0 
CCDLc_limit_alone = 7317 
WTRc_limit_alone = 549 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 588197 
n_nop = 576057 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8114 
n_act = 415 
n_pre = 399 
n_ref = 0 
n_req = 6415 
total_req = 11506 

Dual Bus Interface Util: 
issued_total_row = 814 
issued_total_col = 11506 
Row_Bus_Util =  0.001384 
CoL_Bus_Util = 0.019561 
Either_Row_CoL_Bus_Util = 0.020639 
Issued_on_Two_Bus_Simul_Util = 0.000306 
issued_two_Eff = 0.014827 
queue_avg = 0.241229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.241229
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=514434 n_act=533 n_pre=517 n_ref_event=0 n_req=27928 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=69553 bw_util=0.124
n_activity=179877 dram_eff=0.4055
bk0: 192a 486913i bk1: 192a 586212i bk2: 192a 586323i bk3: 192a 586032i bk4: 240a 585852i bk5: 248a 585296i bk6: 256a 585756i bk7: 256a 585698i bk8: 240a 585666i bk9: 232a 585762i bk10: 192a 586371i bk11: 192a 586109i bk12: 192a 586332i bk13: 192a 586131i bk14: 192a 586226i bk15: 192a 586230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980915
Row_Buffer_Locality_read = 0.931309
Row_Buffer_Locality_write = 0.987773
Bank_Level_Parallism = 1.123410
Bank_Level_Parallism_Col = 1.109629
Bank_Level_Parallism_Ready = 1.075043
write_to_read_ratio_blp_rw_average = 0.947243
GrpLevelPara = 1.074313 

BW Util details:
bwutil = 0.124015 
total_CMD = 588197 
util_bw = 72945 
Wasted_Col = 66264 
Wasted_Row = 5147 
Idle = 443841 

BW Util Bottlenecks: 
RCDc_limit = 1826 
RCDWRc_limit = 2449 
WTRc_limit = 2317 
RTWc_limit = 464 
CCDLc_limit = 61872 
rwq = 0 
CCDLc_limit_alone = 61645 
WTRc_limit_alone = 2107 
RTWc_limit_alone = 447 

Commands details: 
total_CMD = 588197 
n_nop = 514434 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 69553 
n_act = 533 
n_pre = 517 
n_ref = 0 
n_req = 27928 
total_req = 72945 

Dual Bus Interface Util: 
issued_total_row = 1050 
issued_total_col = 72945 
Row_Bus_Util =  0.001785 
CoL_Bus_Util = 0.124015 
Either_Row_CoL_Bus_Util = 0.125405 
Issued_on_Two_Bus_Simul_Util = 0.000394 
issued_two_Eff = 0.003145 
queue_avg = 0.445458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.445458
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=443211 n_act=597 n_pre=581 n_ref_event=0 n_req=58493 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=140672 bw_util=0.2449
n_activity=314873 dram_eff=0.4575
bk0: 192a 372083i bk1: 192a 579617i bk2: 192a 576863i bk3: 192a 576915i bk4: 240a 583964i bk5: 248a 579124i bk6: 256a 584903i bk7: 256a 573254i bk8: 240a 584810i bk9: 232a 580828i bk10: 192a 585506i bk11: 192a 584716i bk12: 192a 576008i bk13: 192a 579374i bk14: 192a 574496i bk15: 192a 582876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989794
Row_Buffer_Locality_read = 0.929835
Row_Buffer_Locality_write = 0.993485
Bank_Level_Parallism = 1.372179
Bank_Level_Parallism_Col = 1.369759
Bank_Level_Parallism_Ready = 1.041211
write_to_read_ratio_blp_rw_average = 0.871596
GrpLevelPara = 1.253743 

BW Util details:
bwutil = 0.244925 
total_CMD = 588197 
util_bw = 144064 
Wasted_Col = 137096 
Wasted_Row = 6199 
Idle = 300838 

BW Util Bottlenecks: 
RCDc_limit = 1751 
RCDWRc_limit = 2915 
WTRc_limit = 45493 
RTWc_limit = 744 
CCDLc_limit = 138886 
rwq = 0 
CCDLc_limit_alone = 132577 
WTRc_limit_alone = 39204 
RTWc_limit_alone = 724 

Commands details: 
total_CMD = 588197 
n_nop = 443211 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 140672 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 58493 
total_req = 144064 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 144064 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.244925 
Either_Row_CoL_Bus_Util = 0.246492 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.001766 
queue_avg = 4.716119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.71612
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=443974 n_act=612 n_pre=596 n_ref_event=0 n_req=58386 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=139898 bw_util=0.2436
n_activity=314855 dram_eff=0.4551
bk0: 192a 373837i bk1: 192a 584347i bk2: 192a 579393i bk3: 192a 582092i bk4: 240a 577678i bk5: 248a 574377i bk6: 256a 578690i bk7: 256a 573112i bk8: 240a 574271i bk9: 232a 583512i bk10: 192a 584113i bk11: 192a 584879i bk12: 192a 575392i bk13: 192a 583948i bk14: 192a 570161i bk15: 192a 580918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989518
Row_Buffer_Locality_read = 0.921580
Row_Buffer_Locality_write = 0.993708
Bank_Level_Parallism = 1.430970
Bank_Level_Parallism_Col = 1.430140
Bank_Level_Parallism_Ready = 1.039668
write_to_read_ratio_blp_rw_average = 0.871620
GrpLevelPara = 1.264533 

BW Util details:
bwutil = 0.243609 
total_CMD = 588197 
util_bw = 143290 
Wasted_Col = 136016 
Wasted_Row = 6387 
Idle = 302504 

BW Util Bottlenecks: 
RCDc_limit = 2052 
RCDWRc_limit = 2788 
WTRc_limit = 53661 
RTWc_limit = 543 
CCDLc_limit = 146498 
rwq = 0 
CCDLc_limit_alone = 131580 
WTRc_limit_alone = 38764 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 588197 
n_nop = 443974 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 139898 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 58386 
total_req = 143290 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 143290 
Row_Bus_Util =  0.002054 
CoL_Bus_Util = 0.243609 
Either_Row_CoL_Bus_Util = 0.245195 
Issued_on_Two_Bus_Simul_Util = 0.000468 
issued_two_Eff = 0.001907 
queue_avg = 4.541040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54104
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=444177 n_act=629 n_pre=613 n_ref_event=0 n_req=58564 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=139670 bw_util=0.2432
n_activity=317032 dram_eff=0.4513
bk0: 192a 374741i bk1: 192a 579841i bk2: 192a 575015i bk3: 192a 583501i bk4: 240a 580747i bk5: 248a 578146i bk6: 256a 575968i bk7: 256a 570304i bk8: 240a 584666i bk9: 232a 584856i bk10: 192a 585712i bk11: 192a 585086i bk12: 192a 576016i bk13: 192a 580324i bk14: 192a 570617i bk15: 192a 570771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989260
Row_Buffer_Locality_read = 0.922465
Row_Buffer_Locality_write = 0.993366
Bank_Level_Parallism = 1.449135
Bank_Level_Parallism_Col = 1.449363
Bank_Level_Parallism_Ready = 1.041150
write_to_read_ratio_blp_rw_average = 0.878388
GrpLevelPara = 1.249451 

BW Util details:
bwutil = 0.243221 
total_CMD = 588197 
util_bw = 143062 
Wasted_Col = 135376 
Wasted_Row = 6839 
Idle = 302920 

BW Util Bottlenecks: 
RCDc_limit = 2049 
RCDWRc_limit = 2979 
WTRc_limit = 56166 
RTWc_limit = 607 
CCDLc_limit = 138664 
rwq = 0 
CCDLc_limit_alone = 130616 
WTRc_limit_alone = 48132 
RTWc_limit_alone = 593 

Commands details: 
total_CMD = 588197 
n_nop = 444177 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 139670 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 58564 
total_req = 143062 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 143062 
Row_Bus_Util =  0.002112 
CoL_Bus_Util = 0.243221 
Either_Row_CoL_Bus_Util = 0.244850 
Issued_on_Two_Bus_Simul_Util = 0.000483 
issued_two_Eff = 0.001972 
queue_avg = 4.463991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46399
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=435517 n_act=609 n_pre=593 n_ref_event=0 n_req=68441 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=148350 bw_util=0.258
n_activity=337985 dram_eff=0.449
bk0: 192a 370057i bk1: 192a 507926i bk2: 192a 513150i bk3: 192a 562319i bk4: 240a 517783i bk5: 248a 507997i bk6: 256a 548160i bk7: 256a 574259i bk8: 240a 517716i bk9: 232a 556493i bk10: 192a 519638i bk11: 192a 577709i bk12: 192a 567584i bk13: 192a 528998i bk14: 192a 521073i bk15: 192a 504862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991102
Row_Buffer_Locality_read = 0.922759
Row_Buffer_Locality_write = 0.994666
Bank_Level_Parallism = 3.624337
Bank_Level_Parallism_Col = 3.674645
Bank_Level_Parallism_Ready = 1.038071
write_to_read_ratio_blp_rw_average = 0.655108
GrpLevelPara = 2.008060 

BW Util details:
bwutil = 0.257978 
total_CMD = 588197 
util_bw = 151742 
Wasted_Col = 140844 
Wasted_Row = 6467 
Idle = 289144 

BW Util Bottlenecks: 
RCDc_limit = 2008 
RCDWRc_limit = 2831 
WTRc_limit = 384152 
RTWc_limit = 505 
CCDLc_limit = 213999 
rwq = 0 
CCDLc_limit_alone = 136750 
WTRc_limit_alone = 306917 
RTWc_limit_alone = 491 

Commands details: 
total_CMD = 588197 
n_nop = 435517 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 148350 
n_act = 609 
n_pre = 593 
n_ref = 0 
n_req = 68441 
total_req = 151742 

Dual Bus Interface Util: 
issued_total_row = 1202 
issued_total_col = 151742 
Row_Bus_Util =  0.002044 
CoL_Bus_Util = 0.257978 
Either_Row_CoL_Bus_Util = 0.259573 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.001729 
queue_avg = 11.267234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2672
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=443916 n_act=605 n_pre=589 n_ref_event=0 n_req=58074 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=139953 bw_util=0.2437
n_activity=315910 dram_eff=0.4538
bk0: 192a 374489i bk1: 192a 571019i bk2: 192a 566131i bk3: 192a 563365i bk4: 240a 582913i bk5: 248a 583335i bk6: 256a 583477i bk7: 256a 568607i bk8: 240a 578072i bk9: 232a 567480i bk10: 192a 585143i bk11: 192a 580434i bk12: 192a 573045i bk13: 192a 568995i bk14: 192a 579620i bk15: 192a 575206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989582
Row_Buffer_Locality_read = 0.926297
Row_Buffer_Locality_write = 0.993508
Bank_Level_Parallism = 1.646364
Bank_Level_Parallism_Col = 1.651209
Bank_Level_Parallism_Ready = 1.040950
write_to_read_ratio_blp_rw_average = 0.865055
GrpLevelPara = 1.334718 

BW Util details:
bwutil = 0.243702 
total_CMD = 588197 
util_bw = 143345 
Wasted_Col = 134465 
Wasted_Row = 6389 
Idle = 303998 

BW Util Bottlenecks: 
RCDc_limit = 1916 
RCDWRc_limit = 2871 
WTRc_limit = 83627 
RTWc_limit = 516 
CCDLc_limit = 142014 
rwq = 0 
CCDLc_limit_alone = 130218 
WTRc_limit_alone = 71847 
RTWc_limit_alone = 500 

Commands details: 
total_CMD = 588197 
n_nop = 443916 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 139953 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 58074 
total_req = 143345 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 143345 
Row_Bus_Util =  0.002030 
CoL_Bus_Util = 0.243702 
Either_Row_CoL_Bus_Util = 0.245294 
Issued_on_Two_Bus_Simul_Util = 0.000439 
issued_two_Eff = 0.001788 
queue_avg = 6.439360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.43936
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=442710 n_act=541 n_pre=525 n_ref_event=0 n_req=58607 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=141293 bw_util=0.246
n_activity=317363 dram_eff=0.4559
bk0: 192a 373982i bk1: 192a 563369i bk2: 192a 558640i bk3: 192a 559411i bk4: 240a 551541i bk5: 248a 552808i bk6: 256a 571744i bk7: 256a 564640i bk8: 240a 571653i bk9: 232a 556052i bk10: 192a 566110i bk11: 192a 550972i bk12: 192a 557804i bk13: 192a 552286i bk14: 192a 575391i bk15: 192a 573563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990769
Row_Buffer_Locality_read = 0.929245
Row_Buffer_Locality_write = 0.994549
Bank_Level_Parallism = 2.350910
Bank_Level_Parallism_Col = 2.367789
Bank_Level_Parallism_Ready = 1.040647
write_to_read_ratio_blp_rw_average = 0.830151
GrpLevelPara = 1.479394 

BW Util details:
bwutil = 0.245981 
total_CMD = 588197 
util_bw = 144685 
Wasted_Col = 134968 
Wasted_Row = 5255 
Idle = 303289 

BW Util Bottlenecks: 
RCDc_limit = 1863 
RCDWRc_limit = 2326 
WTRc_limit = 184246 
RTWc_limit = 646 
CCDLc_limit = 169467 
rwq = 0 
CCDLc_limit_alone = 131191 
WTRc_limit_alone = 145990 
RTWc_limit_alone = 626 

Commands details: 
total_CMD = 588197 
n_nop = 442710 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 141293 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 58607 
total_req = 144685 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 144685 
Row_Bus_Util =  0.001812 
CoL_Bus_Util = 0.245981 
Either_Row_CoL_Bus_Util = 0.247344 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.001815 
queue_avg = 7.955717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.95572
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=440683 n_act=526 n_pre=510 n_ref_event=0 n_req=58712 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=143337 bw_util=0.2495
n_activity=321079 dram_eff=0.457
bk0: 192a 369598i bk1: 192a 558710i bk2: 192a 554714i bk3: 192a 544429i bk4: 240a 543190i bk5: 248a 545179i bk6: 256a 560372i bk7: 256a 559894i bk8: 240a 570310i bk9: 232a 555147i bk10: 192a 554624i bk11: 192a 533311i bk12: 192a 556399i bk13: 192a 541810i bk14: 192a 564055i bk15: 192a 546538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991041
Row_Buffer_Locality_read = 0.930130
Row_Buffer_Locality_write = 0.994776
Bank_Level_Parallism = 2.807734
Bank_Level_Parallism_Col = 2.832450
Bank_Level_Parallism_Ready = 1.041860
write_to_read_ratio_blp_rw_average = 0.790200
GrpLevelPara = 1.590143 

BW Util details:
bwutil = 0.249456 
total_CMD = 588197 
util_bw = 146729 
Wasted_Col = 137226 
Wasted_Row = 5098 
Idle = 299144 

BW Util Bottlenecks: 
RCDc_limit = 1864 
RCDWRc_limit = 2242 
WTRc_limit = 252958 
RTWc_limit = 491 
CCDLc_limit = 177634 
rwq = 0 
CCDLc_limit_alone = 133846 
WTRc_limit_alone = 209191 
RTWc_limit_alone = 470 

Commands details: 
total_CMD = 588197 
n_nop = 440683 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 143337 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 58712 
total_req = 146729 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 146729 
Row_Bus_Util =  0.001761 
CoL_Bus_Util = 0.249456 
Either_Row_CoL_Bus_Util = 0.250790 
Issued_on_Two_Bus_Simul_Util = 0.000427 
issued_two_Eff = 0.001702 
queue_avg = 8.598996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.599
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=439419 n_act=562 n_pre=546 n_ref_event=0 n_req=59421 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=144536 bw_util=0.2515
n_activity=324122 dram_eff=0.4564
bk0: 192a 367354i bk1: 192a 523165i bk2: 192a 547747i bk3: 192a 551879i bk4: 240a 572898i bk5: 248a 527188i bk6: 256a 578024i bk7: 256a 564765i bk8: 240a 560647i bk9: 232a 556700i bk10: 192a 556086i bk11: 192a 561002i bk12: 192a 565976i bk13: 192a 571580i bk14: 192a 553640i bk15: 192a 537895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990542
Row_Buffer_Locality_read = 0.927182
Row_Buffer_Locality_write = 0.994378
Bank_Level_Parallism = 2.652921
Bank_Level_Parallism_Col = 2.676518
Bank_Level_Parallism_Ready = 1.042196
write_to_read_ratio_blp_rw_average = 0.726052
GrpLevelPara = 1.705366 

BW Util details:
bwutil = 0.251494 
total_CMD = 588197 
util_bw = 147928 
Wasted_Col = 138299 
Wasted_Row = 5537 
Idle = 296433 

BW Util Bottlenecks: 
RCDc_limit = 1959 
RCDWRc_limit = 2417 
WTRc_limit = 232494 
RTWc_limit = 400 
CCDLc_limit = 163936 
rwq = 0 
CCDLc_limit_alone = 134928 
WTRc_limit_alone = 203500 
RTWc_limit_alone = 386 

Commands details: 
total_CMD = 588197 
n_nop = 439419 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 144536 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 59421 
total_req = 147928 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 147928 
Row_Bus_Util =  0.001884 
CoL_Bus_Util = 0.251494 
Either_Row_CoL_Bus_Util = 0.252939 
Issued_on_Two_Bus_Simul_Util = 0.000439 
issued_two_Eff = 0.001734 
queue_avg = 10.836233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8362
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=574635 n_act=580 n_pre=564 n_ref_event=0 n_req=7370 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=9203 bw_util=0.02141
n_activity=46682 dram_eff=0.2698
bk0: 192a 582417i bk1: 192a 586596i bk2: 192a 586488i bk3: 192a 586303i bk4: 240a 586004i bk5: 248a 585783i bk6: 256a 585860i bk7: 256a 585483i bk8: 240a 586130i bk9: 232a 586160i bk10: 192a 586588i bk11: 192a 586447i bk12: 192a 586412i bk13: 192a 586385i bk14: 192a 586551i bk15: 192a 586610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921303
Row_Buffer_Locality_read = 0.921875
Row_Buffer_Locality_write = 0.920814
Bank_Level_Parallism = 1.394916
Bank_Level_Parallism_Col = 1.407982
Bank_Level_Parallism_Ready = 1.345852
write_to_read_ratio_blp_rw_average = 0.744128
GrpLevelPara = 1.280363 

BW Util details:
bwutil = 0.021413 
total_CMD = 588197 
util_bw = 12595 
Wasted_Col = 12319 
Wasted_Row = 5414 
Idle = 557869 

BW Util Bottlenecks: 
RCDc_limit = 2245 
RCDWRc_limit = 2680 
WTRc_limit = 811 
RTWc_limit = 138 
CCDLc_limit = 7509 
rwq = 0 
CCDLc_limit_alone = 7439 
WTRc_limit_alone = 747 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 588197 
n_nop = 574635 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 9203 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 7370 
total_req = 12595 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 12595 
Row_Bus_Util =  0.001945 
CoL_Bus_Util = 0.021413 
Either_Row_CoL_Bus_Util = 0.023057 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.013051 
queue_avg = 0.219190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.21919
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575785 n_act=437 n_pre=421 n_ref_event=0 n_req=6511 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8338 bw_util=0.01994
n_activity=35653 dram_eff=0.329
bk0: 192a 585392i bk1: 192a 586658i bk2: 192a 586433i bk3: 192a 586345i bk4: 240a 586025i bk5: 248a 585686i bk6: 256a 585904i bk7: 256a 585568i bk8: 240a 586025i bk9: 232a 586096i bk10: 192a 586591i bk11: 192a 586577i bk12: 192a 586404i bk13: 192a 586434i bk14: 192a 586717i bk15: 192a 586543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932883
Row_Buffer_Locality_read = 0.925118
Row_Buffer_Locality_write = 0.941327
Bank_Level_Parallism = 1.467779
Bank_Level_Parallism_Col = 1.462338
Bank_Level_Parallism_Ready = 1.363001
write_to_read_ratio_blp_rw_average = 0.731762
GrpLevelPara = 1.316420 

BW Util details:
bwutil = 0.019942 
total_CMD = 588197 
util_bw = 11730 
Wasted_Col = 10776 
Wasted_Row = 3564 
Idle = 562127 

BW Util Bottlenecks: 
RCDc_limit = 2117 
RCDWRc_limit = 1491 
WTRc_limit = 769 
RTWc_limit = 142 
CCDLc_limit = 7524 
rwq = 0 
CCDLc_limit_alone = 7443 
WTRc_limit_alone = 695 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 588197 
n_nop = 575785 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8338 
n_act = 437 
n_pre = 421 
n_ref = 0 
n_req = 6511 
total_req = 11730 

Dual Bus Interface Util: 
issued_total_row = 858 
issued_total_col = 11730 
Row_Bus_Util =  0.001459 
CoL_Bus_Util = 0.019942 
Either_Row_CoL_Bus_Util = 0.021102 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.014180 
queue_avg = 0.231353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.231353
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575826 n_act=411 n_pre=395 n_ref_event=0 n_req=6518 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8334 bw_util=0.01994
n_activity=34970 dram_eff=0.3353
bk0: 192a 585933i bk1: 192a 586679i bk2: 192a 586498i bk3: 192a 586379i bk4: 240a 586026i bk5: 248a 585617i bk6: 256a 585949i bk7: 256a 585771i bk8: 240a 586230i bk9: 232a 586131i bk10: 192a 586529i bk11: 192a 586604i bk12: 192a 586527i bk13: 192a 586605i bk14: 192a 586619i bk15: 192a 586399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936944
Row_Buffer_Locality_read = 0.926887
Row_Buffer_Locality_write = 0.947857
Bank_Level_Parallism = 1.441915
Bank_Level_Parallism_Col = 1.438643
Bank_Level_Parallism_Ready = 1.348542
write_to_read_ratio_blp_rw_average = 0.737437
GrpLevelPara = 1.299188 

BW Util details:
bwutil = 0.019935 
total_CMD = 588197 
util_bw = 11726 
Wasted_Col = 10601 
Wasted_Row = 3454 
Idle = 562416 

BW Util Bottlenecks: 
RCDc_limit = 2090 
RCDWRc_limit = 1352 
WTRc_limit = 608 
RTWc_limit = 166 
CCDLc_limit = 7542 
rwq = 0 
CCDLc_limit_alone = 7449 
WTRc_limit_alone = 523 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 588197 
n_nop = 575826 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8334 
n_act = 411 
n_pre = 395 
n_ref = 0 
n_req = 6518 
total_req = 11726 

Dual Bus Interface Util: 
issued_total_row = 806 
issued_total_col = 11726 
Row_Bus_Util =  0.001370 
CoL_Bus_Util = 0.019935 
Either_Row_CoL_Bus_Util = 0.021032 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.013014 
queue_avg = 0.222182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.222182
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575794 n_act=420 n_pre=404 n_ref_event=0 n_req=6515 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8350 bw_util=0.01996
n_activity=35310 dram_eff=0.3325
bk0: 192a 585899i bk1: 192a 586477i bk2: 192a 586420i bk3: 192a 586478i bk4: 240a 585902i bk5: 248a 585325i bk6: 256a 585667i bk7: 256a 585733i bk8: 240a 585932i bk9: 232a 586076i bk10: 192a 586506i bk11: 192a 586538i bk12: 192a 586488i bk13: 192a 586685i bk14: 192a 586696i bk15: 192a 586528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935533
Row_Buffer_Locality_read = 0.926592
Row_Buffer_Locality_write = 0.945245
Bank_Level_Parallism = 1.472824
Bank_Level_Parallism_Col = 1.474278
Bank_Level_Parallism_Ready = 1.403509
write_to_read_ratio_blp_rw_average = 0.736236
GrpLevelPara = 1.313628 

BW Util details:
bwutil = 0.019963 
total_CMD = 588197 
util_bw = 11742 
Wasted_Col = 10713 
Wasted_Row = 3561 
Idle = 562181 

BW Util Bottlenecks: 
RCDc_limit = 2147 
RCDWRc_limit = 1397 
WTRc_limit = 550 
RTWc_limit = 139 
CCDLc_limit = 7522 
rwq = 0 
CCDLc_limit_alone = 7409 
WTRc_limit_alone = 452 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 588197 
n_nop = 575794 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8350 
n_act = 420 
n_pre = 404 
n_ref = 0 
n_req = 6515 
total_req = 11742 

Dual Bus Interface Util: 
issued_total_row = 824 
issued_total_col = 11742 
Row_Bus_Util =  0.001401 
CoL_Bus_Util = 0.019963 
Either_Row_CoL_Bus_Util = 0.021086 
Issued_on_Two_Bus_Simul_Util = 0.000277 
issued_two_Eff = 0.013142 
queue_avg = 0.261582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.261582
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575801 n_act=392 n_pre=376 n_ref_event=0 n_req=6515 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8376 bw_util=0.02001
n_activity=34699 dram_eff=0.3391
bk0: 192a 585937i bk1: 192a 586620i bk2: 192a 586384i bk3: 192a 586554i bk4: 240a 585975i bk5: 248a 585457i bk6: 256a 585867i bk7: 256a 585824i bk8: 240a 586141i bk9: 232a 586056i bk10: 192a 586434i bk11: 192a 586637i bk12: 192a 586562i bk13: 192a 586639i bk14: 192a 586603i bk15: 192a 586690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939831
Row_Buffer_Locality_read = 0.931309
Row_Buffer_Locality_write = 0.949087
Bank_Level_Parallism = 1.461089
Bank_Level_Parallism_Col = 1.466152
Bank_Level_Parallism_Ready = 1.364378
write_to_read_ratio_blp_rw_average = 0.734439
GrpLevelPara = 1.319432 

BW Util details:
bwutil = 0.020007 
total_CMD = 588197 
util_bw = 11768 
Wasted_Col = 10394 
Wasted_Row = 3358 
Idle = 562677 

BW Util Bottlenecks: 
RCDc_limit = 1993 
RCDWRc_limit = 1307 
WTRc_limit = 657 
RTWc_limit = 154 
CCDLc_limit = 7428 
rwq = 0 
CCDLc_limit_alone = 7322 
WTRc_limit_alone = 559 
RTWc_limit_alone = 146 

Commands details: 
total_CMD = 588197 
n_nop = 575801 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8376 
n_act = 392 
n_pre = 376 
n_ref = 0 
n_req = 6515 
total_req = 11768 

Dual Bus Interface Util: 
issued_total_row = 768 
issued_total_col = 11768 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.020007 
Either_Row_CoL_Bus_Util = 0.021075 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.011294 
queue_avg = 0.221768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.221768
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575859 n_act=397 n_pre=381 n_ref_event=0 n_req=6503 n_rd=3386 n_rd_L2_A=0 n_write=0 n_wr_bk=8332 bw_util=0.01992
n_activity=34182 dram_eff=0.3428
bk0: 192a 585908i bk1: 192a 586662i bk2: 192a 586502i bk3: 192a 586433i bk4: 240a 585941i bk5: 248a 585665i bk6: 256a 585902i bk7: 256a 585840i bk8: 234a 585923i bk9: 232a 586144i bk10: 192a 586480i bk11: 192a 586660i bk12: 192a 586523i bk13: 192a 586609i bk14: 192a 586533i bk15: 192a 586534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938951
Row_Buffer_Locality_read = 0.930892
Row_Buffer_Locality_write = 0.947706
Bank_Level_Parallism = 1.482733
Bank_Level_Parallism_Col = 1.480808
Bank_Level_Parallism_Ready = 1.374808
write_to_read_ratio_blp_rw_average = 0.734753
GrpLevelPara = 1.316248 

BW Util details:
bwutil = 0.019922 
total_CMD = 588197 
util_bw = 11718 
Wasted_Col = 10221 
Wasted_Row = 3282 
Idle = 562976 

BW Util Bottlenecks: 
RCDc_limit = 1924 
RCDWRc_limit = 1312 
WTRc_limit = 614 
RTWc_limit = 139 
CCDLc_limit = 7437 
rwq = 0 
CCDLc_limit_alone = 7357 
WTRc_limit_alone = 556 
RTWc_limit_alone = 117 

Commands details: 
total_CMD = 588197 
n_nop = 575859 
Read = 3386 
Write = 0 
L2_Alloc = 0 
L2_WB = 8332 
n_act = 397 
n_pre = 381 
n_ref = 0 
n_req = 6503 
total_req = 11718 

Dual Bus Interface Util: 
issued_total_row = 778 
issued_total_col = 11718 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.019922 
Either_Row_CoL_Bus_Util = 0.020976 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.012806 
queue_avg = 0.223898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.223898
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575819 n_act=413 n_pre=397 n_ref_event=0 n_req=6505 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=8350 bw_util=0.01995
n_activity=35039 dram_eff=0.3349
bk0: 192a 585835i bk1: 192a 586506i bk2: 192a 586404i bk3: 192a 586492i bk4: 240a 585989i bk5: 248a 585780i bk6: 256a 585931i bk7: 256a 585808i bk8: 232a 585953i bk9: 232a 586179i bk10: 192a 586460i bk11: 192a 586422i bk12: 192a 586415i bk13: 192a 586755i bk14: 192a 586619i bk15: 192a 586459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936510
Row_Buffer_Locality_read = 0.926714
Row_Buffer_Locality_write = 0.947132
Bank_Level_Parallism = 1.456987
Bank_Level_Parallism_Col = 1.450836
Bank_Level_Parallism_Ready = 1.352991
write_to_read_ratio_blp_rw_average = 0.734541
GrpLevelPara = 1.296704 

BW Util details:
bwutil = 0.019949 
total_CMD = 588197 
util_bw = 11734 
Wasted_Col = 10605 
Wasted_Row = 3502 
Idle = 562356 

BW Util Bottlenecks: 
RCDc_limit = 2085 
RCDWRc_limit = 1328 
WTRc_limit = 587 
RTWc_limit = 177 
CCDLc_limit = 7650 
rwq = 0 
CCDLc_limit_alone = 7534 
WTRc_limit_alone = 484 
RTWc_limit_alone = 164 

Commands details: 
total_CMD = 588197 
n_nop = 575819 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 8350 
n_act = 413 
n_pre = 397 
n_ref = 0 
n_req = 6505 
total_req = 11734 

Dual Bus Interface Util: 
issued_total_row = 810 
issued_total_col = 11734 
Row_Bus_Util =  0.001377 
CoL_Bus_Util = 0.019949 
Either_Row_CoL_Bus_Util = 0.021044 
Issued_on_Two_Bus_Simul_Util = 0.000282 
issued_two_Eff = 0.013411 
queue_avg = 0.241757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.241757
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575809 n_act=399 n_pre=383 n_ref_event=0 n_req=6508 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=8373 bw_util=0.01999
n_activity=34679 dram_eff=0.339
bk0: 192a 585817i bk1: 192a 586507i bk2: 192a 586581i bk3: 192a 586545i bk4: 240a 585944i bk5: 248a 585723i bk6: 256a 585820i bk7: 256a 585837i bk8: 232a 586097i bk9: 232a 586057i bk10: 192a 586484i bk11: 192a 586507i bk12: 192a 586517i bk13: 192a 586694i bk14: 192a 586708i bk15: 192a 586471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938691
Row_Buffer_Locality_read = 0.931442
Row_Buffer_Locality_write = 0.946543
Bank_Level_Parallism = 1.463597
Bank_Level_Parallism_Col = 1.462486
Bank_Level_Parallism_Ready = 1.374160
write_to_read_ratio_blp_rw_average = 0.736799
GrpLevelPara = 1.306681 

BW Util details:
bwutil = 0.019988 
total_CMD = 588197 
util_bw = 11757 
Wasted_Col = 10427 
Wasted_Row = 3336 
Idle = 562677 

BW Util Bottlenecks: 
RCDc_limit = 1978 
RCDWRc_limit = 1360 
WTRc_limit = 552 
RTWc_limit = 141 
CCDLc_limit = 7568 
rwq = 0 
CCDLc_limit_alone = 7465 
WTRc_limit_alone = 454 
RTWc_limit_alone = 136 

Commands details: 
total_CMD = 588197 
n_nop = 575809 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 8373 
n_act = 399 
n_pre = 383 
n_ref = 0 
n_req = 6508 
total_req = 11757 

Dual Bus Interface Util: 
issued_total_row = 782 
issued_total_col = 11757 
Row_Bus_Util =  0.001329 
CoL_Bus_Util = 0.019988 
Either_Row_CoL_Bus_Util = 0.021061 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.012189 
queue_avg = 0.252832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.252832
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575750 n_act=407 n_pre=391 n_ref_event=0 n_req=6510 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=8418 bw_util=0.02006
n_activity=34649 dram_eff=0.3406
bk0: 192a 585718i bk1: 192a 586495i bk2: 192a 586825i bk3: 192a 586347i bk4: 240a 586107i bk5: 248a 585635i bk6: 256a 585750i bk7: 256a 585820i bk8: 232a 586000i bk9: 232a 586040i bk10: 192a 586591i bk11: 192a 586477i bk12: 192a 586492i bk13: 192a 586638i bk14: 192a 586722i bk15: 192a 586553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937481
Row_Buffer_Locality_read = 0.930851
Row_Buffer_Locality_write = 0.944658
Bank_Level_Parallism = 1.466233
Bank_Level_Parallism_Col = 1.450693
Bank_Level_Parallism_Ready = 1.343671
write_to_read_ratio_blp_rw_average = 0.736639
GrpLevelPara = 1.304474 

BW Util details:
bwutil = 0.020065 
total_CMD = 588197 
util_bw = 11802 
Wasted_Col = 10482 
Wasted_Row = 3259 
Idle = 562654 

BW Util Bottlenecks: 
RCDc_limit = 1946 
RCDWRc_limit = 1427 
WTRc_limit = 702 
RTWc_limit = 91 
CCDLc_limit = 7680 
rwq = 0 
CCDLc_limit_alone = 7558 
WTRc_limit_alone = 586 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 588197 
n_nop = 575750 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 8418 
n_act = 407 
n_pre = 391 
n_ref = 0 
n_req = 6510 
total_req = 11802 

Dual Bus Interface Util: 
issued_total_row = 798 
issued_total_col = 11802 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.020065 
Either_Row_CoL_Bus_Util = 0.021161 
Issued_on_Two_Bus_Simul_Util = 0.000260 
issued_two_Eff = 0.012292 
queue_avg = 0.238311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.238311
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575773 n_act=397 n_pre=381 n_ref_event=0 n_req=6511 n_rd=3384 n_rd_L2_A=0 n_write=0 n_wr_bk=8415 bw_util=0.02006
n_activity=34283 dram_eff=0.3442
bk0: 192a 585512i bk1: 192a 586647i bk2: 192a 586639i bk3: 192a 586292i bk4: 240a 586134i bk5: 248a 585680i bk6: 256a 585674i bk7: 256a 585562i bk8: 232a 585865i bk9: 232a 585961i bk10: 192a 586582i bk11: 192a 586369i bk12: 192a 586349i bk13: 192a 586636i bk14: 192a 586735i bk15: 192a 586378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939026
Row_Buffer_Locality_read = 0.934988
Row_Buffer_Locality_write = 0.943396
Bank_Level_Parallism = 1.521156
Bank_Level_Parallism_Col = 1.514380
Bank_Level_Parallism_Ready = 1.408848
write_to_read_ratio_blp_rw_average = 0.741485
GrpLevelPara = 1.326694 

BW Util details:
bwutil = 0.020060 
total_CMD = 588197 
util_bw = 11799 
Wasted_Col = 10404 
Wasted_Row = 3204 
Idle = 562790 

BW Util Bottlenecks: 
RCDc_limit = 1773 
RCDWRc_limit = 1458 
WTRc_limit = 812 
RTWc_limit = 89 
CCDLc_limit = 7775 
rwq = 0 
CCDLc_limit_alone = 7650 
WTRc_limit_alone = 687 
RTWc_limit_alone = 89 

Commands details: 
total_CMD = 588197 
n_nop = 575773 
Read = 3384 
Write = 0 
L2_Alloc = 0 
L2_WB = 8415 
n_act = 397 
n_pre = 381 
n_ref = 0 
n_req = 6511 
total_req = 11799 

Dual Bus Interface Util: 
issued_total_row = 778 
issued_total_col = 11799 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.020060 
Either_Row_CoL_Bus_Util = 0.021122 
Issued_on_Two_Bus_Simul_Util = 0.000260 
issued_two_Eff = 0.012315 
queue_avg = 0.237997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.237997
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575774 n_act=386 n_pre=370 n_ref_event=0 n_req=6522 n_rd=3391 n_rd_L2_A=0 n_write=0 n_wr_bk=8440 bw_util=0.02011
n_activity=33852 dram_eff=0.3495
bk0: 192a 585675i bk1: 192a 586740i bk2: 192a 586550i bk3: 192a 586310i bk4: 247a 585828i bk5: 248a 585675i bk6: 256a 585826i bk7: 256a 585644i bk8: 232a 586082i bk9: 232a 586060i bk10: 192a 586646i bk11: 192a 586687i bk12: 192a 586486i bk13: 192a 586725i bk14: 192a 586570i bk15: 192a 586493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940816
Row_Buffer_Locality_read = 0.937482
Row_Buffer_Locality_write = 0.944427
Bank_Level_Parallism = 1.500836
Bank_Level_Parallism_Col = 1.491571
Bank_Level_Parallism_Ready = 1.398952
write_to_read_ratio_blp_rw_average = 0.748393
GrpLevelPara = 1.324416 

BW Util details:
bwutil = 0.020114 
total_CMD = 588197 
util_bw = 11831 
Wasted_Col = 10250 
Wasted_Row = 3023 
Idle = 563093 

BW Util Bottlenecks: 
RCDc_limit = 1638 
RCDWRc_limit = 1429 
WTRc_limit = 708 
RTWc_limit = 123 
CCDLc_limit = 7686 
rwq = 0 
CCDLc_limit_alone = 7540 
WTRc_limit_alone = 564 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 588197 
n_nop = 575774 
Read = 3391 
Write = 0 
L2_Alloc = 0 
L2_WB = 8440 
n_act = 386 
n_pre = 370 
n_ref = 0 
n_req = 6522 
total_req = 11831 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 11831 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.020114 
Either_Row_CoL_Bus_Util = 0.021120 
Issued_on_Two_Bus_Simul_Util = 0.000279 
issued_two_Eff = 0.013201 
queue_avg = 0.251781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.251781
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575666 n_act=398 n_pre=382 n_ref_event=0 n_req=6529 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8509 bw_util=0.02023
n_activity=35186 dram_eff=0.3382
bk0: 192a 585362i bk1: 192a 586638i bk2: 192a 586500i bk3: 192a 586422i bk4: 248a 585770i bk5: 248a 585771i bk6: 256a 585837i bk7: 256a 585595i bk8: 232a 585985i bk9: 232a 586052i bk10: 192a 586664i bk11: 192a 586627i bk12: 192a 586464i bk13: 192a 586590i bk14: 192a 586737i bk15: 192a 586475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939041
Row_Buffer_Locality_read = 0.934257
Row_Buffer_Locality_write = 0.944214
Bank_Level_Parallism = 1.480712
Bank_Level_Parallism_Col = 1.481632
Bank_Level_Parallism_Ready = 1.409714
write_to_read_ratio_blp_rw_average = 0.745439
GrpLevelPara = 1.317621 

BW Util details:
bwutil = 0.020233 
total_CMD = 588197 
util_bw = 11901 
Wasted_Col = 10590 
Wasted_Row = 3302 
Idle = 562404 

BW Util Bottlenecks: 
RCDc_limit = 1831 
RCDWRc_limit = 1444 
WTRc_limit = 674 
RTWc_limit = 135 
CCDLc_limit = 7817 
rwq = 0 
CCDLc_limit_alone = 7717 
WTRc_limit_alone = 575 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 588197 
n_nop = 575666 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8509 
n_act = 398 
n_pre = 382 
n_ref = 0 
n_req = 6529 
total_req = 11901 

Dual Bus Interface Util: 
issued_total_row = 780 
issued_total_col = 11901 
Row_Bus_Util =  0.001326 
CoL_Bus_Util = 0.020233 
Either_Row_CoL_Bus_Util = 0.021304 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.011970 
queue_avg = 0.241191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.241191
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575690 n_act=380 n_pre=364 n_ref_event=0 n_req=6533 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8543 bw_util=0.02029
n_activity=34479 dram_eff=0.3462
bk0: 192a 585727i bk1: 192a 586717i bk2: 192a 586457i bk3: 192a 586489i bk4: 248a 585853i bk5: 248a 585808i bk6: 256a 585974i bk7: 256a 585817i bk8: 232a 585951i bk9: 232a 586223i bk10: 192a 586642i bk11: 192a 586609i bk12: 192a 586482i bk13: 192a 586568i bk14: 192a 586612i bk15: 192a 586510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941834
Row_Buffer_Locality_read = 0.937795
Row_Buffer_Locality_write = 0.946195
Bank_Level_Parallism = 1.463957
Bank_Level_Parallism_Col = 1.454924
Bank_Level_Parallism_Ready = 1.373942
write_to_read_ratio_blp_rw_average = 0.757237
GrpLevelPara = 1.292044 

BW Util details:
bwutil = 0.020291 
total_CMD = 588197 
util_bw = 11935 
Wasted_Col = 10424 
Wasted_Row = 3083 
Idle = 562755 

BW Util Bottlenecks: 
RCDc_limit = 1646 
RCDWRc_limit = 1401 
WTRc_limit = 524 
RTWc_limit = 147 
CCDLc_limit = 7825 
rwq = 0 
CCDLc_limit_alone = 7741 
WTRc_limit_alone = 448 
RTWc_limit_alone = 139 

Commands details: 
total_CMD = 588197 
n_nop = 575690 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8543 
n_act = 380 
n_pre = 364 
n_ref = 0 
n_req = 6533 
total_req = 11935 

Dual Bus Interface Util: 
issued_total_row = 744 
issued_total_col = 11935 
Row_Bus_Util =  0.001265 
CoL_Bus_Util = 0.020291 
Either_Row_CoL_Bus_Util = 0.021263 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.013752 
queue_avg = 0.227255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.227255
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575685 n_act=398 n_pre=382 n_ref_event=0 n_req=6523 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8517 bw_util=0.02025
n_activity=34636 dram_eff=0.3438
bk0: 192a 585404i bk1: 192a 586560i bk2: 192a 586601i bk3: 192a 586323i bk4: 248a 585856i bk5: 248a 585680i bk6: 256a 585902i bk7: 256a 585626i bk8: 232a 585865i bk9: 232a 586115i bk10: 192a 586396i bk11: 192a 586501i bk12: 192a 586364i bk13: 192a 586604i bk14: 192a 586661i bk15: 192a 586574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938985
Row_Buffer_Locality_read = 0.933373
Row_Buffer_Locality_write = 0.945065
Bank_Level_Parallism = 1.501632
Bank_Level_Parallism_Col = 1.496897
Bank_Level_Parallism_Ready = 1.426400
write_to_read_ratio_blp_rw_average = 0.751709
GrpLevelPara = 1.330545 

BW Util details:
bwutil = 0.020247 
total_CMD = 588197 
util_bw = 11909 
Wasted_Col = 10592 
Wasted_Row = 3233 
Idle = 562463 

BW Util Bottlenecks: 
RCDc_limit = 1727 
RCDWRc_limit = 1436 
WTRc_limit = 681 
RTWc_limit = 155 
CCDLc_limit = 7781 
rwq = 0 
CCDLc_limit_alone = 7724 
WTRc_limit_alone = 629 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 588197 
n_nop = 575685 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8517 
n_act = 398 
n_pre = 382 
n_ref = 0 
n_req = 6523 
total_req = 11909 

Dual Bus Interface Util: 
issued_total_row = 780 
issued_total_col = 11909 
Row_Bus_Util =  0.001326 
CoL_Bus_Util = 0.020247 
Either_Row_CoL_Bus_Util = 0.021272 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.014146 
queue_avg = 0.225292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.225292
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575754 n_act=398 n_pre=382 n_ref_event=0 n_req=6521 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8450 bw_util=0.02013
n_activity=34609 dram_eff=0.3422
bk0: 192a 585480i bk1: 192a 586488i bk2: 192a 586488i bk3: 192a 586302i bk4: 248a 585730i bk5: 248a 585954i bk6: 256a 585791i bk7: 256a 585662i bk8: 232a 586029i bk9: 232a 585978i bk10: 192a 586590i bk11: 192a 586516i bk12: 192a 586379i bk13: 192a 586619i bk14: 192a 586729i bk15: 192a 586480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938966
Row_Buffer_Locality_read = 0.931604
Row_Buffer_Locality_write = 0.946948
Bank_Level_Parallism = 1.501855
Bank_Level_Parallism_Col = 1.501904
Bank_Level_Parallism_Ready = 1.428222
write_to_read_ratio_blp_rw_average = 0.747623
GrpLevelPara = 1.326260 

BW Util details:
bwutil = 0.020133 
total_CMD = 588197 
util_bw = 11842 
Wasted_Col = 10481 
Wasted_Row = 3284 
Idle = 562590 

BW Util Bottlenecks: 
RCDc_limit = 1797 
RCDWRc_limit = 1377 
WTRc_limit = 586 
RTWc_limit = 108 
CCDLc_limit = 7639 
rwq = 0 
CCDLc_limit_alone = 7593 
WTRc_limit_alone = 546 
RTWc_limit_alone = 102 

Commands details: 
total_CMD = 588197 
n_nop = 575754 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8450 
n_act = 398 
n_pre = 382 
n_ref = 0 
n_req = 6521 
total_req = 11842 

Dual Bus Interface Util: 
issued_total_row = 780 
issued_total_col = 11842 
Row_Bus_Util =  0.001326 
CoL_Bus_Util = 0.020133 
Either_Row_CoL_Bus_Util = 0.021154 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.014386 
queue_avg = 0.243439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.243439
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 1): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=575695 n_act=389 n_pre=373 n_ref_event=0 n_req=6524 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8515 bw_util=0.02024
n_activity=34613 dram_eff=0.344
bk0: 192a 585367i bk1: 192a 586395i bk2: 192a 586319i bk3: 192a 586535i bk4: 248a 585825i bk5: 248a 585675i bk6: 256a 585605i bk7: 256a 585538i bk8: 232a 585974i bk9: 232a 586172i bk10: 192a 586528i bk11: 192a 586431i bk12: 192a 586358i bk13: 192a 586626i bk14: 192a 586694i bk15: 192a 586503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940374
Row_Buffer_Locality_read = 0.932488
Row_Buffer_Locality_write = 0.948914
Bank_Level_Parallism = 1.530169
Bank_Level_Parallism_Col = 1.533771
Bank_Level_Parallism_Ready = 1.446292
write_to_read_ratio_blp_rw_average = 0.741729
GrpLevelPara = 1.330240 

BW Util details:
bwutil = 0.020243 
total_CMD = 588197 
util_bw = 11907 
Wasted_Col = 10452 
Wasted_Row = 3214 
Idle = 562624 

BW Util Bottlenecks: 
RCDc_limit = 1781 
RCDWRc_limit = 1336 
WTRc_limit = 719 
RTWc_limit = 174 
CCDLc_limit = 7748 
rwq = 0 
CCDLc_limit_alone = 7661 
WTRc_limit_alone = 638 
RTWc_limit_alone = 168 

Commands details: 
total_CMD = 588197 
n_nop = 575695 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8515 
n_act = 389 
n_pre = 373 
n_ref = 0 
n_req = 6524 
total_req = 11907 

Dual Bus Interface Util: 
issued_total_row = 762 
issued_total_col = 11907 
Row_Bus_Util =  0.001295 
CoL_Bus_Util = 0.020243 
Either_Row_CoL_Bus_Util = 0.021255 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.013358 
queue_avg = 0.255156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.255156
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=576042 n_act=410 n_pre=394 n_ref_event=0 n_req=6436 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8152 bw_util=0.01963
n_activity=34083 dram_eff=0.3387
bk0: 192a 586083i bk1: 192a 586433i bk2: 192a 586376i bk3: 192a 586515i bk4: 248a 585658i bk5: 248a 585686i bk6: 256a 585805i bk7: 256a 585800i bk8: 232a 585971i bk9: 232a 586009i bk10: 192a 586562i bk11: 192a 586413i bk12: 192a 586369i bk13: 192a 586512i bk14: 192a 586545i bk15: 192a 586402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936296
Row_Buffer_Locality_read = 0.929835
Row_Buffer_Locality_write = 0.943495
Bank_Level_Parallism = 1.517264
Bank_Level_Parallism_Col = 1.513187
Bank_Level_Parallism_Ready = 1.441701
write_to_read_ratio_blp_rw_average = 0.740167
GrpLevelPara = 1.318462 

BW Util details:
bwutil = 0.019626 
total_CMD = 588197 
util_bw = 11544 
Wasted_Col = 10489 
Wasted_Row = 3308 
Idle = 562856 

BW Util Bottlenecks: 
RCDc_limit = 1834 
RCDWRc_limit = 1412 
WTRc_limit = 629 
RTWc_limit = 215 
CCDLc_limit = 7680 
rwq = 0 
CCDLc_limit_alone = 7610 
WTRc_limit_alone = 567 
RTWc_limit_alone = 207 

Commands details: 
total_CMD = 588197 
n_nop = 576042 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8152 
n_act = 410 
n_pre = 394 
n_ref = 0 
n_req = 6436 
total_req = 11544 

Dual Bus Interface Util: 
issued_total_row = 804 
issued_total_col = 11544 
Row_Bus_Util =  0.001367 
CoL_Bus_Util = 0.019626 
Either_Row_CoL_Bus_Util = 0.020665 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.015878 
queue_avg = 0.274933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.274933
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=576057 n_act=412 n_pre=396 n_ref_event=0 n_req=6412 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8108 bw_util=0.01955
n_activity=34437 dram_eff=0.3339
bk0: 192a 586288i bk1: 192a 586537i bk2: 192a 586356i bk3: 192a 586336i bk4: 248a 585694i bk5: 248a 585628i bk6: 256a 585777i bk7: 256a 585517i bk8: 232a 585858i bk9: 232a 586004i bk10: 192a 586574i bk11: 192a 586311i bk12: 192a 586587i bk13: 192a 586534i bk14: 192a 586500i bk15: 192a 586443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935745
Row_Buffer_Locality_read = 0.926297
Row_Buffer_Locality_write = 0.946358
Bank_Level_Parallism = 1.509596
Bank_Level_Parallism_Col = 1.515855
Bank_Level_Parallism_Ready = 1.468956
write_to_read_ratio_blp_rw_average = 0.731350
GrpLevelPara = 1.313305 

BW Util details:
bwutil = 0.019551 
total_CMD = 588197 
util_bw = 11500 
Wasted_Col = 10668 
Wasted_Row = 3415 
Idle = 562614 

BW Util Bottlenecks: 
RCDc_limit = 2032 
RCDWRc_limit = 1367 
WTRc_limit = 629 
RTWc_limit = 181 
CCDLc_limit = 7731 
rwq = 0 
CCDLc_limit_alone = 7620 
WTRc_limit_alone = 528 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 588197 
n_nop = 576057 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8108 
n_act = 412 
n_pre = 396 
n_ref = 0 
n_req = 6412 
total_req = 11500 

Dual Bus Interface Util: 
issued_total_row = 808 
issued_total_col = 11500 
Row_Bus_Util =  0.001374 
CoL_Bus_Util = 0.019551 
Either_Row_CoL_Bus_Util = 0.020639 
Issued_on_Two_Bus_Simul_Util = 0.000286 
issued_two_Eff = 0.013839 
queue_avg = 0.260754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.260754
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=576062 n_act=411 n_pre=395 n_ref_event=0 n_req=6412 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8109 bw_util=0.01955
n_activity=34447 dram_eff=0.3339
bk0: 192a 586275i bk1: 192a 586767i bk2: 192a 586433i bk3: 192a 586176i bk4: 248a 585975i bk5: 248a 585860i bk6: 256a 585549i bk7: 256a 585554i bk8: 232a 585992i bk9: 232a 585915i bk10: 192a 586655i bk11: 192a 586449i bk12: 192a 586473i bk13: 192a 586519i bk14: 192a 586644i bk15: 192a 586456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935901
Row_Buffer_Locality_read = 0.927476
Row_Buffer_Locality_write = 0.945364
Bank_Level_Parallism = 1.481864
Bank_Level_Parallism_Col = 1.487802
Bank_Level_Parallism_Ready = 1.421007
write_to_read_ratio_blp_rw_average = 0.730956
GrpLevelPara = 1.318723 

BW Util details:
bwutil = 0.019553 
total_CMD = 588197 
util_bw = 11501 
Wasted_Col = 10553 
Wasted_Row = 3503 
Idle = 562640 

BW Util Bottlenecks: 
RCDc_limit = 2003 
RCDWRc_limit = 1375 
WTRc_limit = 569 
RTWc_limit = 130 
CCDLc_limit = 7535 
rwq = 0 
CCDLc_limit_alone = 7465 
WTRc_limit_alone = 509 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 588197 
n_nop = 576062 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8109 
n_act = 411 
n_pre = 395 
n_ref = 0 
n_req = 6412 
total_req = 11501 

Dual Bus Interface Util: 
issued_total_row = 806 
issued_total_col = 11501 
Row_Bus_Util =  0.001370 
CoL_Bus_Util = 0.019553 
Either_Row_CoL_Bus_Util = 0.020631 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.014174 
queue_avg = 0.252815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.252815
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=576064 n_act=402 n_pre=386 n_ref_event=0 n_req=6412 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8110 bw_util=0.01955
n_activity=34022 dram_eff=0.3381
bk0: 192a 586485i bk1: 192a 586714i bk2: 192a 586349i bk3: 192a 586224i bk4: 248a 585723i bk5: 248a 585746i bk6: 256a 585768i bk7: 256a 585562i bk8: 232a 585872i bk9: 232a 586038i bk10: 192a 586707i bk11: 192a 586517i bk12: 192a 586281i bk13: 192a 586596i bk14: 192a 586759i bk15: 192a 586543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937305
Row_Buffer_Locality_read = 0.929245
Row_Buffer_Locality_write = 0.946358
Bank_Level_Parallism = 1.495238
Bank_Level_Parallism_Col = 1.499164
Bank_Level_Parallism_Ready = 1.408625
write_to_read_ratio_blp_rw_average = 0.731353
GrpLevelPara = 1.330392 

BW Util details:
bwutil = 0.019555 
total_CMD = 588197 
util_bw = 11502 
Wasted_Col = 10313 
Wasted_Row = 3385 
Idle = 562997 

BW Util Bottlenecks: 
RCDc_limit = 1929 
RCDWRc_limit = 1362 
WTRc_limit = 587 
RTWc_limit = 146 
CCDLc_limit = 7367 
rwq = 0 
CCDLc_limit_alone = 7284 
WTRc_limit_alone = 519 
RTWc_limit_alone = 131 

Commands details: 
total_CMD = 588197 
n_nop = 576064 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8110 
n_act = 402 
n_pre = 386 
n_ref = 0 
n_req = 6412 
total_req = 11502 

Dual Bus Interface Util: 
issued_total_row = 788 
issued_total_col = 11502 
Row_Bus_Util =  0.001340 
CoL_Bus_Util = 0.019555 
Either_Row_CoL_Bus_Util = 0.020627 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.012940 
queue_avg = 0.238565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.238565
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=576041 n_act=417 n_pre=401 n_ref_event=0 n_req=6414 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8117 bw_util=0.01957
n_activity=34085 dram_eff=0.3377
bk0: 192a 586531i bk1: 192a 586711i bk2: 192a 586444i bk3: 192a 586278i bk4: 248a 585571i bk5: 248a 585692i bk6: 256a 585387i bk7: 256a 585392i bk8: 232a 585778i bk9: 232a 585991i bk10: 192a 586493i bk11: 192a 586445i bk12: 192a 586411i bk13: 192a 586561i bk14: 192a 586689i bk15: 192a 586612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934986
Row_Buffer_Locality_read = 0.926592
Row_Buffer_Locality_write = 0.944408
Bank_Level_Parallism = 1.522134
Bank_Level_Parallism_Col = 1.517863
Bank_Level_Parallism_Ready = 1.443913
write_to_read_ratio_blp_rw_average = 0.727139
GrpLevelPara = 1.340202 

BW Util details:
bwutil = 0.019567 
total_CMD = 588197 
util_bw = 11509 
Wasted_Col = 10467 
Wasted_Row = 3370 
Idle = 562851 

BW Util Bottlenecks: 
RCDc_limit = 2038 
RCDWRc_limit = 1385 
WTRc_limit = 680 
RTWc_limit = 110 
CCDLc_limit = 7461 
rwq = 0 
CCDLc_limit_alone = 7399 
WTRc_limit_alone = 632 
RTWc_limit_alone = 96 

Commands details: 
total_CMD = 588197 
n_nop = 576041 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8117 
n_act = 417 
n_pre = 401 
n_ref = 0 
n_req = 6414 
total_req = 11509 

Dual Bus Interface Util: 
issued_total_row = 818 
issued_total_col = 11509 
Row_Bus_Util =  0.001391 
CoL_Bus_Util = 0.019567 
Either_Row_CoL_Bus_Util = 0.020667 
Issued_on_Two_Bus_Simul_Util = 0.000291 
issued_two_Eff = 0.014067 
queue_avg = 0.306073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.306073
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588197 n_nop=576084 n_act=403 n_pre=387 n_ref_event=0 n_req=6415 n_rd=3392 n_rd_L2_A=0 n_write=0 n_wr_bk=8112 bw_util=0.01956
n_activity=33667 dram_eff=0.3417
bk0: 192a 586562i bk1: 192a 586652i bk2: 192a 586490i bk3: 192a 586343i bk4: 248a 585591i bk5: 248a 585794i bk6: 256a 585671i bk7: 256a 585631i bk8: 232a 586008i bk9: 232a 585995i bk10: 192a 586359i bk11: 192a 586415i bk12: 192a 586407i bk13: 192a 586494i bk14: 192a 586700i bk15: 192a 586634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937178
Row_Buffer_Locality_read = 0.928950
Row_Buffer_Locality_write = 0.946411
Bank_Level_Parallism = 1.514172
Bank_Level_Parallism_Col = 1.511995
Bank_Level_Parallism_Ready = 1.427069
write_to_read_ratio_blp_rw_average = 0.732811
GrpLevelPara = 1.330554 

BW Util details:
bwutil = 0.019558 
total_CMD = 588197 
util_bw = 11504 
Wasted_Col = 10231 
Wasted_Row = 3243 
Idle = 563219 

BW Util Bottlenecks: 
RCDc_limit = 1959 
RCDWRc_limit = 1304 
WTRc_limit = 553 
RTWc_limit = 158 
CCDLc_limit = 7392 
rwq = 0 
CCDLc_limit_alone = 7297 
WTRc_limit_alone = 469 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 588197 
n_nop = 576084 
Read = 3392 
Write = 0 
L2_Alloc = 0 
L2_WB = 8112 
n_act = 403 
n_pre = 387 
n_ref = 0 
n_req = 6415 
total_req = 11504 

Dual Bus Interface Util: 
issued_total_row = 790 
issued_total_col = 11504 
Row_Bus_Util =  0.001343 
CoL_Bus_Util = 0.019558 
Either_Row_CoL_Bus_Util = 0.020593 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.014943 
queue_avg = 0.279046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.279046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64157, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64186, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 251261, Miss = 103139, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64130, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 466721, Miss = 204584, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64254, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 127
L2_cache_bank[6]: Access = 466591, Miss = 204586, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64399, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 144
L2_cache_bank[8]: Access = 466732, Miss = 204585, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64462, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 98
L2_cache_bank[10]: Access = 495193, Miss = 204586, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64379, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 115
L2_cache_bank[12]: Access = 466829, Miss = 204586, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64417, Miss = 1696, Miss_rate = 0.026, Pending_hits = 1, Reservation_fails = 148
L2_cache_bank[14]: Access = 466916, Miss = 204588, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64567, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 105
L2_cache_bank[16]: Access = 466686, Miss = 204587, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64576, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 121
L2_cache_bank[18]: Access = 466615, Miss = 204586, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64368, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 52
L2_cache_bank[20]: Access = 80341, Miss = 3416, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64025, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64410, Miss = 1828, Miss_rate = 0.028, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 63792, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64396, Miss = 1827, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 63652, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64439, Miss = 1826, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 63589, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64481, Miss = 1826, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 63674, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64434, Miss = 1819, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 63565, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64422, Miss = 1818, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 63550, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64454, Miss = 1819, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 63649, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64304, Miss = 1821, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 63580, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64230, Miss = 1818, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 63652, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 64321, Miss = 1828, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 63703, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64454, Miss = 1830, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 63382, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64684, Miss = 1833, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 63361, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64826, Miss = 1832, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 63398, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 64968, Miss = 1830, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 63378, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64967, Miss = 1832, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 63506, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64521, Miss = 1730, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 63445, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64312, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 63458, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64383, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 63588, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64250, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 63628, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64330, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 37
L2_cache_bank[61]: Access = 63772, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64145, Miss = 1696, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 63925, Miss = 1696, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7554783
L2_total_cache_misses = 1836808
L2_total_cache_miss_rate = 0.2431
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 947
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 479328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81378
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 60708
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5177937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1728216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 587835
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 60708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6906240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 947
L2_cache_data_port_util = 0.137
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=7554783
icnt_total_pkts_simt_to_mem=7509252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7509252
Req_Network_cycles = 783341
Req_Network_injected_packets_per_cycle =       9.5862 
Req_Network_conflicts_per_cycle =      54.8755
Req_Network_conflicts_per_cycle_util =      55.3697
Req_Bank_Level_Parallism =       9.6725
Req_Network_in_buffer_full_per_cycle =      57.4225
Req_Network_in_buffer_avg_util =     376.3274
Req_Network_out_buffer_full_per_cycle =       0.1919
Req_Network_out_buffer_avg_util =      12.7026

Reply_Network_injected_packets_num = 7554783
Reply_Network_cycles = 783341
Reply_Network_injected_packets_per_cycle =        9.6443
Reply_Network_conflicts_per_cycle =        4.8813
Reply_Network_conflicts_per_cycle_util =       4.9308
Reply_Bank_Level_Parallism =       9.7421
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1420
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1206
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 27 sec (5607 sec)
gpgpu_simulation_rate = 43627 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 8143884x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
