INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/HWLAB/Lab01/Lab01.srcs/sources_1/new/Lab01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [C:/Users/USER/Desktop/HWLAB/Lab01/Lab01.srcs/sources_1/new/Lab01.v:25]
INFO: [VRFC 10-311] analyzing module fullAdder2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [C:/Users/USER/Desktop/HWLAB/Lab01/Lab01.srcs/sources_1/new/Lab01.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/HWLAB/Lab01/Lab01.srcs/sim_1/new/tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tester
