

================================================================
== Vivado HLS Report for 'process_udp_512_2150'
================================================================
* Date:           Mon Mar  1 13:04:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.641|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     631|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        -|      -|    1296|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1296|     757|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln69_fu_316_p2                |     +    |      0|  0|  23|           1|          16|
    |and_ln414_8_fu_292_p2             |    and   |      0|  0|  64|          64|          64|
    |and_ln414_9_fu_298_p2             |    and   |      0|  0|  64|          64|          64|
    |and_ln414_fu_280_p2               |    and   |      0|  0|  64|          64|          64|
    |and_ln79_fu_335_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_111                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_124                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_229                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state3    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op6           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op67          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln414_fu_220_p2              |   icmp   |      0|  0|  20|          26|           1|
    |tmp_valid_fu_397_p2               |   icmp   |      0|  0|  13|          16|          13|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |or_ln75_fu_323_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln79_fu_437_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_Result_s_fu_304_p2              |    or    |      0|  0|  64|          64|          64|
    |select_ln414_11_fu_256_p3         |  select  |      0|  0|  64|           1|          64|
    |select_ln414_12_fu_264_p3         |  select  |      0|  0|  79|           1|          65|
    |select_ln414_13_fu_272_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln414_fu_238_p3            |  select  |      0|  0|  64|           1|          64|
    |select_ln79_fu_341_p3             |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln414_fu_286_p2               |    xor   |      0|  0|  64|           2|          64|
    |xor_ln79_fu_329_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 631|         321|         562|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_6_flag_1_phi_fu_168_p6      |  15|          3|    1|          3|
    |ap_phi_mux_phi_ln75_phi_fu_147_p4                  |  15|          3|   16|         48|
    |ap_phi_mux_write_flag_1_i_i_phi_fu_156_p4          |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_metaWritten_6_flag_1_reg_164  |   9|          2|    1|          2|
    |rx_ip2udpFifo_V_data_blk_n                         |   9|          2|    1|          2|
    |rx_ip2udpFifo_V_keep_blk_n                         |   9|          2|    1|          2|
    |rx_ip2udpFifo_V_last_blk_n                         |   9|          2|    1|          2|
    |rx_udp2shiftFifo_V_d_blk_n                         |   9|          2|    1|          2|
    |rx_udp2shiftFifo_V_k_blk_n                         |   9|          2|    1|          2|
    |rx_udp2shiftFifo_V_l_blk_n                         |   9|          2|    1|          2|
    |rx_udpMetaFifo_V_blk_n                             |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 126|         27|   27|         72|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                          |    1|   0|    1|          0|
    |ap_done_reg                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_metaWritten_6_flag_1_reg_164  |    1|   0|    1|          0|
    |metaWritten_2                                      |    1|   0|    1|          0|
    |metaWritten_2_load_reg_491                         |    1|   0|    1|          0|
    |or_ln75_reg_482                                    |    1|   0|    1|          0|
    |or_ln75_reg_482_pp0_iter1_reg                      |    1|   0|    1|          0|
    |p_Result_128_1_i_i_2_reg_525                       |    8|   0|    8|          0|
    |p_Result_128_1_i_i_reg_500                         |    8|   0|    8|          0|
    |p_Result_128_i_i1_reg_520                          |    8|   0|    8|          0|
    |p_Result_128_i_i9_s_reg_495                        |    8|   0|    8|          0|
    |p_Result_128_i_i_reg_510                           |    8|   0|    8|          0|
    |pu_header_header_V                                 |   64|   0|   64|          0|
    |pu_header_idx                                      |   16|   0|   16|          0|
    |pu_header_ready                                    |    1|   0|    1|          0|
    |tmp_data_V_reg_463                                 |  512|   0|  512|          0|
    |tmp_data_V_reg_463_pp0_iter1_reg                   |  512|   0|  512|          0|
    |tmp_keep_V_reg_468                                 |   64|   0|   64|          0|
    |tmp_keep_V_reg_468_pp0_iter1_reg                   |   64|   0|   64|          0|
    |tmp_last_V_reg_473                                 |    1|   0|    1|          0|
    |tmp_last_V_reg_473_pp0_iter1_reg                   |    1|   0|    1|          0|
    |tmp_reg_459                                        |    1|   0|    1|          0|
    |tmp_reg_459_pp0_iter1_reg                          |    1|   0|    1|          0|
    |tmp_valid_reg_505                                  |    1|   0|    1|          0|
    |trunc_ln647_reg_515                                |    8|   0|    8|          0|
    |xor_ln79_reg_486                                   |    1|   0|    1|          0|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              | 1296|   0| 1296|          0|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|rx_ip2udpFifo_V_data_dout     |  in |  512|   ap_fifo  | rx_ip2udpFifo_V_data |    pointer   |
|rx_ip2udpFifo_V_data_empty_n  |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_data |    pointer   |
|rx_ip2udpFifo_V_data_read     | out |    1|   ap_fifo  | rx_ip2udpFifo_V_data |    pointer   |
|rx_ip2udpFifo_V_keep_dout     |  in |   64|   ap_fifo  | rx_ip2udpFifo_V_keep |    pointer   |
|rx_ip2udpFifo_V_keep_empty_n  |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_keep |    pointer   |
|rx_ip2udpFifo_V_keep_read     | out |    1|   ap_fifo  | rx_ip2udpFifo_V_keep |    pointer   |
|rx_ip2udpFifo_V_last_dout     |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_last |    pointer   |
|rx_ip2udpFifo_V_last_empty_n  |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_last |    pointer   |
|rx_ip2udpFifo_V_last_read     | out |    1|   ap_fifo  | rx_ip2udpFifo_V_last |    pointer   |
|rx_udp2shiftFifo_V_d_din      | out |  512|   ap_fifo  | rx_udp2shiftFifo_V_d |    pointer   |
|rx_udp2shiftFifo_V_d_full_n   |  in |    1|   ap_fifo  | rx_udp2shiftFifo_V_d |    pointer   |
|rx_udp2shiftFifo_V_d_write    | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_d |    pointer   |
|rx_udp2shiftFifo_V_k_din      | out |   64|   ap_fifo  | rx_udp2shiftFifo_V_k |    pointer   |
|rx_udp2shiftFifo_V_k_full_n   |  in |    1|   ap_fifo  | rx_udp2shiftFifo_V_k |    pointer   |
|rx_udp2shiftFifo_V_k_write    | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_k |    pointer   |
|rx_udp2shiftFifo_V_l_din      | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_l |    pointer   |
|rx_udp2shiftFifo_V_l_full_n   |  in |    1|   ap_fifo  | rx_udp2shiftFifo_V_l |    pointer   |
|rx_udp2shiftFifo_V_l_write    | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_l |    pointer   |
|rx_udpMetaFifo_V_din          | out |   49|   ap_fifo  |   rx_udpMetaFifo_V   |    pointer   |
|rx_udpMetaFifo_V_full_n       |  in |    1|   ap_fifo  |   rx_udpMetaFifo_V   |    pointer   |
|rx_udpMetaFifo_V_write        | out |    1|   ap_fifo  |   rx_udpMetaFifo_V   |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:48]   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %"process_udp<512>2150.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:48]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_ip2udpFifo_V_data, i64* @rx_ip2udpFifo_V_keep, i1* @rx_ip2udpFifo_V_last)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:50]   --->   Operation 6 'read' 'empty' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:50]   --->   Operation 7 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:50]   --->   Operation 8 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:50]   --->   Operation 9 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pu_header_ready_load = load i1* @pu_header_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 10 'load' 'pu_header_ready_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pu_header_idx_load = load i16* @pu_header_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 11 'load' 'pu_header_idx_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br i1 %pu_header_ready_load, label %parseWord.exit.i, label %1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:57->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 12 'br' <Predicate = (tmp)> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %tmp_data_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 13 'trunc' 'tmp_V' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @pu_header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 14 'load' 'p_Val2_s' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_38 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %pu_header_idx_load, i3 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 15 'bitconcatenate' 'tmp_38' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i19 %tmp_38 to i26" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 16 'zext' 'zext_ln414' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.08ns)   --->   "%icmp_ln414 = icmp ne i26 %zext_ln414, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 17 'icmp' 'icmp_ln414' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%trunc_ln414 = trunc i512 %tmp_data_V to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 18 'trunc' 'trunc_ln414' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%st3 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %trunc_ln414, i63 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 19 'bitconcatenate' 'st3' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%select_ln414 = select i1 %icmp_ln414, i64 %st3, i64 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 20 'select' 'select_ln414' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%tmp_39 = call i64 @llvm.part.select.i64(i64 %select_ln414, i32 63, i32 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 21 'partselect' 'tmp_39' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%select_ln414_11 = select i1 %icmp_ln414, i64 %tmp_39, i64 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 22 'select' 'select_ln414_11' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_12 = select i1 %icmp_ln414, i64 -9223372036854775808, i64 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 23 'select' 'select_ln414_12' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_13 = select i1 %icmp_ln414, i64 1, i64 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 24 'select' 'select_ln414_13' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln414 = and i64 %select_ln414_12, %select_ln414_13" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 25 'and' 'and_ln414' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i64 %and_ln414, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 26 'xor' 'xor_ln414' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_8 = and i64 %p_Val2_s, %xor_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 27 'and' 'and_ln414_8' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns) (out node of the LUT)   --->   "%and_ln414_9 = and i64 %select_ln414_11, %and_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 28 'and' 'and_ln414_9' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_Result_s = or i64 %and_ln414_8, %and_ln414_9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 29 'or' 'p_Result_s' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i64 %p_Result_s, i64* @pu_header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:62->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 30 'store' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.85ns)   --->   "%add_ln69 = add i16 1, %pu_header_idx_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:69->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 31 'add' 'add_ln69' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.65ns)   --->   "br label %parseWord.exit.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:75->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 32 'br' <Predicate = (tmp & !pu_header_ready_load)> <Delay = 0.65>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_ln75 = phi i16 [ %pu_header_idx_load, %0 ], [ %add_ln69, %1 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:75->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 33 'phi' 'phi_ln75' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%write_flag_1_i_i = phi i1 [ false, %0 ], [ true, %1 ]"   --->   Operation 34 'phi' 'write_flag_1_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln75 = or i1 %pu_header_ready_load, %write_flag_1_i_i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:75->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 35 'or' 'or_ln75' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "br i1 %or_ln75, label %2, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:64]   --->   Operation 36 'br' <Predicate = (tmp)> <Delay = 0.65>
ST_1 : Operation 37 [1/1] (0.28ns)   --->   "%xor_ln79 = xor i1 %tmp_last_V, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:79]   --->   Operation 37 'xor' 'xor_ln79' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%and_ln79 = and i1 %or_ln75, %xor_ln79" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:79]   --->   Operation 38 'and' 'and_ln79' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln79 = select i1 %tmp_last_V, i16 0, i16 %phi_ln75" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:79]   --->   Operation 39 'select' 'select_ln79' <Predicate = (tmp)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %select_ln79, i16* @pu_header_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 40 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i1 %and_ln79, i1* @pu_header_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 41 'store' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%metaWritten_2_load = load i1* @metaWritten_2, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:59]   --->   Operation 42 'load' 'metaWritten_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_21 = load i64* @pu_header_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:99->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:67]   --->   Operation 43 'load' 'p_Val2_21' <Predicate = (tmp & or_ln75)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_128_i_i9_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_21, i32 24, i32 31)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:99->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:67]   --->   Operation 44 'partselect' 'p_Result_128_i_i9_s' <Predicate = (tmp & or_ln75)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_128_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_21, i32 16, i32 23)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:99->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:67]   --->   Operation 45 'partselect' 'p_Result_128_1_i_i' <Predicate = (tmp & or_ln75)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%dstPort_V = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i_i, i8 %p_Result_128_i_i9_s)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:99->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:67]   --->   Operation 46 'bitconcatenate' 'dstPort_V' <Predicate = (tmp & or_ln75)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.10ns)   --->   "%tmp_valid = icmp eq i16 %dstPort_V, 4791" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:68]   --->   Operation 47 'icmp' 'tmp_valid' <Predicate = (tmp & or_ln75)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.65ns)   --->   "br i1 %metaWritten_2_load, label %._crit_edge3.i, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:72]   --->   Operation 48 'br' <Predicate = (tmp & or_ln75)> <Delay = 0.65>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_128_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_21, i32 8, i32 15)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:91->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75]   --->   Operation 49 'partselect' 'p_Result_128_i_i' <Predicate = (tmp & or_ln75 & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %p_Val2_21 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:91->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75]   --->   Operation 50 'trunc' 'trunc_ln647' <Predicate = (tmp & or_ln75 & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_128_i_i1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_21, i32 40, i32 47)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:107->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75]   --->   Operation 51 'partselect' 'p_Result_128_i_i1' <Predicate = (tmp & or_ln75 & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_128_1_i_i_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_21, i32 32, i32 39)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:107->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75]   --->   Operation 52 'partselect' 'p_Result_128_1_i_i_2' <Predicate = (tmp & or_ln75 & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.65ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:77]   --->   Operation 53 'br' <Predicate = (tmp & or_ln75 & !metaWritten_2_load)> <Delay = 0.65>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%metaWritten_6_flag_1 = phi i1 [ false, %parseWord.exit.i ], [ false, %._crit_edge4.i ], [ true, %4 ]"   --->   Operation 54 'phi' 'metaWritten_6_flag_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln79 = or i1 %tmp_last_V, %metaWritten_6_flag_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:79]   --->   Operation 55 'or' 'or_ln79' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %or_ln79, label %mergeST3.i, label %._crit_edge6.new4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:79]   --->   Operation 56 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store i1 %xor_ln79, i1* @metaWritten_2, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:76]   --->   Operation 57 'store' <Predicate = (tmp & or_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ip2udpFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ip2udpFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ip2udpFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_udp2shiftFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_udp2shiftFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_udp2shiftFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* @rx_udpMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str177) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:42]   --->   Operation 65 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_valid, label %3, label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:68]   --->   Operation 66 'br' <Predicate = (tmp & or_ln75)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_udp2shiftFifo_V_d, i64* @rx_udp2shiftFifo_V_k, i1* @rx_udp2shiftFifo_V_l, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:70]   --->   Operation 67 'write' <Predicate = (tmp & or_ln75 & tmp_valid)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:71]   --->   Operation 68 'br' <Predicate = (tmp & or_ln75 & tmp_valid)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_36 = call i49 @_ssdm_op_BitConcatenate.i49.i1.i8.i8.i8.i8.i8.i8(i1 %tmp_valid, i8 %p_Result_128_1_i_i_2, i8 %p_Result_128_i_i1, i8 %p_Result_128_1_i_i, i8 %p_Result_128_i_i9_s, i8 %trunc_ln647, i8 %p_Result_128_i_i)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75]   --->   Operation 69 'bitconcatenate' 'tmp_36' <Predicate = (tmp & or_ln75 & !metaWritten_2_load)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i49P(i49* @rx_udpMetaFifo_V, i49 %tmp_36)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:75]   --->   Operation 70 'write' <Predicate = (tmp & or_ln75 & !metaWritten_2_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %._crit_edge6.new4.i"   --->   Operation 71 'br' <Predicate = (tmp & or_ln79)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %"process_udp<512>2150.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:84]   --->   Operation 72 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rx_ip2udpFifo_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ip2udpFifo_V_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_ip2udpFifo_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ pu_header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pu_header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pu_header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ metaWritten_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_udp2shiftFifo_V_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2shiftFifo_V_k]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udp2shiftFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_udpMetaFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (nbreadreq     ) [ 0111]
br_ln48              (br            ) [ 0000]
empty                (read          ) [ 0000]
tmp_data_V           (extractvalue  ) [ 0111]
tmp_keep_V           (extractvalue  ) [ 0111]
tmp_last_V           (extractvalue  ) [ 0111]
pu_header_ready_load (load          ) [ 0100]
pu_header_idx_load   (load          ) [ 0000]
br_ln57              (br            ) [ 0000]
tmp_V                (trunc         ) [ 0000]
p_Val2_s             (load          ) [ 0000]
tmp_38               (bitconcatenate) [ 0000]
zext_ln414           (zext          ) [ 0000]
icmp_ln414           (icmp          ) [ 0000]
trunc_ln414          (trunc         ) [ 0000]
st3                  (bitconcatenate) [ 0000]
select_ln414         (select        ) [ 0000]
tmp_39               (partselect    ) [ 0000]
select_ln414_11      (select        ) [ 0000]
select_ln414_12      (select        ) [ 0000]
select_ln414_13      (select        ) [ 0000]
and_ln414            (and           ) [ 0000]
xor_ln414            (xor           ) [ 0000]
and_ln414_8          (and           ) [ 0000]
and_ln414_9          (and           ) [ 0000]
p_Result_s           (or            ) [ 0000]
store_ln62           (store         ) [ 0000]
add_ln69             (add           ) [ 0000]
br_ln75              (br            ) [ 0000]
phi_ln75             (phi           ) [ 0000]
write_flag_1_i_i     (phi           ) [ 0000]
or_ln75              (or            ) [ 0111]
br_ln64              (br            ) [ 0110]
xor_ln79             (xor           ) [ 0110]
and_ln79             (and           ) [ 0000]
select_ln79          (select        ) [ 0000]
store_ln56           (store         ) [ 0000]
store_ln56           (store         ) [ 0000]
metaWritten_2_load   (load          ) [ 0111]
p_Val2_21            (load          ) [ 0000]
p_Result_128_i_i9_s  (partselect    ) [ 0101]
p_Result_128_1_i_i   (partselect    ) [ 0101]
dstPort_V            (bitconcatenate) [ 0000]
tmp_valid            (icmp          ) [ 0101]
br_ln72              (br            ) [ 0000]
p_Result_128_i_i     (partselect    ) [ 0101]
trunc_ln647          (trunc         ) [ 0101]
p_Result_128_i_i1    (partselect    ) [ 0101]
p_Result_128_1_i_i_2 (partselect    ) [ 0101]
br_ln77              (br            ) [ 0000]
metaWritten_6_flag_1 (phi           ) [ 0110]
or_ln79              (or            ) [ 0111]
br_ln79              (br            ) [ 0000]
store_ln76           (store         ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specpipeline_ln42    (specpipeline  ) [ 0000]
br_ln68              (br            ) [ 0000]
write_ln70           (write         ) [ 0000]
br_ln71              (br            ) [ 0000]
tmp_36               (bitconcatenate) [ 0000]
write_ln75           (write         ) [ 0000]
br_ln0               (br            ) [ 0000]
br_ln84              (br            ) [ 0000]
ret_ln0              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rx_ip2udpFifo_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ip2udpFifo_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_ip2udpFifo_V_keep">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ip2udpFifo_V_keep"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_ip2udpFifo_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ip2udpFifo_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pu_header_ready">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_header_ready"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pu_header_idx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_header_idx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pu_header_header_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_header_header_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="metaWritten_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_udp2shiftFifo_V_d">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2shiftFifo_V_d"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_udp2shiftFifo_V_k">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2shiftFifo_V_k"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_udp2shiftFifo_V_l">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udp2shiftFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_udpMetaFifo_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_udpMetaFifo_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i49P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="577" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="0" index="3" bw="1" slack="0"/>
<pin id="119" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln70_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="0" index="4" bw="512" slack="2"/>
<pin id="130" dir="0" index="5" bw="64" slack="2"/>
<pin id="131" dir="0" index="6" bw="1" slack="2"/>
<pin id="132" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln75_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="49" slack="0"/>
<pin id="140" dir="0" index="2" bw="49" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="phi_ln75_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="146" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln75 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_ln75_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="16" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln75/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="write_flag_1_i_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_flag_1_i_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_1_i_i/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="metaWritten_6_flag_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="metaWritten_6_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="metaWritten_6_flag_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="1" slack="0"/>
<pin id="174" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_6_flag_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_data_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="577" slack="0"/>
<pin id="181" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_keep_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="577" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_last_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="577" slack="0"/>
<pin id="189" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="pu_header_ready_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pu_header_ready_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="pu_header_idx_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pu_header_idx_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="512" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_s_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_38_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="19" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln414_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="19" slack="0"/>
<pin id="218" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln414_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="19" slack="0"/>
<pin id="222" dir="0" index="1" bw="19" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln414_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="512" slack="0"/>
<pin id="228" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="st3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st3/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln414_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="64" slack="0"/>
<pin id="242" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_39_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln414_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="64" slack="0"/>
<pin id="260" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_11/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln414_12_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="64" slack="0"/>
<pin id="268" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_12/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln414_13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="64" slack="0"/>
<pin id="276" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_13/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln414_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="xor_ln414_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="and_ln414_8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_8/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln414_9_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_9/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln62_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln69_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln75_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln79_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="and_ln79_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln79_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="0" index="2" bw="16" slack="0"/>
<pin id="345" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln56_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln56_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="metaWritten_2_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_2_load/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Val2_21_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_21/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_128_i_i9_s_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i_i9_s/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_Result_128_1_i_i_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i_i/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="dstPort_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="dstPort_V/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_valid_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_valid/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Result_128_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="0" index="3" bw="5" slack="0"/>
<pin id="408" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i_i/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln647_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Result_128_i_i1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="0" index="2" bw="7" slack="0"/>
<pin id="421" dir="0" index="3" bw="7" slack="0"/>
<pin id="422" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i_i1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_128_1_i_i_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="0"/>
<pin id="430" dir="0" index="2" bw="7" slack="0"/>
<pin id="431" dir="0" index="3" bw="7" slack="0"/>
<pin id="432" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i_i_2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln79_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln76_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_36_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="49" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="1"/>
<pin id="450" dir="0" index="2" bw="8" slack="1"/>
<pin id="451" dir="0" index="3" bw="8" slack="1"/>
<pin id="452" dir="0" index="4" bw="8" slack="1"/>
<pin id="453" dir="0" index="5" bw="8" slack="1"/>
<pin id="454" dir="0" index="6" bw="8" slack="1"/>
<pin id="455" dir="0" index="7" bw="8" slack="1"/>
<pin id="456" dir="1" index="8" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_data_V_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="512" slack="2"/>
<pin id="465" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_keep_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="2"/>
<pin id="470" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_last_V_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="482" class="1005" name="or_ln75_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln75 "/>
</bind>
</comp>

<comp id="486" class="1005" name="xor_ln79_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln79 "/>
</bind>
</comp>

<comp id="491" class="1005" name="metaWritten_2_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_2_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="p_Result_128_i_i9_s_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_128_i_i9_s "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_Result_128_1_i_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_128_1_i_i "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_valid_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_valid "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_Result_128_i_i_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_128_i_i "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln647_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="1"/>
<pin id="517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_Result_128_i_i1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_128_i_i1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_Result_128_1_i_i_2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_128_1_i_i_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="or_ln79_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="142"><net_src comp="100" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="182"><net_src comp="114" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="114" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="114" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="203"><net_src comp="179" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="195" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="179" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="220" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="230" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="200" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="238" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="261"><net_src comp="220" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="246" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="200" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="220" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="220" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="264" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="272" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="204" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="256" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="280" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="50" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="195" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="327"><net_src comp="191" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="156" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="187" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="323" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="187" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="147" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="8" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="335" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="10" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="365" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="379" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="369" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="365" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="365" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="365" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="365" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="441"><net_src comp="168" pin="6"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="12" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="457"><net_src comp="98" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="447" pin="8"/><net_sink comp="137" pin=2"/></net>

<net id="462"><net_src comp="102" pin="5"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="179" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="471"><net_src comp="183" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="476"><net_src comp="187" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="485"><net_src comp="323" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="329" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="494"><net_src comp="361" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="369" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="447" pin=5"/></net>

<net id="503"><net_src comp="379" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="447" pin=4"/></net>

<net id="508"><net_src comp="397" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="513"><net_src comp="403" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="447" pin=7"/></net>

<net id="518"><net_src comp="413" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="447" pin=6"/></net>

<net id="523"><net_src comp="417" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="528"><net_src comp="427" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="533"><net_src comp="437" pin="2"/><net_sink comp="530" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rx_ip2udpFifo_V_data | {}
	Port: rx_ip2udpFifo_V_keep | {}
	Port: rx_ip2udpFifo_V_last | {}
	Port: pu_header_ready | {1 }
	Port: pu_header_idx | {1 }
	Port: pu_header_header_V | {1 }
	Port: metaWritten_2 | {2 }
	Port: rx_udp2shiftFifo_V_d | {3 }
	Port: rx_udp2shiftFifo_V_k | {3 }
	Port: rx_udp2shiftFifo_V_l | {3 }
	Port: rx_udpMetaFifo_V | {3 }
 - Input state : 
	Port: process_udp<512>2150 : rx_ip2udpFifo_V_data | {1 }
	Port: process_udp<512>2150 : rx_ip2udpFifo_V_keep | {1 }
	Port: process_udp<512>2150 : rx_ip2udpFifo_V_last | {1 }
	Port: process_udp<512>2150 : pu_header_ready | {1 }
	Port: process_udp<512>2150 : pu_header_idx | {1 }
	Port: process_udp<512>2150 : pu_header_header_V | {1 2 }
	Port: process_udp<512>2150 : metaWritten_2 | {2 }
	Port: process_udp<512>2150 : rx_udp2shiftFifo_V_d | {}
	Port: process_udp<512>2150 : rx_udp2shiftFifo_V_k | {}
	Port: process_udp<512>2150 : rx_udp2shiftFifo_V_l | {}
	Port: process_udp<512>2150 : rx_udpMetaFifo_V | {}
  - Chain level:
	State 1
		br_ln57 : 1
		tmp_V : 1
		tmp_38 : 1
		zext_ln414 : 2
		icmp_ln414 : 3
		trunc_ln414 : 1
		st3 : 2
		select_ln414 : 4
		tmp_39 : 5
		select_ln414_11 : 6
		select_ln414_12 : 4
		select_ln414_13 : 4
		and_ln414 : 5
		xor_ln414 : 5
		and_ln414_8 : 5
		and_ln414_9 : 7
		p_Result_s : 5
		store_ln62 : 5
		add_ln69 : 1
		phi_ln75 : 2
		write_flag_1_i_i : 2
		or_ln75 : 3
		br_ln64 : 3
		xor_ln79 : 1
		and_ln79 : 3
		select_ln79 : 3
		store_ln56 : 4
		store_ln56 : 3
	State 2
		p_Result_128_i_i9_s : 1
		p_Result_128_1_i_i : 1
		dstPort_V : 2
		tmp_valid : 3
		br_ln72 : 1
		p_Result_128_i_i : 1
		trunc_ln647 : 1
		p_Result_128_i_i1 : 1
		p_Result_128_1_i_i_2 : 1
		metaWritten_6_flag_1 : 2
		or_ln79 : 3
		br_ln79 : 3
	State 3
		write_ln75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |     select_ln414_fu_238     |    0    |    64   |
|          |    select_ln414_11_fu_256   |    0    |    64   |
|  select  |    select_ln414_12_fu_264   |    0    |    64   |
|          |    select_ln414_13_fu_272   |    0    |    64   |
|          |      select_ln79_fu_341     |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |       and_ln414_fu_280      |    0    |    64   |
|    and   |      and_ln414_8_fu_292     |    0    |    64   |
|          |      and_ln414_9_fu_298     |    0    |    64   |
|          |       and_ln79_fu_335       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_304      |    0    |    64   |
|    or    |        or_ln75_fu_323       |    0    |    2    |
|          |        or_ln79_fu_437       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln414_fu_286      |    0    |    64   |
|          |       xor_ln79_fu_329       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln414_fu_220      |    0    |    20   |
|          |       tmp_valid_fu_397      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln69_fu_316       |    0    |    23   |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_102    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |      empty_read_fu_114      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln70_write_fu_124   |    0    |    0    |
|          |   write_ln75_write_fu_137   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_data_V_fu_179      |    0    |    0    |
|extractvalue|      tmp_keep_V_fu_183      |    0    |    0    |
|          |      tmp_last_V_fu_187      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_200        |    0    |    0    |
|   trunc  |      trunc_ln414_fu_226     |    0    |    0    |
|          |      trunc_ln647_fu_413     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_38_fu_208        |    0    |    0    |
|bitconcatenate|          st3_fu_230         |    0    |    0    |
|          |       dstPort_V_fu_389      |    0    |    0    |
|          |        tmp_36_fu_447        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln414_fu_216      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_39_fu_246        |    0    |    0    |
|          |  p_Result_128_i_i9_s_fu_369 |    0    |    0    |
|partselect|  p_Result_128_1_i_i_fu_379  |    0    |    0    |
|          |   p_Result_128_i_i_fu_403   |    0    |    0    |
|          |   p_Result_128_i_i1_fu_417  |    0    |    0    |
|          | p_Result_128_1_i_i_2_fu_427 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   656   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| metaWritten_2_load_reg_491 |    1   |
|metaWritten_6_flag_1_reg_164|    1   |
|       or_ln75_reg_482      |    1   |
|       or_ln79_reg_530      |    1   |
|p_Result_128_1_i_i_2_reg_525|    8   |
| p_Result_128_1_i_i_reg_500 |    8   |
|  p_Result_128_i_i1_reg_520 |    8   |
| p_Result_128_i_i9_s_reg_495|    8   |
|  p_Result_128_i_i_reg_510  |    8   |
|      phi_ln75_reg_144      |   16   |
|     tmp_data_V_reg_463     |   512  |
|     tmp_keep_V_reg_468     |   64   |
|     tmp_last_V_reg_473     |    1   |
|         tmp_reg_459        |    1   |
|      tmp_valid_reg_505     |    1   |
|     trunc_ln647_reg_515    |    8   |
|  write_flag_1_i_i_reg_153  |    1   |
|      xor_ln79_reg_486      |    1   |
+----------------------------+--------+
|            Total           |   649  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   656  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   649  |    -   |
+-----------+--------+--------+
|   Total   |   649  |   656  |
+-----------+--------+--------+
