Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e75a43b9faab4858bae1cf938f26b1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 3 into 'S1DOR' is out of bounds [D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab9/lab9.srcs/sources_1/new/FSM_wtf.v:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
