# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl" --include "../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../../../source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../../../source/axi4_lite_register_module/rtl/axi4_lite_register_module.v" \
"../../../../../../source/perceptron/rtl/perceptron.v" \
"../../../../../../source/axi4_lite_final_output/rtl/axi4_lite_final_output.v" \
"../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/hdl/PL_NN_prototype_wrapper.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ipshared/db16/image_loader_module.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_image_loader_module_0_0/sim/design_3_no_cpu_image_loader_module_0_0.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ipshared/c04c/axi4_lite_register_module.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_axi4_lite_register_m_0_0/sim/design_3_no_cpu_axi4_lite_register_m_0_0.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ipshared/08f5/perceptron.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/sim/design_3_no_cpu_perceptron_0_0.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_xbar_0/sim/design_3_no_cpu_xbar_0.v" \
"../../../../9_18.ip_user_files/bd/design_3_no_cpu/sim/design_3_no_cpu.v" \
"../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/hdl/design_3_no_cpu_wrapper.v" \
"../../../../9_18.srcs/sim_1/new/debug_interconnect_tb.v" \
"../../../../../../source/image_loader_module/tb/image_loader_module_tb.v" \
"../../../../../../source/image_loader_module/tb/image_loader_module_tb_dad.v" \
"../../../../../../source/PL_NN/tb/PL_NN_axi_read_write_tb.v" \
"../../../../../../source/PL_NN/tb/PL_NN_tb.v" \
"../../../../../../source/dual_port_AXI_Native_bram/tb/dual_port_AXI_Native_bram_tb.v" \
"../../../../../../source/perceptron/tb/perceptron_tb.v" \
"../../../../../../source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v" \
"../../../../../../source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v" \
"../../../../../../source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v" \
"../../../../9_18.srcs/sim_1/new/design_3_cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
