{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564352531865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564352531871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 18:22:11 2019 " "Processing started: Sun Jul 28 18:22:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564352531871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352531871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiverRaid -c RiverRaid " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiverRaid -c RiverRaid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352531871 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sprites.qip " "Tcl Script File sprites.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sprites.qip " "set_global_assignment -name QIP_FILE sprites.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1564352532093 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1564352532093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564352532573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564352532573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_108.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_108.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_108 " "Found entity 1: pll_108" {  } { { "pll_108.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/pll_108.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352544611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_building.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_building.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_building " "Found entity 1: sprite_building" {  } { { "sprite_building.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_building.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352544619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_player.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_player " "Found entity 1: sprite_player" {  } { { "sprite_player.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_player.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352544625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_plane.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_plane.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_plane " "Found entity 1: sprite_plane" {  } { { "sprite_plane.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_plane.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352544631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_helicopter.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_helicopter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_helicopter " "Found entity 1: sprite_helicopter" {  } { { "sprite_helicopter.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_helicopter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352544637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_fuel.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_fuel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_fuel " "Found entity 1: sprite_fuel" {  } { { "sprite_fuel.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_fuel.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352544643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_ship.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_ship.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ship " "Found entity 1: sprite_ship" {  } { { "sprite_ship.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_ship.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352544655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riverraid.v(155) " "Verilog HDL information at riverraid.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564352544861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riverraid.v(206) " "Verilog HDL information at riverraid.v(206): always construct contains both blocking and non-blocking assignments" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564352544862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "riverraid.v 6 6 " "Using design file riverraid.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_sprites " "Found entity 1: draw_sprites" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544871 ""} { "Info" "ISGN_ENTITY_NAME" "2 draw_player " "Found entity 2: draw_player" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544871 ""} { "Info" "ISGN_ENTITY_NAME" "3 draw_missile " "Found entity 3: draw_missile" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544871 ""} { "Info" "ISGN_ENTITY_NAME" "4 play " "Found entity 4: play" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544871 ""} { "Info" "ISGN_ENTITY_NAME" "5 init " "Found entity 5: init" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544871 ""} { "Info" "ISGN_ENTITY_NAME" "6 RiverRaid " "Found entity 6: RiverRaid" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352544871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564352544871 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(301) " "Verilog HDL Instantiation warning at riverraid.v(301): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 301 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544874 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(309) " "Verilog HDL Instantiation warning at riverraid.v(309): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 309 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544875 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(317) " "Verilog HDL Instantiation warning at riverraid.v(317): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 317 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544875 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(739) " "Verilog HDL Instantiation warning at riverraid.v(739): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 739 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544881 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(762) " "Verilog HDL Instantiation warning at riverraid.v(762): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 762 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(768) " "Verilog HDL Instantiation warning at riverraid.v(768): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 768 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(774) " "Verilog HDL Instantiation warning at riverraid.v(774): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 774 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(780) " "Verilog HDL Instantiation warning at riverraid.v(780): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 780 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(787) " "Verilog HDL Instantiation warning at riverraid.v(787): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 787 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(793) " "Verilog HDL Instantiation warning at riverraid.v(793): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 793 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(799) " "Verilog HDL Instantiation warning at riverraid.v(799): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 799 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(813) " "Verilog HDL Instantiation warning at riverraid.v(813): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 813 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "riverraid.v(823) " "Verilog HDL Instantiation warning at riverraid.v(823): instance has no name" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 823 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1564352544882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RiverRaid " "Elaborating entity \"RiverRaid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564352544886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(723) " "Verilog HDL assignment warning at riverraid.v(723): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352544904 "|RiverRaid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(853) " "Verilog HDL assignment warning at riverraid.v(853): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352544904 "|RiverRaid"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game.missile_box.die_step 0 riverraid.v(710) " "Net \"game.missile_box.die_step\" at riverraid.v(710) has no driver or initial value, using a default initial value '0'" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 710 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564352544904 "|RiverRaid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_108 pll_108:comb_101 " "Elaborating entity \"pll_108\" for hierarchy \"pll_108:comb_101\"" {  } { { "riverraid.v" "comb_101" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352544914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_108:comb_101\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_108:comb_101\|altpll:altpll_component\"" {  } { { "pll_108.v" "altpll_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/pll_108.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352544971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_108:comb_101\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_108:comb_101\|altpll:altpll_component\"" {  } { { "pll_108.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/pll_108.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352544973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_108:comb_101\|altpll:altpll_component " "Instantiated megafunction \"pll_108:comb_101\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_108 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352544973 ""}  } { { "pll_108.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/pll_108.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564352544973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_108_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_108_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_108_altpll " "Found entity 1: pll_108_altpll" {  } { { "db/pll_108_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/db/pll_108_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352545045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_108_altpll pll_108:comb_101\|altpll:altpll_component\|pll_108_altpll:auto_generated " "Elaborating entity \"pll_108_altpll\" for hierarchy \"pll_108:comb_101\|altpll:altpll_component\|pll_108_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_cores/vga/vga_time_generator.v 1 1 " "Using design file ip_cores/vga/vga_time_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "vga_time_generator.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/vga/vga_time_generator.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564352545078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator vga_time_generator:comb_102 " "Elaborating entity \"vga_time_generator\" for hierarchy \"vga_time_generator:comb_102\"" {  } { { "riverraid.v" "comb_102" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(345) " "Verilog HDL assignment warning at vga_time_generator.v(345): truncated value with size 32 to match size of target (12)" {  } { { "vga_time_generator.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/vga/vga_time_generator.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545086 "|RiverRaid|vga_time_generator:comb_102"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_ship sprite_ship:comb_103 " "Elaborating entity \"sprite_ship\" for hierarchy \"sprite_ship:comb_103\"" {  } { { "riverraid.v" "comb_103" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_ship:comb_103\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_ship:comb_103\|altsyncram:altsyncram_component\"" {  } { { "sprite_ship.v" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_ship.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_ship:comb_103\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_ship:comb_103\|altsyncram:altsyncram_component\"" {  } { { "sprite_ship.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_ship.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_ship:comb_103\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_ship:comb_103\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sprite_ship.mif " "Parameter \"init_file\" = \"sprite_ship.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8000 " "Parameter \"numwords_a\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545172 ""}  } { { "sprite_ship.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_ship.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564352545172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qnb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qnb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qnb1 " "Found entity 1: altsyncram_qnb1" {  } { { "db/altsyncram_qnb1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/db/altsyncram_qnb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352545236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qnb1 sprite_ship:comb_103\|altsyncram:altsyncram_component\|altsyncram_qnb1:auto_generated " "Elaborating entity \"altsyncram_qnb1\" for hierarchy \"sprite_ship:comb_103\|altsyncram:altsyncram_component\|altsyncram_qnb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_plane sprite_plane:comb_104 " "Elaborating entity \"sprite_plane\" for hierarchy \"sprite_plane:comb_104\"" {  } { { "riverraid.v" "comb_104" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_plane:comb_104\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_plane:comb_104\|altsyncram:altsyncram_component\"" {  } { { "sprite_plane.v" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_plane.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_plane:comb_104\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_plane:comb_104\|altsyncram:altsyncram_component\"" {  } { { "sprite_plane.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_plane.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_plane:comb_104\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_plane:comb_104\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sprite_plane.mif " "Parameter \"init_file\" = \"sprite_plane.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4000 " "Parameter \"numwords_a\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545279 ""}  } { { "sprite_plane.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_plane.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564352545279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqb1 " "Found entity 1: altsyncram_hqb1" {  } { { "db/altsyncram_hqb1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/db/altsyncram_hqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352545344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqb1 sprite_plane:comb_104\|altsyncram:altsyncram_component\|altsyncram_hqb1:auto_generated " "Elaborating entity \"altsyncram_hqb1\" for hierarchy \"sprite_plane:comb_104\|altsyncram:altsyncram_component\|altsyncram_hqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_helicopter sprite_helicopter:comb_105 " "Elaborating entity \"sprite_helicopter\" for hierarchy \"sprite_helicopter:comb_105\"" {  } { { "riverraid.v" "comb_105" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_helicopter:comb_105\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_helicopter:comb_105\|altsyncram:altsyncram_component\"" {  } { { "sprite_helicopter.v" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_helicopter.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_helicopter:comb_105\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_helicopter:comb_105\|altsyncram:altsyncram_component\"" {  } { { "sprite_helicopter.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_helicopter.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_helicopter:comb_105\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_helicopter:comb_105\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sprite_helicopter.mif " "Parameter \"init_file\" = \"sprite_helicopter.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2000 " "Parameter \"numwords_a\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545384 ""}  } { { "sprite_helicopter.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_helicopter.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564352545384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dbc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dbc1 " "Found entity 1: altsyncram_dbc1" {  } { { "db/altsyncram_dbc1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/db/altsyncram_dbc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352545447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dbc1 sprite_helicopter:comb_105\|altsyncram:altsyncram_component\|altsyncram_dbc1:auto_generated " "Elaborating entity \"altsyncram_dbc1\" for hierarchy \"sprite_helicopter:comb_105\|altsyncram:altsyncram_component\|altsyncram_dbc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_building sprite_building:comb_106 " "Elaborating entity \"sprite_building\" for hierarchy \"sprite_building:comb_106\"" {  } { { "riverraid.v" "comb_106" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_building:comb_106\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_building:comb_106\|altsyncram:altsyncram_component\"" {  } { { "sprite_building.v" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_building.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_building:comb_106\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_building:comb_106\|altsyncram:altsyncram_component\"" {  } { { "sprite_building.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_building.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_building:comb_106\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_building:comb_106\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sprite_building.mif " "Parameter \"init_file\" = \"sprite_building.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8000 " "Parameter \"numwords_a\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545488 ""}  } { { "sprite_building.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_building.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564352545488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4c1 " "Found entity 1: altsyncram_k4c1" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/db/altsyncram_k4c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352545552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4c1 sprite_building:comb_106\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated " "Elaborating entity \"altsyncram_k4c1\" for hierarchy \"sprite_building:comb_106\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fuel sprite_fuel:comb_107 " "Elaborating entity \"sprite_fuel\" for hierarchy \"sprite_fuel:comb_107\"" {  } { { "riverraid.v" "comb_107" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_fuel:comb_107\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_fuel:comb_107\|altsyncram:altsyncram_component\"" {  } { { "sprite_fuel.v" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_fuel.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_fuel:comb_107\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_fuel:comb_107\|altsyncram:altsyncram_component\"" {  } { { "sprite_fuel.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_fuel.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_fuel:comb_107\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_fuel:comb_107\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sprite_fuel.mif " "Parameter \"init_file\" = \"sprite_fuel.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8000 " "Parameter \"numwords_a\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545590 ""}  } { { "sprite_fuel.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_fuel.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564352545590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inb1 " "Found entity 1: altsyncram_inb1" {  } { { "db/altsyncram_inb1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/db/altsyncram_inb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352545655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inb1 sprite_fuel:comb_107\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated " "Elaborating entity \"altsyncram_inb1\" for hierarchy \"sprite_fuel:comb_107\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_player sprite_player:comb_108 " "Elaborating entity \"sprite_player\" for hierarchy \"sprite_player:comb_108\"" {  } { { "riverraid.v" "comb_108" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sprite_player:comb_108\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sprite_player:comb_108\|altsyncram:altsyncram_component\"" {  } { { "sprite_player.v" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_player.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_player:comb_108\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sprite_player:comb_108\|altsyncram:altsyncram_component\"" {  } { { "sprite_player.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_player.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_player:comb_108\|altsyncram:altsyncram_component " "Instantiated megafunction \"sprite_player:comb_108\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sprite_player.mif " "Parameter \"init_file\" = \"sprite_player.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5600 " "Parameter \"numwords_a\" = \"5600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352545699 ""}  } { { "sprite_player.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/sprite_player.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564352545699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mub1 " "Found entity 1: altsyncram_mub1" {  } { { "db/altsyncram_mub1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/db/altsyncram_mub1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352545762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352545762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mub1 sprite_player:comb_108\|altsyncram:altsyncram_component\|altsyncram_mub1:auto_generated " "Elaborating entity \"altsyncram_mub1\" for hierarchy \"sprite_player:comb_108\|altsyncram:altsyncram_component\|altsyncram_mub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "play play:comb_109 " "Elaborating entity \"play\" for hierarchy \"play:comb_109\"" {  } { { "riverraid.v" "comb_109" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(281) " "Verilog HDL assignment warning at riverraid.v(281): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(282) " "Verilog HDL assignment warning at riverraid.v(282): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(283) " "Verilog HDL assignment warning at riverraid.v(283): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riverraid.v(342) " "Verilog HDL assignment warning at riverraid.v(342): truncated value with size 32 to match size of target (16)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 riverraid.v(356) " "Verilog HDL assignment warning at riverraid.v(356): truncated value with size 32 to match size of target (25)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 riverraid.v(370) " "Verilog HDL assignment warning at riverraid.v(370): truncated value with size 32 to match size of target (25)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 riverraid.v(373) " "Verilog HDL assignment warning at riverraid.v(373): truncated value with size 32 to match size of target (25)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(402) " "Verilog HDL assignment warning at riverraid.v(402): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(419) " "Verilog HDL assignment warning at riverraid.v(419): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 riverraid.v(435) " "Verilog HDL assignment warning at riverraid.v(435): truncated value with size 32 to match size of target (25)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riverraid.v(442) " "Verilog HDL assignment warning at riverraid.v(442): truncated value with size 32 to match size of target (16)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(459) " "Verilog HDL assignment warning at riverraid.v(459): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545864 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riverraid.v(460) " "Verilog HDL assignment warning at riverraid.v(460): truncated value with size 32 to match size of target (8)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riverraid.v(475) " "Verilog HDL assignment warning at riverraid.v(475): truncated value with size 32 to match size of target (16)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(476) " "Verilog HDL assignment warning at riverraid.v(476): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(487) " "Verilog HDL assignment warning at riverraid.v(487): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riverraid.v(519) " "Verilog HDL assignment warning at riverraid.v(519): truncated value with size 32 to match size of target (16)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(527) " "Verilog HDL assignment warning at riverraid.v(527): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 riverraid.v(528) " "Verilog HDL assignment warning at riverraid.v(528): truncated value with size 32 to match size of target (12)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 riverraid.v(531) " "Verilog HDL assignment warning at riverraid.v(531): truncated value with size 32 to match size of target (12)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riverraid.v(559) " "Verilog HDL assignment warning at riverraid.v(559): truncated value with size 32 to match size of target (8)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 riverraid.v(575) " "Verilog HDL assignment warning at riverraid.v(575): truncated value with size 32 to match size of target (25)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 riverraid.v(577) " "Verilog HDL assignment warning at riverraid.v(577): truncated value with size 32 to match size of target (25)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 riverraid.v(602) " "Verilog HDL assignment warning at riverraid.v(602): truncated value with size 32 to match size of target (8)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riverraid.v(568) " "Verilog HDL Case Statement information at riverraid.v(568): all case item expressions in this case statement are onehot" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 568 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riverraid.v(326) " "Verilog HDL Case Statement information at riverraid.v(326): all case item expressions in this case statement are onehot" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 326 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564352545865 "|RiverRaid|play:comb_109"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_sprites play:comb_109\|draw_sprites:comb_106 " "Elaborating entity \"draw_sprites\" for hierarchy \"play:comb_109\|draw_sprites:comb_106\"" {  } { { "riverraid.v" "comb_106" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_player play:comb_109\|draw_player:comb_107 " "Elaborating entity \"draw_player\" for hierarchy \"play:comb_109\|draw_player:comb_107\"" {  } { { "riverraid.v" "comb_107" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(195) " "Verilog HDL assignment warning at riverraid.v(195): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545933 "|RiverRaid|play:comb_109|draw_player:comb_107"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(196) " "Verilog HDL assignment warning at riverraid.v(196): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545933 "|RiverRaid|play:comb_109|draw_player:comb_107"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(198) " "Verilog HDL assignment warning at riverraid.v(198): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545933 "|RiverRaid|play:comb_109|draw_player:comb_107"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 riverraid.v(201) " "Verilog HDL assignment warning at riverraid.v(201): truncated value with size 32 to match size of target (11)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545933 "|RiverRaid|play:comb_109|draw_player:comb_107"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_missile play:comb_109\|draw_missile:comb_108 " "Elaborating entity \"draw_missile\" for hierarchy \"play:comb_109\|draw_missile:comb_108\"" {  } { { "riverraid.v" "comb_108" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 riverraid.v(236) " "Verilog HDL assignment warning at riverraid.v(236): truncated value with size 20 to match size of target (4)" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564352545958 "|RiverRaid|play:comb_109|draw_missile:comb_108"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:comb_110 " "Elaborating entity \"init\" for hierarchy \"init:comb_110\"" {  } { { "riverraid.v" "comb_110" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352545962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_cores/ps2_keyboard/ps2_controller.v 1 1 " "Using design file ip_cores/ps2_keyboard/ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "ps2_controller.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/ps2_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352546036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564352546036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:ps2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:ps2\"" {  } { { "riverraid.v" "ps2" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352546040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_cores/ps2_keyboard/altera_up_ps2_data_in.v 1 1 " "Using design file ip_cores/ps2_keyboard/altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352546065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564352546065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2_controller.v" "PS2_Data_In" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/ps2_controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352546068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_cores/ps2_keyboard/altera_up_ps2_command_out.v 1 1 " "Using design file ip_cores/ps2_keyboard/altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564352546094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564352546094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2_controller.v" "PS2_Command_Out" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/ps2_controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352546098 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564352560453 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PS2_Controller:ps2\|ps2_clk_reg " "Inserted always-enabled tri-state buffer between \"PS2_Controller:ps2\|ps2_clk_reg\" and its non-tri-state driver." {  } { { "ps2_controller.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/ps2_controller.v" 102 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1564352560528 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PS2_Controller:ps2\|ps2_data_reg " "Inserted always-enabled tri-state buffer between \"PS2_Controller:ps2\|ps2_data_reg\" and its non-tri-state driver." {  } { { "ps2_controller.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/ps2_controller.v" 103 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1564352560528 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1564352560528 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_CLK PS2_Controller:ps2\|ps2_clk_reg " "Removed fan-out from the always-disabled I/O buffer \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_CLK\" to the node \"PS2_Controller:ps2\|ps2_clk_reg\"" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/altera_up_ps2_command_out.v" 70 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352560564 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT PS2_Controller:ps2\|ps2_data_reg " "Removed fan-out from the always-disabled I/O buffer \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT\" to the node \"PS2_Controller:ps2\|ps2_data_reg\"" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/ip_cores/ps2_keyboard/altera_up_ps2_command_out.v" 71 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1564352560564 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1564352560564 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564352573264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/RiverRaid.map.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/RiverRaid.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352573632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564352574113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564352574113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "riverraid.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/RiverRaidFPGA-master/riverraid.v" 703 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564352574682 "|RiverRaid|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1564352574682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6458 " "Implemented 6458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564352574682 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564352574682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6424 " "Implemented 6424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564352574682 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564352574682 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1564352574682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564352574682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564352574750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 18:22:54 2019 " "Processing ended: Sun Jul 28 18:22:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564352574750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564352574750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564352574750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564352574750 ""}
