// Seed: 1343594670
module module_0;
  wire id_2, id_3;
  wire id_4 = 1 ^ 1'h0;
  id_5(
      .id_0(1),
      .id_1(id_2),
      .id_2(!1),
      .id_3(1),
      .id_4(id_4),
      .id_5(1),
      .id_6(id_4),
      .id_7(1),
      .id_8(1),
      .id_9(id_3),
      .id_10(1),
      .id_11(1),
      .id_12(id_1)
  );
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri id_4
);
  assign id_3 = id_0;
  assign id_3 = ~1;
  tri1 id_6 = 1'b0;
  wire id_7;
  wire id_8;
  assign id_6 = 1 == id_6;
  module_0 modCall_1 ();
  supply0 id_9;
  assign id_9 = 1;
  wire id_10;
  nor primCall (id_3, id_4, id_6, id_7, id_8);
endmodule
