
spectrumresult.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  0800f488  0800f488  0001f488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f810  0800f810  000200e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f810  0800f810  0001f810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f818  0800f818  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f818  0800f818  0001f818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800f820  0800f820  0001f820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  0800f828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ccc  200000e8  0800f910  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002db4  0800f910  00022db4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021b1f  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000573e  00000000  00000000  00041c37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c18  00000000  00000000  00047378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a40  00000000  00000000  00048f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00008da4  00000000  00000000  0004a9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024257  00000000  00000000  00053774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4175  00000000  00000000  000779cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015bb40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f38  00000000  00000000  0015bb90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e8 	.word	0x200000e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f470 	.word	0x0800f470

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	0800f470 	.word	0x0800f470

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <HAL_TIM_PeriodElapsedCallback>:
uint16_t seq1_remaining_time_total_min,seq2_remaining_time_total_min;
uint8_t seq1_remaining_time_Hr,seq1_remaining_time_min,seq2_remaining_time_Hr,seq2_remaining_time_min;
uint8_t Two_Second_Count;

 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a21      	ldr	r2, [pc, #132]	; (8000624 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d102      	bne.n	80005aa <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 80005a4:	4b20      	ldr	r3, [pc, #128]	; (8000628 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4a1f      	ldr	r2, [pc, #124]	; (800062c <HAL_TIM_PeriodElapsedCallback+0x98>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d133      	bne.n	800061a <HAL_TIM_PeriodElapsedCallback+0x86>
	{
 		Flag100milliSeconds=1;
 80005b2:	4b1f      	ldr	r3, [pc, #124]	; (8000630 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 80005b8:	4b1e      	ldr	r3, [pc, #120]	; (8000634 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	3301      	adds	r3, #1
 80005be:	b2da      	uxtb	r2, r3
 80005c0:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80005c2:	701a      	strb	r2, [r3, #0]
 80005c4:	4b1b      	ldr	r3, [pc, #108]	; (8000634 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b09      	cmp	r3, #9
 80005ca:	d926      	bls.n	800061a <HAL_TIM_PeriodElapsedCallback+0x86>
		{
			LocCount1S=0;
 80005cc:	4b19      	ldr	r3, [pc, #100]	; (8000634 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 80005d2:	4b19      	ldr	r3, [pc, #100]	; (8000638 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	3301      	adds	r3, #1
 80005d8:	b2da      	uxtb	r2, r3
 80005da:	4b17      	ldr	r3, [pc, #92]	; (8000638 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80005dc:	701a      	strb	r2, [r3, #0]
 80005de:	4b16      	ldr	r3, [pc, #88]	; (8000638 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	2b13      	cmp	r3, #19
 80005e4:	d906      	bls.n	80005f4 <HAL_TIM_PeriodElapsedCallback+0x60>
			{
				SimCount=0;
 80005e6:	4b14      	ldr	r3, [pc, #80]	; (8000638 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 80005ec:	2120      	movs	r1, #32
 80005ee:	4813      	ldr	r0, [pc, #76]	; (800063c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80005f0:	f009 fa92 	bl	8009b18 <HAL_GPIO_TogglePin>
			}
			Flag1Second =1;
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	701a      	strb	r2, [r3, #0]
			if(++Two_Second_Count >1){
 80005fa:	4b12      	ldr	r3, [pc, #72]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	3301      	adds	r3, #1
 8000600:	b2da      	uxtb	r2, r3
 8000602:	4b10      	ldr	r3, [pc, #64]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000604:	701a      	strb	r2, [r3, #0]
 8000606:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d905      	bls.n	800061a <HAL_TIM_PeriodElapsedCallback+0x86>
				Two_Second_Count=0;
 800060e:	4b0d      	ldr	r3, [pc, #52]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
				Flag2Second=1;
 8000614:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000616:	2201      	movs	r2, #1
 8000618:	701a      	strb	r2, [r3, #0]
		}


	}
 
 }
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	2000087c 	.word	0x2000087c
 8000628:	20000104 	.word	0x20000104
 800062c:	20000830 	.word	0x20000830
 8000630:	20000107 	.word	0x20000107
 8000634:	20000109 	.word	0x20000109
 8000638:	20000108 	.word	0x20000108
 800063c:	48000800 	.word	0x48000800
 8000640:	20000105 	.word	0x20000105
 8000644:	2000010a 	.word	0x2000010a
 8000648:	20000106 	.word	0x20000106

0800064c <HAL_UART_RxCpltCallback>:

extern uint8_t Rxseqdecoder;
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a53      	ldr	r2, [pc, #332]	; (80007a4 <HAL_UART_RxCpltCallback+0x158>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d15e      	bne.n	800071a <HAL_UART_RxCpltCallback+0xce>
	{
		if((Rx_Dwin_Buff[0] ==0x83)&&(Rx_Dwin_Point==0))
 800065c:	4b52      	ldr	r3, [pc, #328]	; (80007a8 <HAL_UART_RxCpltCallback+0x15c>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b83      	cmp	r3, #131	; 0x83
 8000662:	d107      	bne.n	8000674 <HAL_UART_RxCpltCallback+0x28>
 8000664:	4b51      	ldr	r3, [pc, #324]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d103      	bne.n	8000674 <HAL_UART_RxCpltCallback+0x28>
		{
			Rx_Dwin_Point=1;
 800066c:	4b4f      	ldr	r3, [pc, #316]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 800066e:	2201      	movs	r2, #1
 8000670:	701a      	strb	r2, [r3, #0]
 8000672:	e04d      	b.n	8000710 <HAL_UART_RxCpltCallback+0xc4>
		}
		else if(Rx_Dwin_Point==1)
 8000674:	4b4d      	ldr	r3, [pc, #308]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b01      	cmp	r3, #1
 800067a:	d10b      	bne.n	8000694 <HAL_UART_RxCpltCallback+0x48>
		{
			if(Rx_Dwin_Buff[0] == 0x30){
 800067c:	4b4a      	ldr	r3, [pc, #296]	; (80007a8 <HAL_UART_RxCpltCallback+0x15c>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b30      	cmp	r3, #48	; 0x30
 8000682:	d103      	bne.n	800068c <HAL_UART_RxCpltCallback+0x40>
				Rx_Dwin_Point=2;
 8000684:	4b49      	ldr	r3, [pc, #292]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 8000686:	2202      	movs	r2, #2
 8000688:	701a      	strb	r2, [r3, #0]
 800068a:	e041      	b.n	8000710 <HAL_UART_RxCpltCallback+0xc4>
			}
			else{
				Rx_Dwin_Point=0;
 800068c:	4b47      	ldr	r3, [pc, #284]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 800068e:	2200      	movs	r2, #0
 8000690:	701a      	strb	r2, [r3, #0]
 8000692:	e03d      	b.n	8000710 <HAL_UART_RxCpltCallback+0xc4>
			}
		}
		else if((Rx_Dwin_Buff[0] == 0x00)&&(Rx_Dwin_Point==2))
 8000694:	4b44      	ldr	r3, [pc, #272]	; (80007a8 <HAL_UART_RxCpltCallback+0x15c>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d107      	bne.n	80006ac <HAL_UART_RxCpltCallback+0x60>
 800069c:	4b43      	ldr	r3, [pc, #268]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b02      	cmp	r3, #2
 80006a2:	d103      	bne.n	80006ac <HAL_UART_RxCpltCallback+0x60>
		{
			Rx_Dwin_Point=3;
 80006a4:	4b41      	ldr	r3, [pc, #260]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 80006a6:	2203      	movs	r2, #3
 80006a8:	701a      	strb	r2, [r3, #0]
 80006aa:	e031      	b.n	8000710 <HAL_UART_RxCpltCallback+0xc4>
		}
		else if(Rx_Dwin_Point==3)
 80006ac:	4b3f      	ldr	r3, [pc, #252]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b03      	cmp	r3, #3
 80006b2:	d10c      	bne.n	80006ce <HAL_UART_RxCpltCallback+0x82>
		{
			Rx_Dwin_Point=4;
 80006b4:	4b3d      	ldr	r3, [pc, #244]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 80006b6:	2204      	movs	r2, #4
 80006b8:	701a      	strb	r2, [r3, #0]
			No_Of_Dwin_Bytes = Rx_Dwin_Buff[0]*2;
 80006ba:	4b3b      	ldr	r3, [pc, #236]	; (80007a8 <HAL_UART_RxCpltCallback+0x15c>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b3b      	ldr	r3, [pc, #236]	; (80007b0 <HAL_UART_RxCpltCallback+0x164>)
 80006c4:	701a      	strb	r2, [r3, #0]
			Rx_Dwin_Data_Buff_Point = 0;
 80006c6:	4b3b      	ldr	r3, [pc, #236]	; (80007b4 <HAL_UART_RxCpltCallback+0x168>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	701a      	strb	r2, [r3, #0]
 80006cc:	e020      	b.n	8000710 <HAL_UART_RxCpltCallback+0xc4>
		}
		else if(Rx_Dwin_Point==4)
 80006ce:	4b37      	ldr	r3, [pc, #220]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	2b04      	cmp	r3, #4
 80006d4:	d11c      	bne.n	8000710 <HAL_UART_RxCpltCallback+0xc4>
		{
			//Rx_Dwin_Point=4;
			Rx_Dwin_Data_Buff[Rx_Dwin_Data_Buff_Point]= Rx_Dwin_Buff[0];
 80006d6:	4b37      	ldr	r3, [pc, #220]	; (80007b4 <HAL_UART_RxCpltCallback+0x168>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	461a      	mov	r2, r3
 80006dc:	4b32      	ldr	r3, [pc, #200]	; (80007a8 <HAL_UART_RxCpltCallback+0x15c>)
 80006de:	7819      	ldrb	r1, [r3, #0]
 80006e0:	4b35      	ldr	r3, [pc, #212]	; (80007b8 <HAL_UART_RxCpltCallback+0x16c>)
 80006e2:	5499      	strb	r1, [r3, r2]
			No_Of_Dwin_Bytes = No_Of_Dwin_Bytes-1;
 80006e4:	4b32      	ldr	r3, [pc, #200]	; (80007b0 <HAL_UART_RxCpltCallback+0x164>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	3b01      	subs	r3, #1
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	4b30      	ldr	r3, [pc, #192]	; (80007b0 <HAL_UART_RxCpltCallback+0x164>)
 80006ee:	701a      	strb	r2, [r3, #0]
			Rx_Dwin_Data_Buff_Point = Rx_Dwin_Data_Buff_Point+1;
 80006f0:	4b30      	ldr	r3, [pc, #192]	; (80007b4 <HAL_UART_RxCpltCallback+0x168>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	3301      	adds	r3, #1
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	4b2e      	ldr	r3, [pc, #184]	; (80007b4 <HAL_UART_RxCpltCallback+0x168>)
 80006fa:	701a      	strb	r2, [r3, #0]
			if(No_Of_Dwin_Bytes==0){
 80006fc:	4b2c      	ldr	r3, [pc, #176]	; (80007b0 <HAL_UART_RxCpltCallback+0x164>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d105      	bne.n	8000710 <HAL_UART_RxCpltCallback+0xc4>
				Rx_Dwin_Complete = 1;
 8000704:	4b2d      	ldr	r3, [pc, #180]	; (80007bc <HAL_UART_RxCpltCallback+0x170>)
 8000706:	2201      	movs	r2, #1
 8000708:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Point=0;
 800070a:	4b28      	ldr	r3, [pc, #160]	; (80007ac <HAL_UART_RxCpltCallback+0x160>)
 800070c:	2200      	movs	r2, #0
 800070e:	701a      	strb	r2, [r3, #0]
			}
		}
			HAL_UART_Receive_IT(&hlpuart1,Rx_Dwin_Buff,1);
 8000710:	2201      	movs	r2, #1
 8000712:	4925      	ldr	r1, [pc, #148]	; (80007a8 <HAL_UART_RxCpltCallback+0x15c>)
 8000714:	4823      	ldr	r0, [pc, #140]	; (80007a4 <HAL_UART_RxCpltCallback+0x158>)
 8000716:	f00c f96d 	bl	800c9f4 <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4a28      	ldr	r2, [pc, #160]	; (80007c0 <HAL_UART_RxCpltCallback+0x174>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d13c      	bne.n	800079c <HAL_UART_RxCpltCallback+0x150>
	{
		HAL_UART_Receive_IT(&huart1,rxTempBuff,1);
 8000722:	2201      	movs	r2, #1
 8000724:	4927      	ldr	r1, [pc, #156]	; (80007c4 <HAL_UART_RxCpltCallback+0x178>)
 8000726:	4826      	ldr	r0, [pc, #152]	; (80007c0 <HAL_UART_RxCpltCallback+0x174>)
 8000728:	f00c f964 	bl	800c9f4 <HAL_UART_Receive_IT>
		if((rxTempBuff[0] == '$')&&(startrxframe==0))
 800072c:	4b25      	ldr	r3, [pc, #148]	; (80007c4 <HAL_UART_RxCpltCallback+0x178>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b24      	cmp	r3, #36	; 0x24
 8000732:	d109      	bne.n	8000748 <HAL_UART_RxCpltCallback+0xfc>
 8000734:	4b24      	ldr	r3, [pc, #144]	; (80007c8 <HAL_UART_RxCpltCallback+0x17c>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d105      	bne.n	8000748 <HAL_UART_RxCpltCallback+0xfc>
		{
			startrxframe=1;
 800073c:	4b22      	ldr	r3, [pc, #136]	; (80007c8 <HAL_UART_RxCpltCallback+0x17c>)
 800073e:	2201      	movs	r2, #1
 8000740:	701a      	strb	r2, [r3, #0]
			reference=0;
 8000742:	4b22      	ldr	r3, [pc, #136]	; (80007cc <HAL_UART_RxCpltCallback+0x180>)
 8000744:	2200      	movs	r2, #0
 8000746:	801a      	strh	r2, [r3, #0]
		}
		if(startrxframe==1)
 8000748:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <HAL_UART_RxCpltCallback+0x17c>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b01      	cmp	r3, #1
 800074e:	d125      	bne.n	800079c <HAL_UART_RxCpltCallback+0x150>
		{
			checkbuff[reference]= rxTempBuff[0];
 8000750:	4b1e      	ldr	r3, [pc, #120]	; (80007cc <HAL_UART_RxCpltCallback+0x180>)
 8000752:	881b      	ldrh	r3, [r3, #0]
 8000754:	461a      	mov	r2, r3
 8000756:	4b1b      	ldr	r3, [pc, #108]	; (80007c4 <HAL_UART_RxCpltCallback+0x178>)
 8000758:	7819      	ldrb	r1, [r3, #0]
 800075a:	4b1d      	ldr	r3, [pc, #116]	; (80007d0 <HAL_UART_RxCpltCallback+0x184>)
 800075c:	5499      	strb	r1, [r3, r2]
			reference++;
 800075e:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <HAL_UART_RxCpltCallback+0x180>)
 8000760:	881b      	ldrh	r3, [r3, #0]
 8000762:	3301      	adds	r3, #1
 8000764:	b29a      	uxth	r2, r3
 8000766:	4b19      	ldr	r3, [pc, #100]	; (80007cc <HAL_UART_RxCpltCallback+0x180>)
 8000768:	801a      	strh	r2, [r3, #0]
			if(rxTempBuff[0] == '#')
 800076a:	4b16      	ldr	r3, [pc, #88]	; (80007c4 <HAL_UART_RxCpltCallback+0x178>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b23      	cmp	r3, #35	; 0x23
 8000770:	d114      	bne.n	800079c <HAL_UART_RxCpltCallback+0x150>
			{
				startrxframe=0;
 8000772:	4b15      	ldr	r3, [pc, #84]	; (80007c8 <HAL_UART_RxCpltCallback+0x17c>)
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]
				memcpy(raw_furnace_result,checkbuff,500);
 8000778:	4a16      	ldr	r2, [pc, #88]	; (80007d4 <HAL_UART_RxCpltCallback+0x188>)
 800077a:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <HAL_UART_RxCpltCallback+0x184>)
 800077c:	4610      	mov	r0, r2
 800077e:	4619      	mov	r1, r3
 8000780:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000784:	461a      	mov	r2, r3
 8000786:	f00d fc5f 	bl	800e048 <memcpy>
				memset(checkbuff,0,sizeof(checkbuff));
 800078a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800078e:	2100      	movs	r1, #0
 8000790:	480f      	ldr	r0, [pc, #60]	; (80007d0 <HAL_UART_RxCpltCallback+0x184>)
 8000792:	f00d fc67 	bl	800e064 <memset>
				SuccessfulResultRx = 1;
 8000796:	4b10      	ldr	r3, [pc, #64]	; (80007d8 <HAL_UART_RxCpltCallback+0x18c>)
 8000798:	2201      	movs	r2, #1
 800079a:	701a      	strb	r2, [r3, #0]
			}
		}

	}
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000590 	.word	0x20000590
 80007a8:	20000114 	.word	0x20000114
 80007ac:	20000117 	.word	0x20000117
 80007b0:	2000011a 	.word	0x2000011a
 80007b4:	20000118 	.word	0x20000118
 80007b8:	2000011c 	.word	0x2000011c
 80007bc:	20000119 	.word	0x20000119
 80007c0:	20000614 	.word	0x20000614
 80007c4:	2000010c 	.word	0x2000010c
 80007c8:	2000053a 	.word	0x2000053a
 80007cc:	20000538 	.word	0x20000538
 80007d0:	20000150 	.word	0x20000150
 80007d4:	20000344 	.word	0x20000344
 80007d8:	2000053b 	.word	0x2000053b

080007dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e0:	f008 fde0 	bl	80093a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e4:	f000 f84c 	bl	8000880 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e8:	f000 faba 	bl	8000d60 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007ec:	f000 f936 	bl	8000a5c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80007f0:	f000 f898 	bl	8000924 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80007f4:	f000 f902 	bl	80009fc <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80007f8:	f000 fa44 	bl	8000c84 <MX_TIM6_Init>
  MX_SPI2_Init();
 80007fc:	f000 f9a6 	bl	8000b4c <MX_SPI2_Init>
  MX_TIM1_Init();
 8000800:	f000 f9ec 	bl	8000bdc <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8000804:	f000 f8ce 	bl	80009a4 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8000808:	f000 f958 	bl	8000abc <MX_SPI1_Init>
  MX_TIM7_Init();
 800080c:	f000 fa70 	bl	8000cf0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8000810:	4814      	ldr	r0, [pc, #80]	; (8000864 <main+0x88>)
 8000812:	f00b fc4d 	bl	800c0b0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8000816:	4814      	ldr	r0, [pc, #80]	; (8000868 <main+0x8c>)
 8000818:	f00b fc4a 	bl	800c0b0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 800081c:	4813      	ldr	r0, [pc, #76]	; (800086c <main+0x90>)
 800081e:	f00b fbfb 	bl	800c018 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_UART_Receive_IT(&huart1,rxTempBuff,1);
 8000822:	2201      	movs	r2, #1
 8000824:	4912      	ldr	r1, [pc, #72]	; (8000870 <main+0x94>)
 8000826:	4813      	ldr	r0, [pc, #76]	; (8000874 <main+0x98>)
 8000828:	f00c f8e4 	bl	800c9f4 <HAL_UART_Receive_IT>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000832:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000836:	f009 f957 	bl	8009ae8 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 800083a:	2002      	movs	r0, #2
 800083c:	f008 fe26 	bl	800948c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000840:	2201      	movs	r2, #1
 8000842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000846:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800084a:	f009 f94d 	bl	8009ae8 <HAL_GPIO_WritePin>


  W25qxx_Init();
 800084e:	f000 fff3 	bl	8001838 <W25qxx_Init>


  HAL_UART_Receive_IT(&hlpuart1,Rx_Dwin_Buff,1);
 8000852:	2201      	movs	r2, #1
 8000854:	4908      	ldr	r1, [pc, #32]	; (8000878 <main+0x9c>)
 8000856:	4809      	ldr	r0, [pc, #36]	; (800087c <main+0xa0>)
 8000858:	f00c f8cc 	bl	800c9f4 <HAL_UART_Receive_IT>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  while (1)
  {
	  cppMain();
 800085c:	f008 fd30 	bl	80092c0 <cppMain>
 8000860:	e7fc      	b.n	800085c <main+0x80>
 8000862:	bf00      	nop
 8000864:	20000830 	.word	0x20000830
 8000868:	2000087c 	.word	0x2000087c
 800086c:	200007e4 	.word	0x200007e4
 8000870:	2000010c 	.word	0x2000010c
 8000874:	20000614 	.word	0x20000614
 8000878:	20000114 	.word	0x20000114
 800087c:	20000590 	.word	0x20000590

08000880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b096      	sub	sp, #88	; 0x58
 8000884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	2244      	movs	r2, #68	; 0x44
 800088c:	2100      	movs	r1, #0
 800088e:	4618      	mov	r0, r3
 8000890:	f00d fbe8 	bl	800e064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000894:	463b      	mov	r3, r7
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008a6:	f009 fa85 	bl	8009db4 <HAL_PWREx_ControlVoltageScaling>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008b0:	f000 fb48 	bl	8000f44 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80008b4:	2310      	movs	r3, #16
 80008b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008c0:	2360      	movs	r3, #96	; 0x60
 80008c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c4:	2302      	movs	r3, #2
 80008c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008c8:	2301      	movs	r3, #1
 80008ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008cc:	2301      	movs	r3, #1
 80008ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 80008d0:	2356      	movs	r3, #86	; 0x56
 80008d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008d4:	2307      	movs	r3, #7
 80008d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008d8:	2302      	movs	r3, #2
 80008da:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80008dc:	2308      	movs	r3, #8
 80008de:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4618      	mov	r0, r3
 80008e6:	f009 fabb 	bl	8009e60 <HAL_RCC_OscConfig>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80008f0:	f000 fb28 	bl	8000f44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f4:	230f      	movs	r3, #15
 80008f6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f8:	2303      	movs	r3, #3
 80008fa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008fc:	2300      	movs	r3, #0
 80008fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000904:	2300      	movs	r3, #0
 8000906:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000908:	463b      	mov	r3, r7
 800090a:	2102      	movs	r1, #2
 800090c:	4618      	mov	r0, r3
 800090e:	f009 febb 	bl	800a688 <HAL_RCC_ClockConfig>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000918:	f000 fb14 	bl	8000f44 <Error_Handler>
  }
}
 800091c:	bf00      	nop
 800091e:	3758      	adds	r7, #88	; 0x58
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000928:	4b1b      	ldr	r3, [pc, #108]	; (8000998 <MX_I2C1_Init+0x74>)
 800092a:	4a1c      	ldr	r2, [pc, #112]	; (800099c <MX_I2C1_Init+0x78>)
 800092c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 800092e:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <MX_I2C1_Init+0x74>)
 8000930:	4a1b      	ldr	r2, [pc, #108]	; (80009a0 <MX_I2C1_Init+0x7c>)
 8000932:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000934:	4b18      	ldr	r3, [pc, #96]	; (8000998 <MX_I2C1_Init+0x74>)
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800093a:	4b17      	ldr	r3, [pc, #92]	; (8000998 <MX_I2C1_Init+0x74>)
 800093c:	2201      	movs	r2, #1
 800093e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000940:	4b15      	ldr	r3, [pc, #84]	; (8000998 <MX_I2C1_Init+0x74>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000946:	4b14      	ldr	r3, [pc, #80]	; (8000998 <MX_I2C1_Init+0x74>)
 8000948:	2200      	movs	r2, #0
 800094a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <MX_I2C1_Init+0x74>)
 800094e:	2200      	movs	r2, #0
 8000950:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <MX_I2C1_Init+0x74>)
 8000954:	2200      	movs	r2, #0
 8000956:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000958:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <MX_I2C1_Init+0x74>)
 800095a:	2200      	movs	r2, #0
 800095c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800095e:	480e      	ldr	r0, [pc, #56]	; (8000998 <MX_I2C1_Init+0x74>)
 8000960:	f009 f8f4 	bl	8009b4c <HAL_I2C_Init>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800096a:	f000 faeb 	bl	8000f44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800096e:	2100      	movs	r1, #0
 8000970:	4809      	ldr	r0, [pc, #36]	; (8000998 <MX_I2C1_Init+0x74>)
 8000972:	f009 f97a 	bl	8009c6a <HAL_I2CEx_ConfigAnalogFilter>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800097c:	f000 fae2 	bl	8000f44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000980:	2100      	movs	r1, #0
 8000982:	4805      	ldr	r0, [pc, #20]	; (8000998 <MX_I2C1_Init+0x74>)
 8000984:	f009 f9bc 	bl	8009d00 <HAL_I2CEx_ConfigDigitalFilter>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800098e:	f000 fad9 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	2000053c 	.word	0x2000053c
 800099c:	40005400 	.word	0x40005400
 80009a0:	00a0a7fd 	.word	0x00a0a7fd

080009a4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009aa:	4a13      	ldr	r2, [pc, #76]	; (80009f8 <MX_LPUART1_UART_Init+0x54>)
 80009ac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80009ae:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009b4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80009bc:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80009c8:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009ca:	220c      	movs	r2, #12
 80009cc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009d4:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009da:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009dc:	2200      	movs	r2, #0
 80009de:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80009e0:	4804      	ldr	r0, [pc, #16]	; (80009f4 <MX_LPUART1_UART_Init+0x50>)
 80009e2:	f00b ff4b 	bl	800c87c <HAL_UART_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80009ec:	f000 faaa 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000590 	.word	0x20000590
 80009f8:	40008000 	.word	0x40008000

080009fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a02:	4a15      	ldr	r2, [pc, #84]	; (8000a58 <MX_USART1_UART_Init+0x5c>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000a06:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b0f      	ldr	r3, [pc, #60]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a32:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a3e:	4805      	ldr	r0, [pc, #20]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a40:	f00b ff1c 	bl	800c87c <HAL_UART_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a4a:	f000 fa7b 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000614 	.word	0x20000614
 8000a58:	40013800 	.word	0x40013800

08000a5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a60:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a62:	4a15      	ldr	r2, [pc, #84]	; (8000ab8 <MX_USART2_UART_Init+0x5c>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a66:	4b13      	ldr	r3, [pc, #76]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a92:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a9e:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <MX_USART2_UART_Init+0x58>)
 8000aa0:	f00b feec 	bl	800c87c <HAL_UART_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000aaa:	f000 fa4b 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000698 	.word	0x20000698
 8000ab8:	40004400 	.word	0x40004400

08000abc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ac0:	4b1f      	ldr	r3, [pc, #124]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000ac2:	4a20      	ldr	r2, [pc, #128]	; (8000b44 <MX_SPI1_Init+0x88>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ac6:	4b1e      	ldr	r3, [pc, #120]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000ac8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000acc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ace:	4b1c      	ldr	r3, [pc, #112]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ad4:	4b1a      	ldr	r3, [pc, #104]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000ad6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000ada:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000adc:	4b18      	ldr	r3, [pc, #96]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ae2:	4b17      	ldr	r3, [pc, #92]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ae8:	4b15      	ldr	r3, [pc, #84]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000aea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000af0:	4b13      	ldr	r3, [pc, #76]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000af2:	2210      	movs	r2, #16
 8000af4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000afc:	4b10      	ldr	r3, [pc, #64]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b02:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b08:	4b0d      	ldr	r3, [pc, #52]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000b0a:	2207      	movs	r2, #7
 8000b0c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b14:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000b16:	2208      	movs	r2, #8
 8000b18:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b1a:	4809      	ldr	r0, [pc, #36]	; (8000b40 <MX_SPI1_Init+0x84>)
 8000b1c:	f00a fb14 	bl	800b148 <HAL_SPI_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b26:	f000 fa0d 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <MX_SPI1_Init+0x8c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <MX_SPI1_Init+0x8c>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000b38:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	2000071c 	.word	0x2000071c
 8000b44:	40013000 	.word	0x40013000
 8000b48:	20000780 	.word	0x20000780

08000b4c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b50:	4b1f      	ldr	r3, [pc, #124]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b52:	4a20      	ldr	r2, [pc, #128]	; (8000bd4 <MX_SPI2_Init+0x88>)
 8000b54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b56:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b5e:	4b1c      	ldr	r3, [pc, #112]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b64:	4b1a      	ldr	r3, [pc, #104]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b66:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000b6a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b6c:	4b18      	ldr	r3, [pc, #96]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b72:	4b17      	ldr	r3, [pc, #92]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b78:	4b15      	ldr	r3, [pc, #84]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b7e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000b80:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b82:	2208      	movs	r2, #8
 8000b84:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b86:	4b12      	ldr	r3, [pc, #72]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b8c:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b92:	4b0f      	ldr	r3, [pc, #60]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000b98:	4b0d      	ldr	r3, [pc, #52]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000b9a:	2207      	movs	r2, #7
 8000b9c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000ba6:	2208      	movs	r2, #8
 8000ba8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000baa:	4809      	ldr	r0, [pc, #36]	; (8000bd0 <MX_SPI2_Init+0x84>)
 8000bac:	f00a facc 	bl	800b148 <HAL_SPI_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000bb6:	f000 f9c5 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <MX_SPI2_Init+0x8c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <MX_SPI2_Init+0x8c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000bc8:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20000780 	.word	0x20000780
 8000bd4:	40003800 	.word	0x40003800
 8000bd8:	2000071c 	.word	0x2000071c

08000bdc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000be2:	f107 0310 	add.w	r3, r7, #16
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bf0:	1d3b      	adds	r3, r7, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bfa:	4b20      	ldr	r3, [pc, #128]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000bfc:	4a20      	ldr	r2, [pc, #128]	; (8000c80 <MX_TIM1_Init+0xa4>)
 8000bfe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c00:	4b1e      	ldr	r3, [pc, #120]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c06:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000c0c:	4b1b      	ldr	r3, [pc, #108]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c12:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c14:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c1a:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c20:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c26:	4815      	ldr	r0, [pc, #84]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c28:	f00b f99e 	bl	800bf68 <HAL_TIM_Base_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000c32:	f000 f987 	bl	8000f44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c3c:	f107 0310 	add.w	r3, r7, #16
 8000c40:	4619      	mov	r1, r3
 8000c42:	480e      	ldr	r0, [pc, #56]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c44:	f00b fba7 	bl	800c396 <HAL_TIM_ConfigClockSource>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000c4e:	f000 f979 	bl	8000f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	; (8000c7c <MX_TIM1_Init+0xa0>)
 8000c64:	f00b fd86 	bl	800c774 <HAL_TIMEx_MasterConfigSynchronization>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000c6e:	f000 f969 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	3720      	adds	r7, #32
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200007e4 	.word	0x200007e4
 8000c80:	40012c00 	.word	0x40012c00

08000c84 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000c94:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <MX_TIM6_Init+0x64>)
 8000c96:	4a15      	ldr	r2, [pc, #84]	; (8000cec <MX_TIM6_Init+0x68>)
 8000c98:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 8000c9a:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <MX_TIM6_Init+0x64>)
 8000c9c:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8000ca0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <MX_TIM6_Init+0x64>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <MX_TIM6_Init+0x64>)
 8000caa:	2264      	movs	r2, #100	; 0x64
 8000cac:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <MX_TIM6_Init+0x64>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cb4:	480c      	ldr	r0, [pc, #48]	; (8000ce8 <MX_TIM6_Init+0x64>)
 8000cb6:	f00b f957 	bl	800bf68 <HAL_TIM_Base_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000cc0:	f000 f940 	bl	8000f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4805      	ldr	r0, [pc, #20]	; (8000ce8 <MX_TIM6_Init+0x64>)
 8000cd2:	f00b fd4f 	bl	800c774 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000cdc:	f000 f932 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000ce0:	bf00      	nop
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20000830 	.word	0x20000830
 8000cec:	40001000 	.word	0x40001000

08000cf0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000d00:	4b15      	ldr	r3, [pc, #84]	; (8000d58 <MX_TIM7_Init+0x68>)
 8000d02:	4a16      	ldr	r2, [pc, #88]	; (8000d5c <MX_TIM7_Init+0x6c>)
 8000d04:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 8000d06:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <MX_TIM7_Init+0x68>)
 8000d08:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8000d0c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d0e:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <MX_TIM7_Init+0x68>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8000d14:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <MX_TIM7_Init+0x68>)
 8000d16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d1a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	; (8000d58 <MX_TIM7_Init+0x68>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000d22:	480d      	ldr	r0, [pc, #52]	; (8000d58 <MX_TIM7_Init+0x68>)
 8000d24:	f00b f920 	bl	800bf68 <HAL_TIM_Base_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000d2e:	f000 f909 	bl	8000f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4806      	ldr	r0, [pc, #24]	; (8000d58 <MX_TIM7_Init+0x68>)
 8000d40:	f00b fd18 	bl	800c774 <HAL_TIMEx_MasterConfigSynchronization>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8000d4a:	f000 f8fb 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000d4e:	bf00      	nop
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	2000087c 	.word	0x2000087c
 8000d5c:	40001400 	.word	0x40001400

08000d60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d66:	f107 0314 	add.w	r3, r7, #20
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
 8000d74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d76:	4b6f      	ldr	r3, [pc, #444]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d7a:	4a6e      	ldr	r2, [pc, #440]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000d7c:	f043 0304 	orr.w	r3, r3, #4
 8000d80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d82:	4b6c      	ldr	r3, [pc, #432]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d86:	f003 0304 	and.w	r3, r3, #4
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	4b69      	ldr	r3, [pc, #420]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	4a68      	ldr	r2, [pc, #416]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9a:	4b66      	ldr	r3, [pc, #408]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da6:	4b63      	ldr	r3, [pc, #396]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	4a62      	ldr	r2, [pc, #392]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000dac:	f043 0302 	orr.w	r3, r3, #2
 8000db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db2:	4b60      	ldr	r3, [pc, #384]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	60bb      	str	r3, [r7, #8]
 8000dbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dbe:	4b5d      	ldr	r3, [pc, #372]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc2:	4a5c      	ldr	r2, [pc, #368]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000dc4:	f043 0308 	orr.w	r3, r3, #8
 8000dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dca:	4b5a      	ldr	r3, [pc, #360]	; (8000f34 <MX_GPIO_Init+0x1d4>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dce:	f003 0308 	and.w	r3, r3, #8
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8000ddc:	4856      	ldr	r0, [pc, #344]	; (8000f38 <MX_GPIO_Init+0x1d8>)
 8000dde:	f008 fe83 	bl	8009ae8 <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 8000de2:	2200      	movs	r2, #0
 8000de4:	2112      	movs	r1, #18
 8000de6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dea:	f008 fe7d 	bl	8009ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 8000dee:	2200      	movs	r2, #0
 8000df0:	2125      	movs	r1, #37	; 0x25
 8000df2:	4852      	ldr	r0, [pc, #328]	; (8000f3c <MX_GPIO_Init+0x1dc>)
 8000df4:	f008 fe78 	bl	8009ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfe:	484f      	ldr	r0, [pc, #316]	; (8000f3c <MX_GPIO_Init+0x1dc>)
 8000e00:	f008 fe72 	bl	8009ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 8000e04:	2201      	movs	r2, #1
 8000e06:	2180      	movs	r1, #128	; 0x80
 8000e08:	484b      	ldr	r0, [pc, #300]	; (8000f38 <MX_GPIO_Init+0x1d8>)
 8000e0a:	f008 fe6d 	bl	8009ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e18:	f008 fe66 	bl	8009ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2104      	movs	r1, #4
 8000e20:	4847      	ldr	r0, [pc, #284]	; (8000f40 <MX_GPIO_Init+0x1e0>)
 8000e22:	f008 fe61 	bl	8009ae8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8000e26:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8000e2a:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	2300      	movs	r3, #0
 8000e36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	483e      	ldr	r0, [pc, #248]	; (8000f38 <MX_GPIO_Init+0x1d8>)
 8000e40:	f008 fcd8 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 8000e44:	f241 0302 	movw	r3, #4098	; 0x1002
 8000e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e60:	f008 fcc8 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 8000e64:	2310      	movs	r3, #16
 8000e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e7e:	f008 fcb9 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 8000e82:	2325      	movs	r3, #37	; 0x25
 8000e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e86:	2301      	movs	r3, #1
 8000e88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4619      	mov	r1, r3
 8000e98:	4828      	ldr	r0, [pc, #160]	; (8000f3c <MX_GPIO_Init+0x1dc>)
 8000e9a:	f008 fcab 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 8000e9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eac:	2302      	movs	r3, #2
 8000eae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4821      	ldr	r0, [pc, #132]	; (8000f3c <MX_GPIO_Init+0x1dc>)
 8000eb8:	f008 fc9c 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 8000ebc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4819      	ldr	r0, [pc, #100]	; (8000f38 <MX_GPIO_Init+0x1d8>)
 8000ed2:	f008 fc8f 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 8000ed6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eee:	f008 fc81 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 8000ef2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000ef6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4619      	mov	r1, r3
 8000f0a:	480b      	ldr	r0, [pc, #44]	; (8000f38 <MX_GPIO_Init+0x1d8>)
 8000f0c:	f008 fc72 	bl	80097f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 8000f10:	2304      	movs	r3, #4
 8000f12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f14:	2301      	movs	r3, #1
 8000f16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	4619      	mov	r1, r3
 8000f26:	4806      	ldr	r0, [pc, #24]	; (8000f40 <MX_GPIO_Init+0x1e0>)
 8000f28:	f008 fc64 	bl	80097f4 <HAL_GPIO_Init>

}
 8000f2c:	bf00      	nop
 8000f2e:	3728      	adds	r7, #40	; 0x28
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40021000 	.word	0x40021000
 8000f38:	48000800 	.word	0x48000800
 8000f3c:	48000400 	.word	0x48000400
 8000f40:	48000c00 	.word	0x48000c00

08000f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f48:	b672      	cpsid	i
}
 8000f4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <Error_Handler+0x8>
	...

08000f50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f56:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <HAL_MspInit+0x44>)
 8000f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f5a:	4a0e      	ldr	r2, [pc, #56]	; (8000f94 <HAL_MspInit+0x44>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6613      	str	r3, [r2, #96]	; 0x60
 8000f62:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <HAL_MspInit+0x44>)
 8000f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
 8000f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f6e:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <HAL_MspInit+0x44>)
 8000f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f72:	4a08      	ldr	r2, [pc, #32]	; (8000f94 <HAL_MspInit+0x44>)
 8000f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f78:	6593      	str	r3, [r2, #88]	; 0x58
 8000f7a:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <HAL_MspInit+0x44>)
 8000f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	40021000 	.word	0x40021000

08000f98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b0a2      	sub	sp, #136	; 0x88
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2260      	movs	r2, #96	; 0x60
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f00d f853 	bl	800e064 <memset>
  if(hi2c->Instance==I2C1)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a20      	ldr	r2, [pc, #128]	; (8001044 <HAL_I2C_MspInit+0xac>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d138      	bne.n	800103a <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fc8:	2340      	movs	r3, #64	; 0x40
 8000fca:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f009 fd7b 	bl	800aad0 <HAL_RCCEx_PeriphCLKConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000fe0:	f7ff ffb0 	bl	8000f44 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe4:	4b18      	ldr	r3, [pc, #96]	; (8001048 <HAL_I2C_MspInit+0xb0>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe8:	4a17      	ldr	r2, [pc, #92]	; (8001048 <HAL_I2C_MspInit+0xb0>)
 8000fea:	f043 0302 	orr.w	r3, r3, #2
 8000fee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff0:	4b15      	ldr	r3, [pc, #84]	; (8001048 <HAL_I2C_MspInit+0xb0>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff4:	f003 0302 	and.w	r3, r3, #2
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ffc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001000:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001002:	2312      	movs	r3, #18
 8001004:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100a:	2303      	movs	r3, #3
 800100c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001010:	2304      	movs	r3, #4
 8001012:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001016:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800101a:	4619      	mov	r1, r3
 800101c:	480b      	ldr	r0, [pc, #44]	; (800104c <HAL_I2C_MspInit+0xb4>)
 800101e:	f008 fbe9 	bl	80097f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <HAL_I2C_MspInit+0xb0>)
 8001024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001026:	4a08      	ldr	r2, [pc, #32]	; (8001048 <HAL_I2C_MspInit+0xb0>)
 8001028:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800102c:	6593      	str	r3, [r2, #88]	; 0x58
 800102e:	4b06      	ldr	r3, [pc, #24]	; (8001048 <HAL_I2C_MspInit+0xb0>)
 8001030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001032:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800103a:	bf00      	nop
 800103c:	3788      	adds	r7, #136	; 0x88
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40005400 	.word	0x40005400
 8001048:	40021000 	.word	0x40021000
 800104c:	48000400 	.word	0x48000400

08001050 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b0a6      	sub	sp, #152	; 0x98
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001068:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800106c:	2260      	movs	r2, #96	; 0x60
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f00c fff7 	bl	800e064 <memset>
  if(huart->Instance==LPUART1)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a6b      	ldr	r2, [pc, #428]	; (8001228 <HAL_UART_MspInit+0x1d8>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d144      	bne.n	800110a <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001080:	2320      	movs	r3, #32
 8001082:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001084:	2300      	movs	r3, #0
 8001086:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800108c:	4618      	mov	r0, r3
 800108e:	f009 fd1f 	bl	800aad0 <HAL_RCCEx_PeriphCLKConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001098:	f7ff ff54 	bl	8000f44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800109c:	4b63      	ldr	r3, [pc, #396]	; (800122c <HAL_UART_MspInit+0x1dc>)
 800109e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010a0:	4a62      	ldr	r2, [pc, #392]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	65d3      	str	r3, [r2, #92]	; 0x5c
 80010a8:	4b60      	ldr	r3, [pc, #384]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80010aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	623b      	str	r3, [r7, #32]
 80010b2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b4:	4b5d      	ldr	r3, [pc, #372]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80010b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b8:	4a5c      	ldr	r2, [pc, #368]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80010ba:	f043 0302 	orr.w	r3, r3, #2
 80010be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010c0:	4b5a      	ldr	r3, [pc, #360]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	61fb      	str	r3, [r7, #28]
 80010ca:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80010cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80010d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d4:	2302      	movs	r3, #2
 80010d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e0:	2303      	movs	r3, #3
 80010e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80010e6:	2308      	movs	r3, #8
 80010e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ec:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80010f0:	4619      	mov	r1, r3
 80010f2:	484f      	ldr	r0, [pc, #316]	; (8001230 <HAL_UART_MspInit+0x1e0>)
 80010f4:	f008 fb7e 	bl	80097f4 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2100      	movs	r1, #0
 80010fc:	2046      	movs	r0, #70	; 0x46
 80010fe:	f008 fac4 	bl	800968a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001102:	2046      	movs	r0, #70	; 0x46
 8001104:	f008 fadd 	bl	80096c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001108:	e089      	b.n	800121e <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a49      	ldr	r2, [pc, #292]	; (8001234 <HAL_UART_MspInit+0x1e4>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d143      	bne.n	800119c <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001114:	2301      	movs	r3, #1
 8001116:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001118:	2300      	movs	r3, #0
 800111a:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001120:	4618      	mov	r0, r3
 8001122:	f009 fcd5 	bl	800aad0 <HAL_RCCEx_PeriphCLKConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 800112c:	f7ff ff0a 	bl	8000f44 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001130:	4b3e      	ldr	r3, [pc, #248]	; (800122c <HAL_UART_MspInit+0x1dc>)
 8001132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001134:	4a3d      	ldr	r2, [pc, #244]	; (800122c <HAL_UART_MspInit+0x1dc>)
 8001136:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800113a:	6613      	str	r3, [r2, #96]	; 0x60
 800113c:	4b3b      	ldr	r3, [pc, #236]	; (800122c <HAL_UART_MspInit+0x1dc>)
 800113e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001140:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001144:	61bb      	str	r3, [r7, #24]
 8001146:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001148:	4b38      	ldr	r3, [pc, #224]	; (800122c <HAL_UART_MspInit+0x1dc>)
 800114a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114c:	4a37      	ldr	r2, [pc, #220]	; (800122c <HAL_UART_MspInit+0x1dc>)
 800114e:	f043 0302 	orr.w	r3, r3, #2
 8001152:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001154:	4b35      	ldr	r3, [pc, #212]	; (800122c <HAL_UART_MspInit+0x1dc>)
 8001156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	617b      	str	r3, [r7, #20]
 800115e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001160:	23c0      	movs	r3, #192	; 0xc0
 8001162:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001178:	2307      	movs	r3, #7
 800117a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001182:	4619      	mov	r1, r3
 8001184:	482a      	ldr	r0, [pc, #168]	; (8001230 <HAL_UART_MspInit+0x1e0>)
 8001186:	f008 fb35 	bl	80097f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2025      	movs	r0, #37	; 0x25
 8001190:	f008 fa7b 	bl	800968a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001194:	2025      	movs	r0, #37	; 0x25
 8001196:	f008 fa94 	bl	80096c2 <HAL_NVIC_EnableIRQ>
}
 800119a:	e040      	b.n	800121e <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART2)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a25      	ldr	r2, [pc, #148]	; (8001238 <HAL_UART_MspInit+0x1e8>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d13b      	bne.n	800121e <HAL_UART_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011a6:	2302      	movs	r3, #2
 80011a8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011b2:	4618      	mov	r0, r3
 80011b4:	f009 fc8c 	bl	800aad0 <HAL_RCCEx_PeriphCLKConfig>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_UART_MspInit+0x172>
      Error_Handler();
 80011be:	f7ff fec1 	bl	8000f44 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80011c2:	4b1a      	ldr	r3, [pc, #104]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80011c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c6:	4a19      	ldr	r2, [pc, #100]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80011c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011cc:	6593      	str	r3, [r2, #88]	; 0x58
 80011ce:	4b17      	ldr	r3, [pc, #92]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80011d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	4b14      	ldr	r3, [pc, #80]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011de:	4a13      	ldr	r2, [pc, #76]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <HAL_UART_MspInit+0x1dc>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011f2:	230c      	movs	r3, #12
 80011f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f8:	2302      	movs	r3, #2
 80011fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001204:	2303      	movs	r3, #3
 8001206:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800120a:	2307      	movs	r3, #7
 800120c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001210:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001214:	4619      	mov	r1, r3
 8001216:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121a:	f008 faeb 	bl	80097f4 <HAL_GPIO_Init>
}
 800121e:	bf00      	nop
 8001220:	3798      	adds	r7, #152	; 0x98
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40008000 	.word	0x40008000
 800122c:	40021000 	.word	0x40021000
 8001230:	48000400 	.word	0x48000400
 8001234:	40013800 	.word	0x40013800
 8001238:	40004400 	.word	0x40004400

0800123c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08c      	sub	sp, #48	; 0x30
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a2f      	ldr	r2, [pc, #188]	; (8001318 <HAL_SPI_MspInit+0xdc>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d129      	bne.n	80012b2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800125e:	4b2f      	ldr	r3, [pc, #188]	; (800131c <HAL_SPI_MspInit+0xe0>)
 8001260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001262:	4a2e      	ldr	r2, [pc, #184]	; (800131c <HAL_SPI_MspInit+0xe0>)
 8001264:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001268:	6613      	str	r3, [r2, #96]	; 0x60
 800126a:	4b2c      	ldr	r3, [pc, #176]	; (800131c <HAL_SPI_MspInit+0xe0>)
 800126c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800126e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001272:	61bb      	str	r3, [r7, #24]
 8001274:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b29      	ldr	r3, [pc, #164]	; (800131c <HAL_SPI_MspInit+0xe0>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	4a28      	ldr	r2, [pc, #160]	; (800131c <HAL_SPI_MspInit+0xe0>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001282:	4b26      	ldr	r3, [pc, #152]	; (800131c <HAL_SPI_MspInit+0xe0>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800128e:	23e0      	movs	r3, #224	; 0xe0
 8001290:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129a:	2303      	movs	r3, #3
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800129e:	2305      	movs	r3, #5
 80012a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	4619      	mov	r1, r3
 80012a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ac:	f008 faa2 	bl	80097f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80012b0:	e02d      	b.n	800130e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a1a      	ldr	r2, [pc, #104]	; (8001320 <HAL_SPI_MspInit+0xe4>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d128      	bne.n	800130e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012bc:	4b17      	ldr	r3, [pc, #92]	; (800131c <HAL_SPI_MspInit+0xe0>)
 80012be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c0:	4a16      	ldr	r2, [pc, #88]	; (800131c <HAL_SPI_MspInit+0xe0>)
 80012c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012c6:	6593      	str	r3, [r2, #88]	; 0x58
 80012c8:	4b14      	ldr	r3, [pc, #80]	; (800131c <HAL_SPI_MspInit+0xe0>)
 80012ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <HAL_SPI_MspInit+0xe0>)
 80012d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d8:	4a10      	ldr	r2, [pc, #64]	; (800131c <HAL_SPI_MspInit+0xe0>)
 80012da:	f043 0302 	orr.w	r3, r3, #2
 80012de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012e0:	4b0e      	ldr	r3, [pc, #56]	; (800131c <HAL_SPI_MspInit+0xe0>)
 80012e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e4:	f003 0302 	and.w	r3, r3, #2
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80012ec:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80012f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fa:	2303      	movs	r3, #3
 80012fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012fe:	2305      	movs	r3, #5
 8001300:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	4806      	ldr	r0, [pc, #24]	; (8001324 <HAL_SPI_MspInit+0xe8>)
 800130a:	f008 fa73 	bl	80097f4 <HAL_GPIO_Init>
}
 800130e:	bf00      	nop
 8001310:	3730      	adds	r7, #48	; 0x30
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40013000 	.word	0x40013000
 800131c:	40021000 	.word	0x40021000
 8001320:	40003800 	.word	0x40003800
 8001324:	48000400 	.word	0x48000400

08001328 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a23      	ldr	r2, [pc, #140]	; (80013c4 <HAL_TIM_Base_MspInit+0x9c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d10c      	bne.n	8001354 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800133a:	4b23      	ldr	r3, [pc, #140]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 800133c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800133e:	4a22      	ldr	r2, [pc, #136]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 8001340:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001344:	6613      	str	r3, [r2, #96]	; 0x60
 8001346:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 8001348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800134a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001352:	e032      	b.n	80013ba <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a1c      	ldr	r2, [pc, #112]	; (80013cc <HAL_TIM_Base_MspInit+0xa4>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d114      	bne.n	8001388 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800135e:	4b1a      	ldr	r3, [pc, #104]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 8001360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001362:	4a19      	ldr	r2, [pc, #100]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 8001364:	f043 0310 	orr.w	r3, r3, #16
 8001368:	6593      	str	r3, [r2, #88]	; 0x58
 800136a:	4b17      	ldr	r3, [pc, #92]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 800136c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800136e:	f003 0310 	and.w	r3, r3, #16
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	2100      	movs	r1, #0
 800137a:	2036      	movs	r0, #54	; 0x36
 800137c:	f008 f985 	bl	800968a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001380:	2036      	movs	r0, #54	; 0x36
 8001382:	f008 f99e 	bl	80096c2 <HAL_NVIC_EnableIRQ>
}
 8001386:	e018      	b.n	80013ba <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a10      	ldr	r2, [pc, #64]	; (80013d0 <HAL_TIM_Base_MspInit+0xa8>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d113      	bne.n	80013ba <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001392:	4b0d      	ldr	r3, [pc, #52]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001396:	4a0c      	ldr	r2, [pc, #48]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 8001398:	f043 0320 	orr.w	r3, r3, #32
 800139c:	6593      	str	r3, [r2, #88]	; 0x58
 800139e:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <HAL_TIM_Base_MspInit+0xa0>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a2:	f003 0320 	and.w	r3, r3, #32
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2100      	movs	r1, #0
 80013ae:	2037      	movs	r0, #55	; 0x37
 80013b0:	f008 f96b 	bl	800968a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80013b4:	2037      	movs	r0, #55	; 0x37
 80013b6:	f008 f984 	bl	80096c2 <HAL_NVIC_EnableIRQ>
}
 80013ba:	bf00      	nop
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40012c00 	.word	0x40012c00
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40001000 	.word	0x40001000
 80013d0:	40001400 	.word	0x40001400

080013d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <NMI_Handler+0x4>

080013da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013de:	e7fe      	b.n	80013de <HardFault_Handler+0x4>

080013e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e4:	e7fe      	b.n	80013e4 <MemManage_Handler+0x4>

080013e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e6:	b480      	push	{r7}
 80013e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ea:	e7fe      	b.n	80013ea <BusFault_Handler+0x4>

080013ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f0:	e7fe      	b.n	80013f0 <UsageFault_Handler+0x4>

080013f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f2:	b480      	push	{r7}
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001420:	f008 f814 	bl	800944c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}

08001428 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800142c:	4802      	ldr	r0, [pc, #8]	; (8001438 <USART1_IRQHandler+0x10>)
 800142e:	f00b fb37 	bl	800caa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000614 	.word	0x20000614

0800143c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001440:	4802      	ldr	r0, [pc, #8]	; (800144c <TIM6_DAC_IRQHandler+0x10>)
 8001442:	f00a fe89 	bl	800c158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000830 	.word	0x20000830

08001450 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001454:	4802      	ldr	r0, [pc, #8]	; (8001460 <TIM7_IRQHandler+0x10>)
 8001456:	f00a fe7f 	bl	800c158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	2000087c 	.word	0x2000087c

08001464 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001468:	4802      	ldr	r0, [pc, #8]	; (8001474 <LPUART1_IRQHandler+0x10>)
 800146a:	f00b fb19 	bl	800caa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000590 	.word	0x20000590

08001478 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
	return 1;
 800147c:	2301      	movs	r3, #1
}
 800147e:	4618      	mov	r0, r3
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <_kill>:

int _kill(int pid, int sig)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001492:	f00c fd9f 	bl	800dfd4 <__errno>
 8001496:	4603      	mov	r3, r0
 8001498:	2216      	movs	r2, #22
 800149a:	601a      	str	r2, [r3, #0]
	return -1;
 800149c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <_exit>:

void _exit (int status)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014b0:	f04f 31ff 	mov.w	r1, #4294967295
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff ffe7 	bl	8001488 <_kill>
	while (1) {}		/* Make sure we hang here */
 80014ba:	e7fe      	b.n	80014ba <_exit+0x12>

080014bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]
 80014cc:	e00a      	b.n	80014e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014ce:	f3af 8000 	nop.w
 80014d2:	4601      	mov	r1, r0
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	60ba      	str	r2, [r7, #8]
 80014da:	b2ca      	uxtb	r2, r1
 80014dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	3301      	adds	r3, #1
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	697a      	ldr	r2, [r7, #20]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	dbf0      	blt.n	80014ce <_read+0x12>
	}

return len;
 80014ec:	687b      	ldr	r3, [r7, #4]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	60f8      	str	r0, [r7, #12]
 80014fe:	60b9      	str	r1, [r7, #8]
 8001500:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
 8001506:	e009      	b.n	800151c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	1c5a      	adds	r2, r3, #1
 800150c:	60ba      	str	r2, [r7, #8]
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	4618      	mov	r0, r3
 8001512:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	3301      	adds	r3, #1
 800151a:	617b      	str	r3, [r7, #20]
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	429a      	cmp	r2, r3
 8001522:	dbf1      	blt.n	8001508 <_write+0x12>
	}
	return len;
 8001524:	687b      	ldr	r3, [r7, #4]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3718      	adds	r7, #24
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <_close>:

int _close(int file)
{
 800152e:	b480      	push	{r7}
 8001530:	b083      	sub	sp, #12
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
	return -1;
 8001536:	f04f 33ff 	mov.w	r3, #4294967295
}
 800153a:	4618      	mov	r0, r3
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001546:	b480      	push	{r7}
 8001548:	b083      	sub	sp, #12
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
 800154e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001556:	605a      	str	r2, [r3, #4]
	return 0;
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <_isatty>:

int _isatty(int file)
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
	return 1;
 800156e:	2301      	movs	r3, #1
}
 8001570:	4618      	mov	r0, r3
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
	return 0;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
	...

08001598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a0:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <_sbrk+0x5c>)
 80015a2:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <_sbrk+0x60>)
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ac:	4b13      	ldr	r3, [pc, #76]	; (80015fc <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <_sbrk+0x64>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	; (8001600 <_sbrk+0x68>)
 80015b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d207      	bcs.n	80015d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c8:	f00c fd04 	bl	800dfd4 <__errno>
 80015cc:	4603      	mov	r3, r0
 80015ce:	220c      	movs	r2, #12
 80015d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	e009      	b.n	80015ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d8:	4b08      	ldr	r3, [pc, #32]	; (80015fc <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015de:	4b07      	ldr	r3, [pc, #28]	; (80015fc <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	4a05      	ldr	r2, [pc, #20]	; (80015fc <_sbrk+0x64>)
 80015e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ea:	68fb      	ldr	r3, [r7, #12]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20010000 	.word	0x20010000
 80015f8:	00000400 	.word	0x00000400
 80015fc:	200008c8 	.word	0x200008c8
 8001600:	20002db8 	.word	0x20002db8

08001604 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <SystemInit+0x20>)
 800160a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800160e:	4a05      	ldr	r2, [pc, #20]	; (8001624 <SystemInit+0x20>)
 8001610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001614:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af02      	add	r7, sp, #8
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8001632:	f107 020f 	add.w	r2, r7, #15
 8001636:	1df9      	adds	r1, r7, #7
 8001638:	2364      	movs	r3, #100	; 0x64
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	2301      	movs	r3, #1
 800163e:	4804      	ldr	r0, [pc, #16]	; (8001650 <W25qxx_Spi+0x28>)
 8001640:	f00a f8c3 	bl	800b7ca <HAL_SPI_TransmitReceive>
	return ret;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	2000071c 	.word	0x2000071c

08001654 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	2300      	movs	r3, #0
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	2300      	movs	r3, #0
 8001668:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800166a:	2200      	movs	r2, #0
 800166c:	2101      	movs	r1, #1
 800166e:	4813      	ldr	r0, [pc, #76]	; (80016bc <W25qxx_ReadID+0x68>)
 8001670:	f008 fa3a 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8001674:	209f      	movs	r0, #159	; 0x9f
 8001676:	f7ff ffd7 	bl	8001628 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800167a:	20a5      	movs	r0, #165	; 0xa5
 800167c:	f7ff ffd4 	bl	8001628 <W25qxx_Spi>
 8001680:	4603      	mov	r3, r0
 8001682:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001684:	20a5      	movs	r0, #165	; 0xa5
 8001686:	f7ff ffcf 	bl	8001628 <W25qxx_Spi>
 800168a:	4603      	mov	r3, r0
 800168c:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800168e:	20a5      	movs	r0, #165	; 0xa5
 8001690:	f7ff ffca 	bl	8001628 <W25qxx_Spi>
 8001694:	4603      	mov	r3, r0
 8001696:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001698:	2201      	movs	r2, #1
 800169a:	2101      	movs	r1, #1
 800169c:	4807      	ldr	r0, [pc, #28]	; (80016bc <W25qxx_ReadID+0x68>)
 800169e:	f008 fa23 	bl	8009ae8 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	041a      	lsls	r2, r3, #16
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	4313      	orrs	r3, r2
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
	return Temp;
 80016b2:	68fb      	ldr	r3, [r7, #12]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	48000400 	.word	0x48000400

080016c0 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2101      	movs	r1, #1
 80016ca:	4816      	ldr	r0, [pc, #88]	; (8001724 <W25qxx_ReadUniqID+0x64>)
 80016cc:	f008 fa0c 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80016d0:	204b      	movs	r0, #75	; 0x4b
 80016d2:	f7ff ffa9 	bl	8001628 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80016d6:	2300      	movs	r3, #0
 80016d8:	71fb      	strb	r3, [r7, #7]
 80016da:	e005      	b.n	80016e8 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80016dc:	20a5      	movs	r0, #165	; 0xa5
 80016de:	f7ff ffa3 	bl	8001628 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	3301      	adds	r3, #1
 80016e6:	71fb      	strb	r3, [r7, #7]
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	2b03      	cmp	r3, #3
 80016ec:	d9f6      	bls.n	80016dc <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80016ee:	2300      	movs	r3, #0
 80016f0:	71bb      	strb	r3, [r7, #6]
 80016f2:	e00b      	b.n	800170c <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80016f4:	79bc      	ldrb	r4, [r7, #6]
 80016f6:	20a5      	movs	r0, #165	; 0xa5
 80016f8:	f7ff ff96 	bl	8001628 <W25qxx_Spi>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <W25qxx_ReadUniqID+0x68>)
 8001702:	4423      	add	r3, r4
 8001704:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8001706:	79bb      	ldrb	r3, [r7, #6]
 8001708:	3301      	adds	r3, #1
 800170a:	71bb      	strb	r3, [r7, #6]
 800170c:	79bb      	ldrb	r3, [r7, #6]
 800170e:	2b07      	cmp	r3, #7
 8001710:	d9f0      	bls.n	80016f4 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001712:	2201      	movs	r2, #1
 8001714:	2101      	movs	r1, #1
 8001716:	4803      	ldr	r0, [pc, #12]	; (8001724 <W25qxx_ReadUniqID+0x64>)
 8001718:	f008 f9e6 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	bd90      	pop	{r4, r7, pc}
 8001724:	48000400 	.word	0x48000400
 8001728:	200008cc 	.word	0x200008cc

0800172c <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001730:	2200      	movs	r2, #0
 8001732:	2101      	movs	r1, #1
 8001734:	4807      	ldr	r0, [pc, #28]	; (8001754 <W25qxx_WriteEnable+0x28>)
 8001736:	f008 f9d7 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 800173a:	2006      	movs	r0, #6
 800173c:	f7ff ff74 	bl	8001628 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001740:	2201      	movs	r2, #1
 8001742:	2101      	movs	r1, #1
 8001744:	4803      	ldr	r0, [pc, #12]	; (8001754 <W25qxx_WriteEnable+0x28>)
 8001746:	f008 f9cf 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800174a:	2001      	movs	r0, #1
 800174c:	f007 fe9e 	bl	800948c <HAL_Delay>
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}
 8001754:	48000400 	.word	0x48000400

08001758 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	2101      	movs	r1, #1
 800176a:	481c      	ldr	r0, [pc, #112]	; (80017dc <W25qxx_ReadStatusRegister+0x84>)
 800176c:	f008 f9bc 	bl	8009ae8 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d10c      	bne.n	8001790 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8001776:	2005      	movs	r0, #5
 8001778:	f7ff ff56 	bl	8001628 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800177c:	20a5      	movs	r0, #165	; 0xa5
 800177e:	f7ff ff53 	bl	8001628 <W25qxx_Spi>
 8001782:	4603      	mov	r3, r0
 8001784:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8001786:	4a16      	ldr	r2, [pc, #88]	; (80017e0 <W25qxx_ReadStatusRegister+0x88>)
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800178e:	e01b      	b.n	80017c8 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d10c      	bne.n	80017b0 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8001796:	2035      	movs	r0, #53	; 0x35
 8001798:	f7ff ff46 	bl	8001628 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800179c:	20a5      	movs	r0, #165	; 0xa5
 800179e:	f7ff ff43 	bl	8001628 <W25qxx_Spi>
 80017a2:	4603      	mov	r3, r0
 80017a4:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80017a6:	4a0e      	ldr	r2, [pc, #56]	; (80017e0 <W25qxx_ReadStatusRegister+0x88>)
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80017ae:	e00b      	b.n	80017c8 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80017b0:	2015      	movs	r0, #21
 80017b2:	f7ff ff39 	bl	8001628 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80017b6:	20a5      	movs	r0, #165	; 0xa5
 80017b8:	f7ff ff36 	bl	8001628 <W25qxx_Spi>
 80017bc:	4603      	mov	r3, r0
 80017be:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80017c0:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <W25qxx_ReadStatusRegister+0x88>)
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80017c8:	2201      	movs	r2, #1
 80017ca:	2101      	movs	r1, #1
 80017cc:	4803      	ldr	r0, [pc, #12]	; (80017dc <W25qxx_ReadStatusRegister+0x84>)
 80017ce:	f008 f98b 	bl	8009ae8 <HAL_GPIO_WritePin>
	return status;
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	48000400 	.word	0x48000400
 80017e0:	200008cc 	.word	0x200008cc

080017e4 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80017e8:	2001      	movs	r0, #1
 80017ea:	f007 fe4f 	bl	800948c <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2101      	movs	r1, #1
 80017f2:	480f      	ldr	r0, [pc, #60]	; (8001830 <W25qxx_WaitForWriteEnd+0x4c>)
 80017f4:	f008 f978 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80017f8:	2005      	movs	r0, #5
 80017fa:	f7ff ff15 	bl	8001628 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80017fe:	20a5      	movs	r0, #165	; 0xa5
 8001800:	f7ff ff12 	bl	8001628 <W25qxx_Spi>
 8001804:	4603      	mov	r3, r0
 8001806:	461a      	mov	r2, r3
 8001808:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <W25qxx_WaitForWriteEnd+0x50>)
 800180a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 800180e:	2001      	movs	r0, #1
 8001810:	f007 fe3c 	bl	800948c <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8001814:	4b07      	ldr	r3, [pc, #28]	; (8001834 <W25qxx_WaitForWriteEnd+0x50>)
 8001816:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1ed      	bne.n	80017fe <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001822:	2201      	movs	r2, #1
 8001824:	2101      	movs	r1, #1
 8001826:	4802      	ldr	r0, [pc, #8]	; (8001830 <W25qxx_WaitForWriteEnd+0x4c>)
 8001828:	f008 f95e 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	48000400 	.word	0x48000400
 8001834:	200008cc 	.word	0x200008cc

08001838 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 800183e:	4b65      	ldr	r3, [pc, #404]	; (80019d4 <W25qxx_Init+0x19c>)
 8001840:	2201      	movs	r2, #1
 8001842:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8001846:	e002      	b.n	800184e <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8001848:	2001      	movs	r0, #1
 800184a:	f007 fe1f 	bl	800948c <HAL_Delay>
	while (HAL_GetTick() < 100)
 800184e:	f007 fe11 	bl	8009474 <HAL_GetTick>
 8001852:	4603      	mov	r3, r0
 8001854:	2b63      	cmp	r3, #99	; 0x63
 8001856:	d9f7      	bls.n	8001848 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001858:	2201      	movs	r2, #1
 800185a:	2101      	movs	r1, #1
 800185c:	485e      	ldr	r0, [pc, #376]	; (80019d8 <W25qxx_Init+0x1a0>)
 800185e:	f008 f943 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8001862:	2064      	movs	r0, #100	; 0x64
 8001864:	f007 fe12 	bl	800948c <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8001868:	f7ff fef4 	bl	8001654 <W25qxx_ReadID>
 800186c:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	3b11      	subs	r3, #17
 8001874:	2b0f      	cmp	r3, #15
 8001876:	d86c      	bhi.n	8001952 <W25qxx_Init+0x11a>
 8001878:	a201      	add	r2, pc, #4	; (adr r2, 8001880 <W25qxx_Init+0x48>)
 800187a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187e:	bf00      	nop
 8001880:	08001945 	.word	0x08001945
 8001884:	08001937 	.word	0x08001937
 8001888:	08001929 	.word	0x08001929
 800188c:	0800191b 	.word	0x0800191b
 8001890:	0800190d 	.word	0x0800190d
 8001894:	080018ff 	.word	0x080018ff
 8001898:	080018f1 	.word	0x080018f1
 800189c:	080018e1 	.word	0x080018e1
 80018a0:	080018d1 	.word	0x080018d1
 80018a4:	08001953 	.word	0x08001953
 80018a8:	08001953 	.word	0x08001953
 80018ac:	08001953 	.word	0x08001953
 80018b0:	08001953 	.word	0x08001953
 80018b4:	08001953 	.word	0x08001953
 80018b8:	08001953 	.word	0x08001953
 80018bc:	080018c1 	.word	0x080018c1
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80018c0:	4b44      	ldr	r3, [pc, #272]	; (80019d4 <W25qxx_Init+0x19c>)
 80018c2:	220a      	movs	r2, #10
 80018c4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80018c6:	4b43      	ldr	r3, [pc, #268]	; (80019d4 <W25qxx_Init+0x19c>)
 80018c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018cc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80018ce:	e046      	b.n	800195e <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80018d0:	4b40      	ldr	r3, [pc, #256]	; (80019d4 <W25qxx_Init+0x19c>)
 80018d2:	2209      	movs	r2, #9
 80018d4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80018d6:	4b3f      	ldr	r3, [pc, #252]	; (80019d4 <W25qxx_Init+0x19c>)
 80018d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018dc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 80018de:	e03e      	b.n	800195e <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80018e0:	4b3c      	ldr	r3, [pc, #240]	; (80019d4 <W25qxx_Init+0x19c>)
 80018e2:	2208      	movs	r2, #8
 80018e4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80018e6:	4b3b      	ldr	r3, [pc, #236]	; (80019d4 <W25qxx_Init+0x19c>)
 80018e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ec:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 80018ee:	e036      	b.n	800195e <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80018f0:	4b38      	ldr	r3, [pc, #224]	; (80019d4 <W25qxx_Init+0x19c>)
 80018f2:	2207      	movs	r2, #7
 80018f4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80018f6:	4b37      	ldr	r3, [pc, #220]	; (80019d4 <W25qxx_Init+0x19c>)
 80018f8:	2280      	movs	r2, #128	; 0x80
 80018fa:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 80018fc:	e02f      	b.n	800195e <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 80018fe:	4b35      	ldr	r3, [pc, #212]	; (80019d4 <W25qxx_Init+0x19c>)
 8001900:	2206      	movs	r2, #6
 8001902:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8001904:	4b33      	ldr	r3, [pc, #204]	; (80019d4 <W25qxx_Init+0x19c>)
 8001906:	2240      	movs	r2, #64	; 0x40
 8001908:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 800190a:	e028      	b.n	800195e <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800190c:	4b31      	ldr	r3, [pc, #196]	; (80019d4 <W25qxx_Init+0x19c>)
 800190e:	2205      	movs	r2, #5
 8001910:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8001912:	4b30      	ldr	r3, [pc, #192]	; (80019d4 <W25qxx_Init+0x19c>)
 8001914:	2220      	movs	r2, #32
 8001916:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8001918:	e021      	b.n	800195e <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800191a:	4b2e      	ldr	r3, [pc, #184]	; (80019d4 <W25qxx_Init+0x19c>)
 800191c:	2204      	movs	r2, #4
 800191e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8001920:	4b2c      	ldr	r3, [pc, #176]	; (80019d4 <W25qxx_Init+0x19c>)
 8001922:	2210      	movs	r2, #16
 8001924:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8001926:	e01a      	b.n	800195e <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8001928:	4b2a      	ldr	r3, [pc, #168]	; (80019d4 <W25qxx_Init+0x19c>)
 800192a:	2203      	movs	r2, #3
 800192c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800192e:	4b29      	ldr	r3, [pc, #164]	; (80019d4 <W25qxx_Init+0x19c>)
 8001930:	2208      	movs	r2, #8
 8001932:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8001934:	e013      	b.n	800195e <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8001936:	4b27      	ldr	r3, [pc, #156]	; (80019d4 <W25qxx_Init+0x19c>)
 8001938:	2202      	movs	r2, #2
 800193a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 800193c:	4b25      	ldr	r3, [pc, #148]	; (80019d4 <W25qxx_Init+0x19c>)
 800193e:	2204      	movs	r2, #4
 8001940:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8001942:	e00c      	b.n	800195e <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8001944:	4b23      	ldr	r3, [pc, #140]	; (80019d4 <W25qxx_Init+0x19c>)
 8001946:	2201      	movs	r2, #1
 8001948:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 800194a:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <W25qxx_Init+0x19c>)
 800194c:	2202      	movs	r2, #2
 800194e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8001950:	e005      	b.n	800195e <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8001952:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <W25qxx_Init+0x19c>)
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 800195a:	2300      	movs	r3, #0
 800195c:	e036      	b.n	80019cc <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 800195e:	4b1d      	ldr	r3, [pc, #116]	; (80019d4 <W25qxx_Init+0x19c>)
 8001960:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001964:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8001966:	4b1b      	ldr	r3, [pc, #108]	; (80019d4 <W25qxx_Init+0x19c>)
 8001968:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800196c:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800196e:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <W25qxx_Init+0x19c>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	4a17      	ldr	r2, [pc, #92]	; (80019d4 <W25qxx_Init+0x19c>)
 8001976:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8001978:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <W25qxx_Init+0x19c>)
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	4a15      	ldr	r2, [pc, #84]	; (80019d4 <W25qxx_Init+0x19c>)
 800197e:	6912      	ldr	r2, [r2, #16]
 8001980:	fb02 f303 	mul.w	r3, r2, r3
 8001984:	4a13      	ldr	r2, [pc, #76]	; (80019d4 <W25qxx_Init+0x19c>)
 8001986:	8952      	ldrh	r2, [r2, #10]
 8001988:	fbb3 f3f2 	udiv	r3, r3, r2
 800198c:	4a11      	ldr	r2, [pc, #68]	; (80019d4 <W25qxx_Init+0x19c>)
 800198e:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8001990:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <W25qxx_Init+0x19c>)
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	4a0f      	ldr	r2, [pc, #60]	; (80019d4 <W25qxx_Init+0x19c>)
 8001998:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <W25qxx_Init+0x19c>)
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	4a0d      	ldr	r2, [pc, #52]	; (80019d4 <W25qxx_Init+0x19c>)
 80019a0:	6912      	ldr	r2, [r2, #16]
 80019a2:	fb02 f303 	mul.w	r3, r2, r3
 80019a6:	0a9b      	lsrs	r3, r3, #10
 80019a8:	4a0a      	ldr	r2, [pc, #40]	; (80019d4 <W25qxx_Init+0x19c>)
 80019aa:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80019ac:	f7ff fe88 	bl	80016c0 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80019b0:	2001      	movs	r0, #1
 80019b2:	f7ff fed1 	bl	8001758 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80019b6:	2002      	movs	r0, #2
 80019b8:	f7ff fece 	bl	8001758 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80019bc:	2003      	movs	r0, #3
 80019be:	f7ff fecb 	bl	8001758 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 80019c2:	4b04      	ldr	r3, [pc, #16]	; (80019d4 <W25qxx_Init+0x19c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80019ca:	2301      	movs	r3, #1
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	200008cc 	.word	0x200008cc
 80019d8:	48000400 	.word	0x48000400

080019dc <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 80019e4:	e002      	b.n	80019ec <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 80019e6:	2001      	movs	r0, #1
 80019e8:	f007 fd50 	bl	800948c <HAL_Delay>
	while (w25qxx.Lock == 1)
 80019ec:	4b25      	ldr	r3, [pc, #148]	; (8001a84 <W25qxx_EraseSector+0xa8>)
 80019ee:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d0f7      	beq.n	80019e6 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 80019f6:	4b23      	ldr	r3, [pc, #140]	; (8001a84 <W25qxx_EraseSector+0xa8>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 80019fe:	f7ff fef1 	bl	80017e4 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8001a02:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <W25qxx_EraseSector+0xa8>)
 8001a04:	691a      	ldr	r2, [r3, #16]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	fb02 f303 	mul.w	r3, r2, r3
 8001a0c:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8001a0e:	f7ff fe8d 	bl	800172c <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2101      	movs	r1, #1
 8001a16:	481c      	ldr	r0, [pc, #112]	; (8001a88 <W25qxx_EraseSector+0xac>)
 8001a18:	f008 f866 	bl	8009ae8 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8001a1c:	4b19      	ldr	r3, [pc, #100]	; (8001a84 <W25qxx_EraseSector+0xa8>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b08      	cmp	r3, #8
 8001a22:	d909      	bls.n	8001a38 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8001a24:	2021      	movs	r0, #33	; 0x21
 8001a26:	f7ff fdff 	bl	8001628 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	0e1b      	lsrs	r3, r3, #24
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff fdf9 	bl	8001628 <W25qxx_Spi>
 8001a36:	e002      	b.n	8001a3e <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8001a38:	2020      	movs	r0, #32
 8001a3a:	f7ff fdf5 	bl	8001628 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	0c1b      	lsrs	r3, r3, #16
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff fdef 	bl	8001628 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	0a1b      	lsrs	r3, r3, #8
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fde9 	bl	8001628 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fde4 	bl	8001628 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001a60:	2201      	movs	r2, #1
 8001a62:	2101      	movs	r1, #1
 8001a64:	4808      	ldr	r0, [pc, #32]	; (8001a88 <W25qxx_EraseSector+0xac>)
 8001a66:	f008 f83f 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8001a6a:	f7ff febb 	bl	80017e4 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8001a6e:	2001      	movs	r0, #1
 8001a70:	f007 fd0c 	bl	800948c <HAL_Delay>
	w25qxx.Lock = 0;
 8001a74:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <W25qxx_EraseSector+0xa8>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	200008cc 	.word	0x200008cc
 8001a88:	48000400 	.word	0x48000400

08001a8c <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8001a94:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <W25qxx_SectorToPage+0x28>)
 8001a96:	691b      	ldr	r3, [r3, #16]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	fb02 f303 	mul.w	r3, r2, r3
 8001a9e:	4a05      	ldr	r2, [pc, #20]	; (8001ab4 <W25qxx_SectorToPage+0x28>)
 8001aa0:	8952      	ldrh	r2, [r2, #10]
 8001aa2:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	200008cc 	.word	0x200008cc

08001ab8 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
 8001ac4:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8001ac6:	e002      	b.n	8001ace <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8001ac8:	2001      	movs	r0, #1
 8001aca:	f007 fcdf 	bl	800948c <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001ace:	4b39      	ldr	r3, [pc, #228]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001ad0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d0f7      	beq.n	8001ac8 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8001ad8:	4b36      	ldr	r3, [pc, #216]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4a33      	ldr	r2, [pc, #204]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001ae8:	8952      	ldrh	r2, [r2, #10]
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d802      	bhi.n	8001af4 <W25qxx_WritePage+0x3c>
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d105      	bne.n	8001b00 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001af4:	4b2f      	ldr	r3, [pc, #188]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001af6:	895b      	ldrh	r3, [r3, #10]
 8001af8:	461a      	mov	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	4413      	add	r3, r2
 8001b06:	4a2b      	ldr	r2, [pc, #172]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001b08:	8952      	ldrh	r2, [r2, #10]
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d905      	bls.n	8001b1a <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001b0e:	4b29      	ldr	r3, [pc, #164]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001b10:	895b      	ldrh	r3, [r3, #10]
 8001b12:	461a      	mov	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8001b1a:	f7ff fe63 	bl	80017e4 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8001b1e:	f7ff fe05 	bl	800172c <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2101      	movs	r1, #1
 8001b26:	4824      	ldr	r0, [pc, #144]	; (8001bb8 <W25qxx_WritePage+0x100>)
 8001b28:	f007 ffde 	bl	8009ae8 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8001b2c:	4b21      	ldr	r3, [pc, #132]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001b2e:	895b      	ldrh	r3, [r3, #10]
 8001b30:	461a      	mov	r2, r3
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	fb02 f303 	mul.w	r3, r2, r3
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8001b3e:	4b1d      	ldr	r3, [pc, #116]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b08      	cmp	r3, #8
 8001b44:	d909      	bls.n	8001b5a <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8001b46:	2012      	movs	r0, #18
 8001b48:	f7ff fd6e 	bl	8001628 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	0e1b      	lsrs	r3, r3, #24
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff fd68 	bl	8001628 <W25qxx_Spi>
 8001b58:	e002      	b.n	8001b60 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8001b5a:	2002      	movs	r0, #2
 8001b5c:	f7ff fd64 	bl	8001628 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	0c1b      	lsrs	r3, r3, #16
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff fd5e 	bl	8001628 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	0a1b      	lsrs	r3, r3, #8
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fd58 	bl	8001628 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff fd53 	bl	8001628 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	b29a      	uxth	r2, r3
 8001b86:	2364      	movs	r3, #100	; 0x64
 8001b88:	68f9      	ldr	r1, [r7, #12]
 8001b8a:	480c      	ldr	r0, [pc, #48]	; (8001bbc <W25qxx_WritePage+0x104>)
 8001b8c:	f009 fb7f 	bl	800b28e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001b90:	2201      	movs	r2, #1
 8001b92:	2101      	movs	r1, #1
 8001b94:	4808      	ldr	r0, [pc, #32]	; (8001bb8 <W25qxx_WritePage+0x100>)
 8001b96:	f007 ffa7 	bl	8009ae8 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8001b9a:	f7ff fe23 	bl	80017e4 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8001b9e:	2001      	movs	r0, #1
 8001ba0:	f007 fc74 	bl	800948c <HAL_Delay>
	w25qxx.Lock = 0;
 8001ba4:	4b03      	ldr	r3, [pc, #12]	; (8001bb4 <W25qxx_WritePage+0xfc>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001bac:	bf00      	nop
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	200008cc 	.word	0x200008cc
 8001bb8:	48000400 	.word	0x48000400
 8001bbc:	2000071c 	.word	0x2000071c

08001bc0 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b088      	sub	sp, #32
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
 8001bcc:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8001bce:	4b2c      	ldr	r3, [pc, #176]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d802      	bhi.n	8001bde <W25qxx_WriteSector+0x1e>
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d102      	bne.n	8001be4 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8001bde:	4b28      	ldr	r3, [pc, #160]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8001be4:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d243      	bcs.n	8001c76 <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	441a      	add	r2, r3
 8001bf4:	4b22      	ldr	r3, [pc, #136]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d905      	bls.n	8001c08 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8001bfc:	4b20      	ldr	r3, [pc, #128]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001bfe:	691a      	ldr	r2, [r3, #16]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	61bb      	str	r3, [r7, #24]
 8001c06:	e001      	b.n	8001c0c <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8001c0c:	68b8      	ldr	r0, [r7, #8]
 8001c0e:	f7ff ff3d 	bl	8001a8c <W25qxx_SectorToPage>
 8001c12:	4602      	mov	r2, r0
 8001c14:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001c16:	895b      	ldrh	r3, [r3, #10]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c20:	4413      	add	r3, r2
 8001c22:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8001c24:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001c26:	895b      	ldrh	r3, [r3, #10]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c30:	fb01 f202 	mul.w	r2, r1, r2
 8001c34:	1a9b      	subs	r3, r3, r2
 8001c36:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	69f9      	ldr	r1, [r7, #28]
 8001c3e:	68f8      	ldr	r0, [r7, #12]
 8001c40:	f7ff ff3a 	bl	8001ab8 <W25qxx_WritePage>
		StartPage++;
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	3301      	adds	r3, #1
 8001c48:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8001c4a:	4b0d      	ldr	r3, [pc, #52]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001c4c:	895b      	ldrh	r3, [r3, #10]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	1a9a      	subs	r2, r3, r2
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	4413      	add	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <W25qxx_WriteSector+0xc0>)
 8001c5c:	895b      	ldrh	r3, [r3, #10]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4413      	add	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	dce1      	bgt.n	8001c38 <W25qxx_WriteSector+0x78>
 8001c74:	e000      	b.n	8001c78 <W25qxx_WriteSector+0xb8>
		return;
 8001c76:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8001c78:	3720      	adds	r7, #32
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200008cc 	.word	0x200008cc

08001c84 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
 8001c90:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8001c92:	e002      	b.n	8001c9a <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8001c94:	2001      	movs	r0, #1
 8001c96:	f007 fbf9 	bl	800948c <HAL_Delay>
	while (w25qxx.Lock == 1)
 8001c9a:	4b36      	ldr	r3, [pc, #216]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001c9c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d0f7      	beq.n	8001c94 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8001ca4:	4b33      	ldr	r3, [pc, #204]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8001cac:	4b31      	ldr	r3, [pc, #196]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001cae:	895b      	ldrh	r3, [r3, #10]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d802      	bhi.n	8001cbe <W25qxx_ReadPage+0x3a>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d102      	bne.n	8001cc4 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8001cbe:	4b2d      	ldr	r3, [pc, #180]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001cc0:	895b      	ldrh	r3, [r3, #10]
 8001cc2:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	4413      	add	r3, r2
 8001cca:	4a2a      	ldr	r2, [pc, #168]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001ccc:	8952      	ldrh	r2, [r2, #10]
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d905      	bls.n	8001cde <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8001cd2:	4b28      	ldr	r3, [pc, #160]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001cd4:	895b      	ldrh	r3, [r3, #10]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8001cde:	4b25      	ldr	r3, [pc, #148]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001ce0:	895b      	ldrh	r3, [r3, #10]
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	fb02 f303 	mul.w	r3, r2, r3
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	4413      	add	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	4820      	ldr	r0, [pc, #128]	; (8001d78 <W25qxx_ReadPage+0xf4>)
 8001cf6:	f007 fef7 	bl	8009ae8 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8001cfa:	4b1e      	ldr	r3, [pc, #120]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b08      	cmp	r3, #8
 8001d00:	d909      	bls.n	8001d16 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8001d02:	200c      	movs	r0, #12
 8001d04:	f7ff fc90 	bl	8001628 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	0e1b      	lsrs	r3, r3, #24
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff fc8a 	bl	8001628 <W25qxx_Spi>
 8001d14:	e002      	b.n	8001d1c <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8001d16:	200b      	movs	r0, #11
 8001d18:	f7ff fc86 	bl	8001628 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	0c1b      	lsrs	r3, r3, #16
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fc80 	bl	8001628 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	0a1b      	lsrs	r3, r3, #8
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fc7a 	bl	8001628 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff fc75 	bl	8001628 <W25qxx_Spi>
	W25qxx_Spi(0);
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7ff fc72 	bl	8001628 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	2364      	movs	r3, #100	; 0x64
 8001d4a:	68f9      	ldr	r1, [r7, #12]
 8001d4c:	480b      	ldr	r0, [pc, #44]	; (8001d7c <W25qxx_ReadPage+0xf8>)
 8001d4e:	f009 fc0c 	bl	800b56a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8001d52:	2201      	movs	r2, #1
 8001d54:	2101      	movs	r1, #1
 8001d56:	4808      	ldr	r0, [pc, #32]	; (8001d78 <W25qxx_ReadPage+0xf4>)
 8001d58:	f007 fec6 	bl	8009ae8 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f007 fb95 	bl	800948c <HAL_Delay>
	w25qxx.Lock = 0;
 8001d62:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <W25qxx_ReadPage+0xf0>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001d6a:	bf00      	nop
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	200008cc 	.word	0x200008cc
 8001d78:	48000400 	.word	0x48000400
 8001d7c:	2000071c 	.word	0x2000071c

08001d80 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
 8001d8c:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8001d8e:	4b2c      	ldr	r3, [pc, #176]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	683a      	ldr	r2, [r7, #0]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d802      	bhi.n	8001d9e <W25qxx_ReadSector+0x1e>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d102      	bne.n	8001da4 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8001d9e:	4b28      	ldr	r3, [pc, #160]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8001da4:	4b26      	ldr	r3, [pc, #152]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d243      	bcs.n	8001e36 <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	441a      	add	r2, r3
 8001db4:	4b22      	ldr	r3, [pc, #136]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d905      	bls.n	8001dc8 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8001dbc:	4b20      	ldr	r3, [pc, #128]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	61bb      	str	r3, [r7, #24]
 8001dc6:	e001      	b.n	8001dcc <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8001dcc:	68b8      	ldr	r0, [r7, #8]
 8001dce:	f7ff fe5d 	bl	8001a8c <W25qxx_SectorToPage>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001dd6:	895b      	ldrh	r3, [r3, #10]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	fbb3 f3f1 	udiv	r3, r3, r1
 8001de0:	4413      	add	r3, r2
 8001de2:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8001de4:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001de6:	895b      	ldrh	r3, [r3, #10]
 8001de8:	461a      	mov	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	fbb3 f1f2 	udiv	r1, r3, r2
 8001df0:	fb01 f202 	mul.w	r2, r1, r2
 8001df4:	1a9b      	subs	r3, r3, r2
 8001df6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	69f9      	ldr	r1, [r7, #28]
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f7ff ff40 	bl	8001c84 <W25qxx_ReadPage>
		StartPage++;
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	3301      	adds	r3, #1
 8001e08:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8001e0a:	4b0d      	ldr	r3, [pc, #52]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001e0c:	895b      	ldrh	r3, [r3, #10]
 8001e0e:	461a      	mov	r2, r3
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	1a9a      	subs	r2, r3, r2
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	4413      	add	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8001e1a:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <W25qxx_ReadSector+0xc0>)
 8001e1c:	895b      	ldrh	r3, [r3, #10]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	4413      	add	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	dce1      	bgt.n	8001df8 <W25qxx_ReadSector+0x78>
 8001e34:	e000      	b.n	8001e38 <W25qxx_ReadSector+0xb8>
		return;
 8001e36:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8001e38:	3720      	adds	r7, #32
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	200008cc 	.word	0x200008cc

08001e44 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8001e4c:	4b22      	ldr	r3, [pc, #136]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001e52:	4b21      	ldr	r3, [pc, #132]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001e58:	4b1f      	ldr	r3, [pc, #124]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d003      	beq.n	8001e68 <WIZCHIP_READ+0x24>
 8001e60:	4b1d      	ldr	r3, [pc, #116]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d114      	bne.n	8001e92 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001e68:	4b1b      	ldr	r3, [pc, #108]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	0c12      	lsrs	r2, r2, #16
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	4610      	mov	r0, r2
 8001e74:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001e76:	4b18      	ldr	r3, [pc, #96]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	0a12      	lsrs	r2, r2, #8
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	4610      	mov	r0, r2
 8001e82:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001e84:	4b14      	ldr	r3, [pc, #80]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	4798      	blx	r3
 8001e90:	e011      	b.n	8001eb6 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	0c1b      	lsrs	r3, r3, #16
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001ea8:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eac:	f107 020c 	add.w	r2, r7, #12
 8001eb0:	2103      	movs	r1, #3
 8001eb2:	4610      	mov	r0, r2
 8001eb4:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	4798      	blx	r3
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001ec0:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001ec6:	4b04      	ldr	r3, [pc, #16]	; (8001ed8 <WIZCHIP_READ+0x94>)
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	4798      	blx	r3
   return ret;
 8001ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000050 	.word	0x20000050

08001edc <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8001ee8:	4b22      	ldr	r3, [pc, #136]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001eee:	4b21      	ldr	r3, [pc, #132]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f043 0304 	orr.w	r3, r3, #4
 8001efa:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001efc:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d119      	bne.n	8001f38 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001f04:	4b1b      	ldr	r3, [pc, #108]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	0c12      	lsrs	r2, r2, #16
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	4610      	mov	r0, r2
 8001f10:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001f12:	4b18      	ldr	r3, [pc, #96]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	0a12      	lsrs	r2, r2, #8
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001f20:	4b14      	ldr	r3, [pc, #80]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001f2e:	6a1b      	ldr	r3, [r3, #32]
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	4610      	mov	r0, r2
 8001f34:	4798      	blx	r3
 8001f36:	e013      	b.n	8001f60 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	0c1b      	lsrs	r3, r3, #16
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	0a1b      	lsrs	r3, r3, #8
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8001f4e:	78fb      	ldrb	r3, [r7, #3]
 8001f50:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8001f52:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f56:	f107 020c 	add.w	r2, r7, #12
 8001f5a:	2104      	movs	r1, #4
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001f60:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001f66:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <WIZCHIP_WRITE+0x98>)
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	4798      	blx	r3
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000050 	.word	0x20000050

08001f78 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001f78:	b590      	push	{r4, r7, lr}
 8001f7a:	b087      	sub	sp, #28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	4613      	mov	r3, r2
 8001f84:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001f86:	4b2b      	ldr	r3, [pc, #172]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001f8c:	4b29      	ldr	r3, [pc, #164]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001f8e:	695b      	ldr	r3, [r3, #20]
 8001f90:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001f92:	4b28      	ldr	r3, [pc, #160]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <WIZCHIP_READ_BUF+0x2a>
 8001f9a:	4b26      	ldr	r3, [pc, #152]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d126      	bne.n	8001ff0 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001fa2:	4b24      	ldr	r3, [pc, #144]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001fa4:	6a1b      	ldr	r3, [r3, #32]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	0c12      	lsrs	r2, r2, #16
 8001faa:	b2d2      	uxtb	r2, r2
 8001fac:	4610      	mov	r0, r2
 8001fae:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001fb0:	4b20      	ldr	r3, [pc, #128]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	0a12      	lsrs	r2, r2, #8
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	4610      	mov	r0, r2
 8001fbc:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	4610      	mov	r0, r2
 8001fc8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001fca:	2300      	movs	r3, #0
 8001fcc:	82fb      	strh	r3, [r7, #22]
 8001fce:	e00a      	b.n	8001fe6 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001fd0:	4b18      	ldr	r3, [pc, #96]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8001fd2:	69db      	ldr	r3, [r3, #28]
 8001fd4:	8afa      	ldrh	r2, [r7, #22]
 8001fd6:	68b9      	ldr	r1, [r7, #8]
 8001fd8:	188c      	adds	r4, r1, r2
 8001fda:	4798      	blx	r3
 8001fdc:	4603      	mov	r3, r0
 8001fde:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8001fe0:	8afb      	ldrh	r3, [r7, #22]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	82fb      	strh	r3, [r7, #22]
 8001fe6:	8afa      	ldrh	r2, [r7, #22]
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d3f0      	bcc.n	8001fd0 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001fee:	e017      	b.n	8002020 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	0c1b      	lsrs	r3, r3, #16
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	0a1b      	lsrs	r3, r3, #8
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	b2db      	uxtb	r3, r3
 8002004:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002006:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8002008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200a:	f107 0210 	add.w	r2, r7, #16
 800200e:	2103      	movs	r1, #3
 8002010:	4610      	mov	r0, r2
 8002012:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8002014:	4b07      	ldr	r3, [pc, #28]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8002016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002018:	88fa      	ldrh	r2, [r7, #6]
 800201a:	4611      	mov	r1, r2
 800201c:	68b8      	ldr	r0, [r7, #8]
 800201e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002020:	4b04      	ldr	r3, [pc, #16]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002026:	4b03      	ldr	r3, [pc, #12]	; (8002034 <WIZCHIP_READ_BUF+0xbc>)
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	4798      	blx	r3
}
 800202c:	bf00      	nop
 800202e:	371c      	adds	r7, #28
 8002030:	46bd      	mov	sp, r7
 8002032:	bd90      	pop	{r4, r7, pc}
 8002034:	20000050 	.word	0x20000050

08002038 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	4613      	mov	r3, r2
 8002044:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002046:	4b2b      	ldr	r3, [pc, #172]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800204c:	4b29      	ldr	r3, [pc, #164]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f043 0304 	orr.w	r3, r3, #4
 8002058:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800205a:	4b26      	ldr	r3, [pc, #152]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 800205c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205e:	2b00      	cmp	r3, #0
 8002060:	d126      	bne.n	80020b0 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002062:	4b24      	ldr	r3, [pc, #144]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	0c12      	lsrs	r2, r2, #16
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	4610      	mov	r0, r2
 800206e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002070:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	0a12      	lsrs	r2, r2, #8
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	4610      	mov	r0, r2
 800207c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800207e:	4b1d      	ldr	r3, [pc, #116]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	4610      	mov	r0, r2
 8002088:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800208a:	2300      	movs	r3, #0
 800208c:	82fb      	strh	r3, [r7, #22]
 800208e:	e00a      	b.n	80020a6 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002090:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	8afa      	ldrh	r2, [r7, #22]
 8002096:	68b9      	ldr	r1, [r7, #8]
 8002098:	440a      	add	r2, r1
 800209a:	7812      	ldrb	r2, [r2, #0]
 800209c:	4610      	mov	r0, r2
 800209e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80020a0:	8afb      	ldrh	r3, [r7, #22]
 80020a2:	3301      	adds	r3, #1
 80020a4:	82fb      	strh	r3, [r7, #22]
 80020a6:	8afa      	ldrh	r2, [r7, #22]
 80020a8:	88fb      	ldrh	r3, [r7, #6]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d3f0      	bcc.n	8002090 <WIZCHIP_WRITE_BUF+0x58>
 80020ae:	e017      	b.n	80020e0 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	0c1b      	lsrs	r3, r3, #16
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	0a1b      	lsrs	r3, r3, #8
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80020c6:	4b0b      	ldr	r3, [pc, #44]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 80020c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ca:	f107 0210 	add.w	r2, r7, #16
 80020ce:	2103      	movs	r1, #3
 80020d0:	4610      	mov	r0, r2
 80020d2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80020d4:	4b07      	ldr	r3, [pc, #28]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 80020d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d8:	88fa      	ldrh	r2, [r7, #6]
 80020da:	4611      	mov	r1, r2
 80020dc:	68b8      	ldr	r0, [r7, #8]
 80020de:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80020e0:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80020e6:	4b03      	ldr	r3, [pc, #12]	; (80020f4 <WIZCHIP_WRITE_BUF+0xbc>)
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	4798      	blx	r3
}
 80020ec:	bf00      	nop
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000050 	.word	0x20000050

080020f8 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80020f8:	b590      	push	{r4, r7, lr}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002102:	2300      	movs	r3, #0
 8002104:	81fb      	strh	r3, [r7, #14]
 8002106:	2300      	movs	r3, #0
 8002108:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	3301      	adds	r3, #1
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff fe94 	bl	8001e44 <WIZCHIP_READ>
 800211c:	4603      	mov	r3, r0
 800211e:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002120:	89bb      	ldrh	r3, [r7, #12]
 8002122:	021b      	lsls	r3, r3, #8
 8002124:	b29c      	uxth	r4, r3
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	3301      	adds	r3, #1
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fe86 	bl	8001e44 <WIZCHIP_READ>
 8002138:	4603      	mov	r3, r0
 800213a:	b29b      	uxth	r3, r3
 800213c:	4423      	add	r3, r4
 800213e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002140:	89bb      	ldrh	r3, [r7, #12]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d01a      	beq.n	800217c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	3301      	adds	r3, #1
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff fe76 	bl	8001e44 <WIZCHIP_READ>
 8002158:	4603      	mov	r3, r0
 800215a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800215c:	89fb      	ldrh	r3, [r7, #14]
 800215e:	021b      	lsls	r3, r3, #8
 8002160:	b29c      	uxth	r4, r3
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	3301      	adds	r3, #1
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fe68 	bl	8001e44 <WIZCHIP_READ>
 8002174:	4603      	mov	r3, r0
 8002176:	b29b      	uxth	r3, r3
 8002178:	4423      	add	r3, r4
 800217a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800217c:	89fa      	ldrh	r2, [r7, #14]
 800217e:	89bb      	ldrh	r3, [r7, #12]
 8002180:	429a      	cmp	r2, r3
 8002182:	d1c2      	bne.n	800210a <getSn_TX_FSR+0x12>
   return val;
 8002184:	89fb      	ldrh	r3, [r7, #14]
}
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bd90      	pop	{r4, r7, pc}

0800218e <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800218e:	b590      	push	{r4, r7, lr}
 8002190:	b085      	sub	sp, #20
 8002192:	af00      	add	r7, sp, #0
 8002194:	4603      	mov	r3, r0
 8002196:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002198:	2300      	movs	r3, #0
 800219a:	81fb      	strh	r3, [r7, #14]
 800219c:	2300      	movs	r3, #0
 800219e:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	3301      	adds	r3, #1
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fe49 	bl	8001e44 <WIZCHIP_READ>
 80021b2:	4603      	mov	r3, r0
 80021b4:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80021b6:	89bb      	ldrh	r3, [r7, #12]
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	b29c      	uxth	r4, r3
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	3301      	adds	r3, #1
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff fe3b 	bl	8001e44 <WIZCHIP_READ>
 80021ce:	4603      	mov	r3, r0
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	4423      	add	r3, r4
 80021d4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80021d6:	89bb      	ldrh	r3, [r7, #12]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d01a      	beq.n	8002212 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80021dc:	79fb      	ldrb	r3, [r7, #7]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	3301      	adds	r3, #1
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fe2b 	bl	8001e44 <WIZCHIP_READ>
 80021ee:	4603      	mov	r3, r0
 80021f0:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80021f2:	89fb      	ldrh	r3, [r7, #14]
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	b29c      	uxth	r4, r3
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	3301      	adds	r3, #1
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fe1d 	bl	8001e44 <WIZCHIP_READ>
 800220a:	4603      	mov	r3, r0
 800220c:	b29b      	uxth	r3, r3
 800220e:	4423      	add	r3, r4
 8002210:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002212:	89fa      	ldrh	r2, [r7, #14]
 8002214:	89bb      	ldrh	r3, [r7, #12]
 8002216:	429a      	cmp	r2, r3
 8002218:	d1c2      	bne.n	80021a0 <getSn_RX_RSR+0x12>
   return val;
 800221a:	89fb      	ldrh	r3, [r7, #14]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	bd90      	pop	{r4, r7, pc}

08002224 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002224:	b590      	push	{r4, r7, lr}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	6039      	str	r1, [r7, #0]
 800222e:	71fb      	strb	r3, [r7, #7]
 8002230:	4613      	mov	r3, r2
 8002232:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 800223c:	88bb      	ldrh	r3, [r7, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d048      	beq.n	80022d4 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	3301      	adds	r3, #1
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff fdf8 	bl	8001e44 <WIZCHIP_READ>
 8002254:	4603      	mov	r3, r0
 8002256:	b29b      	uxth	r3, r3
 8002258:	021b      	lsls	r3, r3, #8
 800225a:	b29c      	uxth	r4, r3
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	3301      	adds	r3, #1
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fdeb 	bl	8001e44 <WIZCHIP_READ>
 800226e:	4603      	mov	r3, r0
 8002270:	b29b      	uxth	r3, r3
 8002272:	4423      	add	r3, r4
 8002274:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002276:	89fb      	ldrh	r3, [r7, #14]
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	79fa      	ldrb	r2, [r7, #7]
 800227c:	0092      	lsls	r2, r2, #2
 800227e:	3202      	adds	r2, #2
 8002280:	00d2      	lsls	r2, r2, #3
 8002282:	4413      	add	r3, r2
 8002284:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002286:	88bb      	ldrh	r3, [r7, #4]
 8002288:	461a      	mov	r2, r3
 800228a:	6839      	ldr	r1, [r7, #0]
 800228c:	68b8      	ldr	r0, [r7, #8]
 800228e:	f7ff fed3 	bl	8002038 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8002292:	89fa      	ldrh	r2, [r7, #14]
 8002294:	88bb      	ldrh	r3, [r7, #4]
 8002296:	4413      	add	r3, r2
 8002298:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	3301      	adds	r3, #1
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80022a6:	461a      	mov	r2, r3
 80022a8:	89fb      	ldrh	r3, [r7, #14]
 80022aa:	0a1b      	lsrs	r3, r3, #8
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	4619      	mov	r1, r3
 80022b2:	4610      	mov	r0, r2
 80022b4:	f7ff fe12 	bl	8001edc <WIZCHIP_WRITE>
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	3301      	adds	r3, #1
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80022c4:	461a      	mov	r2, r3
 80022c6:	89fb      	ldrh	r3, [r7, #14]
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	4619      	mov	r1, r3
 80022cc:	4610      	mov	r0, r2
 80022ce:	f7ff fe05 	bl	8001edc <WIZCHIP_WRITE>
 80022d2:	e000      	b.n	80022d6 <wiz_send_data+0xb2>
   if(len == 0)  return;
 80022d4:	bf00      	nop
}
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd90      	pop	{r4, r7, pc}

080022dc <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	6039      	str	r1, [r7, #0]
 80022e6:	71fb      	strb	r3, [r7, #7]
 80022e8:	4613      	mov	r3, r2
 80022ea:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80022f0:	2300      	movs	r3, #0
 80022f2:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 80022f4:	88bb      	ldrh	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d048      	beq.n	800238c <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	3301      	adds	r3, #1
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff fd9c 	bl	8001e44 <WIZCHIP_READ>
 800230c:	4603      	mov	r3, r0
 800230e:	b29b      	uxth	r3, r3
 8002310:	021b      	lsls	r3, r3, #8
 8002312:	b29c      	uxth	r4, r3
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	3301      	adds	r3, #1
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff fd8f 	bl	8001e44 <WIZCHIP_READ>
 8002326:	4603      	mov	r3, r0
 8002328:	b29b      	uxth	r3, r3
 800232a:	4423      	add	r3, r4
 800232c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 800232e:	89fb      	ldrh	r3, [r7, #14]
 8002330:	021b      	lsls	r3, r3, #8
 8002332:	79fa      	ldrb	r2, [r7, #7]
 8002334:	0092      	lsls	r2, r2, #2
 8002336:	3203      	adds	r2, #3
 8002338:	00d2      	lsls	r2, r2, #3
 800233a:	4413      	add	r3, r2
 800233c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 800233e:	88bb      	ldrh	r3, [r7, #4]
 8002340:	461a      	mov	r2, r3
 8002342:	6839      	ldr	r1, [r7, #0]
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	f7ff fe17 	bl	8001f78 <WIZCHIP_READ_BUF>
   ptr += len;
 800234a:	89fa      	ldrh	r2, [r7, #14]
 800234c:	88bb      	ldrh	r3, [r7, #4]
 800234e:	4413      	add	r3, r2
 8002350:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	3301      	adds	r3, #1
 8002358:	00db      	lsls	r3, r3, #3
 800235a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800235e:	461a      	mov	r2, r3
 8002360:	89fb      	ldrh	r3, [r7, #14]
 8002362:	0a1b      	lsrs	r3, r3, #8
 8002364:	b29b      	uxth	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	4619      	mov	r1, r3
 800236a:	4610      	mov	r0, r2
 800236c:	f7ff fdb6 	bl	8001edc <WIZCHIP_WRITE>
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	3301      	adds	r3, #1
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800237c:	461a      	mov	r2, r3
 800237e:	89fb      	ldrh	r3, [r7, #14]
 8002380:	b2db      	uxtb	r3, r3
 8002382:	4619      	mov	r1, r3
 8002384:	4610      	mov	r0, r2
 8002386:	f7ff fda9 	bl	8001edc <WIZCHIP_WRITE>
 800238a:	e000      	b.n	800238e <wiz_recv_data+0xb2>
   if(len == 0) return;
 800238c:	bf00      	nop
}
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	bd90      	pop	{r4, r7, pc}

08002394 <httpc_init>:
192.168.0.206
*/
/* Public & Private functions ------------------------------------------------*/

uint8_t httpc_init(uint8_t sock, uint8_t * ip, uint16_t port, uint8_t * sbuf, uint8_t * rbuf)
{
 8002394:	b480      	push	{r7}
 8002396:	b087      	sub	sp, #28
 8002398:	af00      	add	r7, sp, #0
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	4603      	mov	r3, r0
 80023a0:	73fb      	strb	r3, [r7, #15]
 80023a2:	4613      	mov	r3, r2
 80023a4:	81bb      	strh	r3, [r7, #12]
	uint8_t ret = HTTPC_FALSE;
 80023a6:	2300      	movs	r3, #0
 80023a8:	75fb      	strb	r3, [r7, #23]

	if(sock <= _WIZCHIP_SOCK_NUM_)
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	2b08      	cmp	r3, #8
 80023ae:	d81e      	bhi.n	80023ee <httpc_init+0x5a>
	{
		// Hardware socket number for HTTP client (0 ~ 7)
		httpsock = sock;
 80023b0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <httpc_init+0x68>)
 80023b6:	701a      	strb	r2, [r3, #0]

		// Shared buffers: HTTP Send / Recevice
		httpc_send_buf = sbuf;
 80023b8:	4a11      	ldr	r2, [pc, #68]	; (8002400 <httpc_init+0x6c>)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6013      	str	r3, [r2, #0]
		httpc_recv_buf = rbuf;
 80023be:	4a11      	ldr	r2, [pc, #68]	; (8002404 <httpc_init+0x70>)
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	6013      	str	r3, [r2, #0]

		// Destination IP address and Port number
		// (Destination = HTTP server)
		dest_ip[0] = ip[0];
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	781a      	ldrb	r2, [r3, #0]
 80023c8:	4b0f      	ldr	r3, [pc, #60]	; (8002408 <httpc_init+0x74>)
 80023ca:	701a      	strb	r2, [r3, #0]
		dest_ip[1] = ip[1];
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	785a      	ldrb	r2, [r3, #1]
 80023d0:	4b0d      	ldr	r3, [pc, #52]	; (8002408 <httpc_init+0x74>)
 80023d2:	705a      	strb	r2, [r3, #1]
		dest_ip[2] = ip[2];
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	789a      	ldrb	r2, [r3, #2]
 80023d8:	4b0b      	ldr	r3, [pc, #44]	; (8002408 <httpc_init+0x74>)
 80023da:	709a      	strb	r2, [r3, #2]
		dest_ip[3] = ip[3];
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	78da      	ldrb	r2, [r3, #3]
 80023e0:	4b09      	ldr	r3, [pc, #36]	; (8002408 <httpc_init+0x74>)
 80023e2:	70da      	strb	r2, [r3, #3]
		dest_port = port;
 80023e4:	4a09      	ldr	r2, [pc, #36]	; (800240c <httpc_init+0x78>)
 80023e6:	89bb      	ldrh	r3, [r7, #12]
 80023e8:	8013      	strh	r3, [r2, #0]

		ret = HTTPC_TRUE;
 80023ea:	2301      	movs	r3, #1
 80023ec:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 80023ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	371c      	adds	r7, #28
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	200008fc 	.word	0x200008fc
 8002400:	200008f4 	.word	0x200008f4
 8002404:	200008f8 	.word	0x200008f8
 8002408:	2000001c 	.word	0x2000001c
 800240c:	20000020 	.word	0x20000020

08002410 <httpc_connection_handler>:


// return: true / false
uint8_t httpc_connection_handler()
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
	uint8_t ret = HTTPC_FALSE;
 8002416:	2300      	movs	r3, #0
 8002418:	71fb      	strb	r3, [r7, #7]
#ifdef _HTTPCLIENT_DEBUG_
	uint8_t destip[4] = {0, };
	uint16_t destport = 80;
#endif

	uint8_t state = getSn_SR(httpsock);
 800241a:	4b53      	ldr	r3, [pc, #332]	; (8002568 <httpc_connection_handler+0x158>)
 800241c:	f993 3000 	ldrsb.w	r3, [r3]
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	3301      	adds	r3, #1
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fd0a 	bl	8001e44 <WIZCHIP_READ>
 8002430:	4603      	mov	r3, r0
 8002432:	71bb      	strb	r3, [r7, #6]
	switch(state)
 8002434:	79bb      	ldrb	r3, [r7, #6]
 8002436:	2b1c      	cmp	r3, #28
 8002438:	f200 808d 	bhi.w	8002556 <httpc_connection_handler+0x146>
 800243c:	a201      	add	r2, pc, #4	; (adr r2, 8002444 <httpc_connection_handler+0x34>)
 800243e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002442:	bf00      	nop
 8002444:	08002513 	.word	0x08002513
 8002448:	08002557 	.word	0x08002557
 800244c:	08002557 	.word	0x08002557
 8002450:	08002557 	.word	0x08002557
 8002454:	08002557 	.word	0x08002557
 8002458:	08002557 	.word	0x08002557
 800245c:	08002557 	.word	0x08002557
 8002460:	08002557 	.word	0x08002557
 8002464:	08002557 	.word	0x08002557
 8002468:	08002557 	.word	0x08002557
 800246c:	08002557 	.word	0x08002557
 8002470:	08002557 	.word	0x08002557
 8002474:	08002557 	.word	0x08002557
 8002478:	08002557 	.word	0x08002557
 800247c:	08002557 	.word	0x08002557
 8002480:	08002557 	.word	0x08002557
 8002484:	08002557 	.word	0x08002557
 8002488:	08002557 	.word	0x08002557
 800248c:	08002557 	.word	0x08002557
 8002490:	080024b9 	.word	0x080024b9
 8002494:	08002557 	.word	0x08002557
 8002498:	08002557 	.word	0x08002557
 800249c:	08002557 	.word	0x08002557
 80024a0:	080024bf 	.word	0x080024bf
 80024a4:	08002513 	.word	0x08002513
 80024a8:	08002557 	.word	0x08002557
 80024ac:	08002557 	.word	0x08002557
 80024b0:	08002557 	.word	0x08002557
 80024b4:	08002503 	.word	0x08002503
	{
		case SOCK_INIT:
			// state: connect
			ret = HTTPC_TRUE;
 80024b8:	2301      	movs	r3, #1
 80024ba:	71fb      	strb	r3, [r7, #7]
			break;
 80024bc:	e04e      	b.n	800255c <httpc_connection_handler+0x14c>

		case SOCK_ESTABLISHED:
			if(getSn_IR(httpsock) & Sn_IR_CON)
 80024be:	4b2a      	ldr	r3, [pc, #168]	; (8002568 <httpc_connection_handler+0x158>)
 80024c0:	f993 3000 	ldrsb.w	r3, [r3]
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	3301      	adds	r3, #1
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff fcb8 	bl	8001e44 <WIZCHIP_READ>
 80024d4:	4603      	mov	r3, r0
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00e      	beq.n	80024fc <httpc_connection_handler+0xec>
				// Serial debug message printout
				getsockopt(httpsock, SO_DESTIP, &destip);
				getsockopt(httpsock, SO_DESTPORT, &destport);
				printf(" > HTTP CLIENT: CONNECTED TO - %d.%d.%d.%d : %d\r\n",destip[0], destip[1], destip[2], destip[3], destport);
#endif
				httpc_isConnected = HTTPC_TRUE;
 80024de:	4b23      	ldr	r3, [pc, #140]	; (800256c <httpc_connection_handler+0x15c>)
 80024e0:	2201      	movs	r2, #1
 80024e2:	701a      	strb	r2, [r3, #0]
				//receivehttpcheck();
				setSn_IR(httpsock, Sn_IR_CON);
 80024e4:	4b20      	ldr	r3, [pc, #128]	; (8002568 <httpc_connection_handler+0x158>)
 80024e6:	f993 3000 	ldrsb.w	r3, [r3]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	3301      	adds	r3, #1
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80024f4:	2101      	movs	r1, #1
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fcf0 	bl	8001edc <WIZCHIP_WRITE>
			}

			//httpc_isReceived = getSn_RX_RSR(httpsock);
			ret = HTTPC_CONNECTED;
 80024fc:	2302      	movs	r3, #2
 80024fe:	71fb      	strb	r3, [r7, #7]
			break;
 8002500:	e02c      	b.n	800255c <httpc_connection_handler+0x14c>

		case SOCK_CLOSE_WAIT:
			disconnect(httpsock);
 8002502:	4b19      	ldr	r3, [pc, #100]	; (8002568 <httpc_connection_handler+0x158>)
 8002504:	f993 3000 	ldrsb.w	r3, [r3]
 8002508:	b2db      	uxtb	r3, r3
 800250a:	4618      	mov	r0, r3
 800250c:	f000 fc00 	bl	8002d10 <disconnect>
			break;
 8002510:	e024      	b.n	800255c <httpc_connection_handler+0x14c>

		case SOCK_FIN_WAIT:
		case SOCK_CLOSED:
			httpc_isSockOpen = HTTPC_FALSE;
 8002512:	4b17      	ldr	r3, [pc, #92]	; (8002570 <httpc_connection_handler+0x160>)
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
			httpc_isConnected = HTTPC_FALSE;
 8002518:	4b14      	ldr	r3, [pc, #80]	; (800256c <httpc_connection_handler+0x15c>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]

			source_port = get_httpc_any_port();
 800251e:	f000 f92b 	bl	8002778 <get_httpc_any_port>
 8002522:	4603      	mov	r3, r0
 8002524:	80bb      	strh	r3, [r7, #4]
#ifdef _HTTPCLIENT_DEBUG_
			printf(" > HTTP CLIENT: source_port = %d\r\n", source_port);
#endif

			if(socket(httpsock, Sn_MR_TCP, source_port, Sn_MR_ND) == httpsock)
 8002526:	4b10      	ldr	r3, [pc, #64]	; (8002568 <httpc_connection_handler+0x158>)
 8002528:	f993 3000 	ldrsb.w	r3, [r3]
 800252c:	b2d8      	uxtb	r0, r3
 800252e:	88ba      	ldrh	r2, [r7, #4]
 8002530:	2320      	movs	r3, #32
 8002532:	2101      	movs	r1, #1
 8002534:	f000 f982 	bl	800283c <socket>
 8002538:	4603      	mov	r3, r0
 800253a:	461a      	mov	r2, r3
 800253c:	4b0a      	ldr	r3, [pc, #40]	; (8002568 <httpc_connection_handler+0x158>)
 800253e:	f993 3000 	ldrsb.w	r3, [r3]
 8002542:	429a      	cmp	r2, r3
 8002544:	d109      	bne.n	800255a <httpc_connection_handler+0x14a>
			{
				if(httpc_isSockOpen == HTTPC_FALSE)
 8002546:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <httpc_connection_handler+0x160>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d105      	bne.n	800255a <httpc_connection_handler+0x14a>
				{
#ifdef _HTTPCLIENT_DEBUG_
					printf(" > HTTP CLIENT: SOCKOPEN\r\n");
#endif
					httpc_isSockOpen = HTTPC_TRUE;
 800254e:	4b08      	ldr	r3, [pc, #32]	; (8002570 <httpc_connection_handler+0x160>)
 8002550:	2201      	movs	r2, #1
 8002552:	701a      	strb	r2, [r3, #0]
				}
			}


			break;
 8002554:	e001      	b.n	800255a <httpc_connection_handler+0x14a>

		default:
			break;
 8002556:	bf00      	nop
 8002558:	e000      	b.n	800255c <httpc_connection_handler+0x14c>
			break;
 800255a:	bf00      	nop
	}

	return ret;
 800255c:	79fb      	ldrb	r3, [r7, #7]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	200008fc 	.word	0x200008fc
 800256c:	20000901 	.word	0x20000901
 8002570:	20000900 	.word	0x20000900

08002574 <httpc_connect>:


// return: socket status
uint8_t httpc_connect()
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
	uint8_t ret = HTTPC_FALSE;
 800257a:	2300      	movs	r3, #0
 800257c:	71fb      	strb	r3, [r7, #7]

	if(httpsock >= 0)
 800257e:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <httpc_connect+0x54>)
 8002580:	f993 3000 	ldrsb.w	r3, [r3]
 8002584:	2b00      	cmp	r3, #0
 8002586:	db1a      	blt.n	80025be <httpc_connect+0x4a>
	{
		if(httpc_isSockOpen == HTTPC_TRUE)
 8002588:	4b10      	ldr	r3, [pc, #64]	; (80025cc <httpc_connect+0x58>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d116      	bne.n	80025be <httpc_connect+0x4a>
		{
			// TCP connect
			ret = checkret = connect(httpsock, dest_ip, dest_port);
 8002590:	4b0d      	ldr	r3, [pc, #52]	; (80025c8 <httpc_connect+0x54>)
 8002592:	f993 3000 	ldrsb.w	r3, [r3]
 8002596:	b2db      	uxtb	r3, r3
 8002598:	4a0d      	ldr	r2, [pc, #52]	; (80025d0 <httpc_connect+0x5c>)
 800259a:	8812      	ldrh	r2, [r2, #0]
 800259c:	490d      	ldr	r1, [pc, #52]	; (80025d4 <httpc_connect+0x60>)
 800259e:	4618      	mov	r0, r3
 80025a0:	f000 fad0 	bl	8002b44 <connect>
 80025a4:	4603      	mov	r3, r0
 80025a6:	461a      	mov	r2, r3
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <httpc_connect+0x64>)
 80025aa:	701a      	strb	r2, [r3, #0]
 80025ac:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <httpc_connect+0x64>)
 80025ae:	f993 3000 	ldrsb.w	r3, [r3]
 80025b2:	71fb      	strb	r3, [r7, #7]
			if(ret == SOCK_OK) ret = HTTPC_TRUE;
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d101      	bne.n	80025be <httpc_connect+0x4a>
 80025ba:	2301      	movs	r3, #1
 80025bc:	71fb      	strb	r3, [r7, #7]
		}
	}

	return ret;
 80025be:	79fb      	ldrb	r3, [r7, #7]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	200008fc 	.word	0x200008fc
 80025cc:	20000900 	.word	0x20000900
 80025d0:	20000020 	.word	0x20000020
 80025d4:	2000001c 	.word	0x2000001c
 80025d8:	20001104 	.word	0x20001104

080025dc <httpc_send>:
}


// return: sent data length
uint16_t httpc_send(HttpRequest * req, uint8_t * buf, uint8_t * body, uint16_t content_len)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	uint16_t len;
	uint8_t http_header_generated = HTTPC_FAILED;
 80025ea:	2300      	movs	r3, #0
 80025ec:	74fb      	strb	r3, [r7, #19]

	if(httpc_isConnected == HTTPC_TRUE)
 80025ee:	4b56      	ldr	r3, [pc, #344]	; (8002748 <httpc_send+0x16c>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	f040 80a0 	bne.w	8002738 <httpc_send+0x15c>
	{
		do
		{
			memset(buf, 0x00, DATA_BUF_SIZE);
 80025f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025fc:	2100      	movs	r1, #0
 80025fe:	68b8      	ldr	r0, [r7, #8]
 8002600:	f00b fd30 	bl	800e064 <memset>

			/* HTTP request header */
			len = sprintf((char *)buf, "%s %s HTTP/1.1\r\n", req->method, req->uri);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	494f      	ldr	r1, [pc, #316]	; (800274c <httpc_send+0x170>)
 800260e:	68b8      	ldr	r0, [r7, #8]
 8002610:	f00b fe5e 	bl	800e2d0 <siprintf>
 8002614:	4603      	mov	r3, r0
 8002616:	82bb      	strh	r3, [r7, #20]
			len += sprintf((char *)buf+len, "Host: %s\r\n", req->host);
 8002618:	8abb      	ldrh	r3, [r7, #20]
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	18d0      	adds	r0, r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	461a      	mov	r2, r3
 8002624:	494a      	ldr	r1, [pc, #296]	; (8002750 <httpc_send+0x174>)
 8002626:	f00b fe53 	bl	800e2d0 <siprintf>
 800262a:	4603      	mov	r3, r0
 800262c:	b29a      	uxth	r2, r3
 800262e:	8abb      	ldrh	r3, [r7, #20]
 8002630:	4413      	add	r3, r2
 8002632:	82bb      	strh	r3, [r7, #20]
			len += sprintf((char *)buf+len, "Connection: %s\r\n", req->connection);
 8002634:	8abb      	ldrh	r3, [r7, #20]
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	18d0      	adds	r0, r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	461a      	mov	r2, r3
 8002640:	4944      	ldr	r1, [pc, #272]	; (8002754 <httpc_send+0x178>)
 8002642:	f00b fe45 	bl	800e2d0 <siprintf>
 8002646:	4603      	mov	r3, r0
 8002648:	b29a      	uxth	r2, r3
 800264a:	8abb      	ldrh	r3, [r7, #20]
 800264c:	4413      	add	r3, r2
 800264e:	82bb      	strh	r3, [r7, #20]

			// HTTP content type: POST / PUT only
			if(content_len > 0)
 8002650:	887b      	ldrh	r3, [r7, #2]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d032      	beq.n	80026bc <httpc_send+0xe0>
			{
				len += sprintf((char *)buf+len, "Content-Length: %d\r\n", content_len);
 8002656:	8abb      	ldrh	r3, [r7, #20]
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	4413      	add	r3, r2
 800265c:	887a      	ldrh	r2, [r7, #2]
 800265e:	493e      	ldr	r1, [pc, #248]	; (8002758 <httpc_send+0x17c>)
 8002660:	4618      	mov	r0, r3
 8002662:	f00b fe35 	bl	800e2d0 <siprintf>
 8002666:	4603      	mov	r3, r0
 8002668:	b29a      	uxth	r2, r3
 800266a:	8abb      	ldrh	r3, [r7, #20]
 800266c:	4413      	add	r3, r2
 800266e:	82bb      	strh	r3, [r7, #20]

				if(strcmp((char *)req->content_type, HTTP_CTYPE_MULTIPART_FORM) == 0)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	4939      	ldr	r1, [pc, #228]	; (800275c <httpc_send+0x180>)
 8002676:	4618      	mov	r0, r3
 8002678:	f7fd fdaa 	bl	80001d0 <strcmp>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10e      	bne.n	80026a0 <httpc_send+0xc4>
				{
					// HTTP content type: multipart/form-data
					len += sprintf((char *)buf+len, "Content-Type: %s; boundary=%s\r\n", req->content_type, formDataBoundary);
 8002682:	8abb      	ldrh	r3, [r7, #20]
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	18d0      	adds	r0, r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	68da      	ldr	r2, [r3, #12]
 800268c:	4b34      	ldr	r3, [pc, #208]	; (8002760 <httpc_send+0x184>)
 800268e:	4935      	ldr	r1, [pc, #212]	; (8002764 <httpc_send+0x188>)
 8002690:	f00b fe1e 	bl	800e2d0 <siprintf>
 8002694:	4603      	mov	r3, r0
 8002696:	b29a      	uxth	r2, r3
 8002698:	8abb      	ldrh	r3, [r7, #20]
 800269a:	4413      	add	r3, r2
 800269c:	82bb      	strh	r3, [r7, #20]
 800269e:	e00d      	b.n	80026bc <httpc_send+0xe0>
				}
				else
				{
					// HTTP content type: others
					len += sprintf((char *)buf+len, "Content-Type: %s\r\n", req->content_type); // HTTP content type: others
 80026a0:	8abb      	ldrh	r3, [r7, #20]
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	18d0      	adds	r0, r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	461a      	mov	r2, r3
 80026ac:	492e      	ldr	r1, [pc, #184]	; (8002768 <httpc_send+0x18c>)
 80026ae:	f00b fe0f 	bl	800e2d0 <siprintf>
 80026b2:	4603      	mov	r3, r0
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	8abb      	ldrh	r3, [r7, #20]
 80026b8:	4413      	add	r3, r2
 80026ba:	82bb      	strh	r3, [r7, #20]
				}
			}
			len += sprintf((char *)buf+len, "\r\n");
 80026bc:	8abb      	ldrh	r3, [r7, #20]
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	4413      	add	r3, r2
 80026c2:	492a      	ldr	r1, [pc, #168]	; (800276c <httpc_send+0x190>)
 80026c4:	4618      	mov	r0, r3
 80026c6:	f00b fe03 	bl	800e2d0 <siprintf>
 80026ca:	4603      	mov	r3, r0
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	8abb      	ldrh	r3, [r7, #20]
 80026d0:	4413      	add	r3, r2
 80026d2:	82bb      	strh	r3, [r7, #20]

			// Avoiding buffer overflow
			if((len + content_len) > DATA_BUF_SIZE) {
 80026d4:	8aba      	ldrh	r2, [r7, #20]
 80026d6:	887b      	ldrh	r3, [r7, #2]
 80026d8:	4413      	add	r3, r2
 80026da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026de:	dd04      	ble.n	80026ea <httpc_send+0x10e>
				content_len = DATA_BUF_SIZE - len; // HTTP request header re-generation (do-while)
 80026e0:	8abb      	ldrh	r3, [r7, #20]
 80026e2:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80026e6:	807b      	strh	r3, [r7, #2]
 80026e8:	e001      	b.n	80026ee <httpc_send+0x112>
				//http_header_generated = FAILED;
			} else {
				http_header_generated = HTTPC_SUCCESS;
 80026ea:	2301      	movs	r3, #1
 80026ec:	74fb      	strb	r3, [r7, #19]
			}
		} while(http_header_generated != HTTPC_SUCCESS);
 80026ee:	7cfb      	ldrb	r3, [r7, #19]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d181      	bne.n	80025f8 <httpc_send+0x1c>

		/* HTTP request body */
		for(i = 0; i < content_len; i++)
 80026f4:	2300      	movs	r3, #0
 80026f6:	82fb      	strh	r3, [r7, #22]
 80026f8:	e00d      	b.n	8002716 <httpc_send+0x13a>
		{
			buf[len++] = body[i];
 80026fa:	8afb      	ldrh	r3, [r7, #22]
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	441a      	add	r2, r3
 8002700:	8abb      	ldrh	r3, [r7, #20]
 8002702:	1c59      	adds	r1, r3, #1
 8002704:	82b9      	strh	r1, [r7, #20]
 8002706:	4619      	mov	r1, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	440b      	add	r3, r1
 800270c:	7812      	ldrb	r2, [r2, #0]
 800270e:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < content_len; i++)
 8002710:	8afb      	ldrh	r3, [r7, #22]
 8002712:	3301      	adds	r3, #1
 8002714:	82fb      	strh	r3, [r7, #22]
 8002716:	8afa      	ldrh	r2, [r7, #22]
 8002718:	887b      	ldrh	r3, [r7, #2]
 800271a:	429a      	cmp	r2, r3
 800271c:	d3ed      	bcc.n	80026fa <httpc_send+0x11e>
#ifdef _HTTPCLIENT_DEBUG_
		printf(" >> HTTP Request - Method: %s, URI: %s, Content-Length: %d\r\n", req->method, req->uri, content_len);
		for(i = 0; i < len; i++) printf("%c", buf[i]);
		printf("\r\n");
#endif
		http_send_status = send(httpsock, buf, len);
 800271e:	4b14      	ldr	r3, [pc, #80]	; (8002770 <httpc_send+0x194>)
 8002720:	f993 3000 	ldrsb.w	r3, [r3]
 8002724:	b2db      	uxtb	r3, r3
 8002726:	8aba      	ldrh	r2, [r7, #20]
 8002728:	68b9      	ldr	r1, [r7, #8]
 800272a:	4618      	mov	r0, r3
 800272c:	f000 fb66 	bl	8002dfc <send>
 8002730:	4603      	mov	r3, r0
 8002732:	4a10      	ldr	r2, [pc, #64]	; (8002774 <httpc_send+0x198>)
 8002734:	6013      	str	r3, [r2, #0]
 8002736:	e001      	b.n	800273c <httpc_send+0x160>
	}
	else
	{
		len = HTTPC_FAILED;
 8002738:	2300      	movs	r3, #0
 800273a:	82bb      	strh	r3, [r7, #20]
	}

	return len;
 800273c:	8abb      	ldrh	r3, [r7, #20]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000901 	.word	0x20000901
 800274c:	0800f4b0 	.word	0x0800f4b0
 8002750:	0800f4c4 	.word	0x0800f4c4
 8002754:	0800f4d0 	.word	0x0800f4d0
 8002758:	0800f4e4 	.word	0x0800f4e4
 800275c:	0800f4fc 	.word	0x0800f4fc
 8002760:	0800f510 	.word	0x0800f510
 8002764:	0800f538 	.word	0x0800f538
 8002768:	0800f558 	.word	0x0800f558
 800276c:	0800f570 	.word	0x0800f570
 8002770:	200008fc 	.word	0x200008fc
 8002774:	20001108 	.word	0x20001108

08002778 <get_httpc_any_port>:
}


// return: source port number for tcp client
uint16_t get_httpc_any_port(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	if(httpc_any_port)
 800277c:	4b1b      	ldr	r3, [pc, #108]	; (80027ec <get_httpc_any_port+0x74>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d014      	beq.n	80027ae <get_httpc_any_port+0x36>
	{
		if((httpc_any_port >= HTTP_CLIENT_PORT_MIN) && (httpc_any_port < HTTP_CLIENT_PORT_MAX)) {
 8002784:	4b19      	ldr	r3, [pc, #100]	; (80027ec <get_httpc_any_port+0x74>)
 8002786:	881b      	ldrh	r3, [r3, #0]
 8002788:	f5b3 4f30 	cmp.w	r3, #45056	; 0xb000
 800278c:	d30c      	bcc.n	80027a8 <get_httpc_any_port+0x30>
 800278e:	4b17      	ldr	r3, [pc, #92]	; (80027ec <get_httpc_any_port+0x74>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002796:	4293      	cmp	r3, r2
 8002798:	d006      	beq.n	80027a8 <get_httpc_any_port+0x30>
			httpc_any_port++;
 800279a:	4b14      	ldr	r3, [pc, #80]	; (80027ec <get_httpc_any_port+0x74>)
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	3301      	adds	r3, #1
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	4b12      	ldr	r3, [pc, #72]	; (80027ec <get_httpc_any_port+0x74>)
 80027a4:	801a      	strh	r2, [r3, #0]
 80027a6:	e002      	b.n	80027ae <get_httpc_any_port+0x36>
		} else {
			httpc_any_port = 0;
 80027a8:	4b10      	ldr	r3, [pc, #64]	; (80027ec <get_httpc_any_port+0x74>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	801a      	strh	r2, [r3, #0]
		}
	}

	if(httpc_any_port < HTTP_CLIENT_PORT_MIN)
 80027ae:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <get_httpc_any_port+0x74>)
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	f5b3 4f30 	cmp.w	r3, #45056	; 0xb000
 80027b6:	d214      	bcs.n	80027e2 <get_httpc_any_port+0x6a>
	{
		// todo: get random seed value
		httpc_any_port = (rand() % 10000) + 46000; // 46000 ~ 55999
 80027b8:	f00b fd3c 	bl	800e234 <rand>
 80027bc:	4603      	mov	r3, r0
 80027be:	4a0c      	ldr	r2, [pc, #48]	; (80027f0 <get_httpc_any_port+0x78>)
 80027c0:	fb82 1203 	smull	r1, r2, r2, r3
 80027c4:	1311      	asrs	r1, r2, #12
 80027c6:	17da      	asrs	r2, r3, #31
 80027c8:	1a8a      	subs	r2, r1, r2
 80027ca:	f242 7110 	movw	r1, #10000	; 0x2710
 80027ce:	fb01 f202 	mul.w	r2, r1, r2
 80027d2:	1a9a      	subs	r2, r3, r2
 80027d4:	b293      	uxth	r3, r2
 80027d6:	f5a3 4398 	sub.w	r3, r3, #19456	; 0x4c00
 80027da:	3b50      	subs	r3, #80	; 0x50
 80027dc:	b29a      	uxth	r2, r3
 80027de:	4b03      	ldr	r3, [pc, #12]	; (80027ec <get_httpc_any_port+0x74>)
 80027e0:	801a      	strh	r2, [r3, #0]
	}

	return httpc_any_port;
 80027e2:	4b02      	ldr	r3, [pc, #8]	; (80027ec <get_httpc_any_port+0x74>)
 80027e4:	881b      	ldrh	r3, [r3, #0]
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200008fe 	.word	0x200008fe
 80027f0:	68db8bad 	.word	0x68db8bad

080027f4 <receivehttpcheck>:

void receivehttpcheck(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0

	//uint8_t filtereddata[200];
	valhttp = getSn_RX_RSR(httpsock);
 80027f8:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <receivehttpcheck+0x3c>)
 80027fa:	f993 3000 	ldrsb.w	r3, [r3]
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff fcc4 	bl	800218e <getSn_RX_RSR>
 8002806:	4603      	mov	r3, r0
 8002808:	461a      	mov	r2, r3
 800280a:	4b0a      	ldr	r3, [pc, #40]	; (8002834 <receivehttpcheck+0x40>)
 800280c:	801a      	strh	r2, [r3, #0]

	if(valhttp>0){
 800280e:	4b09      	ldr	r3, [pc, #36]	; (8002834 <receivehttpcheck+0x40>)
 8002810:	881b      	ldrh	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d009      	beq.n	800282a <receivehttpcheck+0x36>
		//httpc_recv(rxBufhttp,valhttp);
		recv(httpsock, rxBufhttp, valhttp);
 8002816:	4b06      	ldr	r3, [pc, #24]	; (8002830 <receivehttpcheck+0x3c>)
 8002818:	f993 3000 	ldrsb.w	r3, [r3]
 800281c:	b2db      	uxtb	r3, r3
 800281e:	4a05      	ldr	r2, [pc, #20]	; (8002834 <receivehttpcheck+0x40>)
 8002820:	8812      	ldrh	r2, [r2, #0]
 8002822:	4905      	ldr	r1, [pc, #20]	; (8002838 <receivehttpcheck+0x44>)
 8002824:	4618      	mov	r0, r3
 8002826:	f000 fbe3 	bl	8002ff0 <recv>
	}
}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	200008fc 	.word	0x200008fc
 8002834:	20000902 	.word	0x20000902
 8002838:	20000904 	.word	0x20000904

0800283c <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800283c:	b590      	push	{r4, r7, lr}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	4604      	mov	r4, r0
 8002844:	4608      	mov	r0, r1
 8002846:	4611      	mov	r1, r2
 8002848:	461a      	mov	r2, r3
 800284a:	4623      	mov	r3, r4
 800284c:	71fb      	strb	r3, [r7, #7]
 800284e:	4603      	mov	r3, r0
 8002850:	71bb      	strb	r3, [r7, #6]
 8002852:	460b      	mov	r3, r1
 8002854:	80bb      	strh	r3, [r7, #4]
 8002856:	4613      	mov	r3, r2
 8002858:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d902      	bls.n	8002866 <socket+0x2a>
 8002860:	f04f 33ff 	mov.w	r3, #4294967295
 8002864:	e0f2      	b.n	8002a4c <socket+0x210>
	switch(protocol)
 8002866:	79bb      	ldrb	r3, [r7, #6]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d005      	beq.n	8002878 <socket+0x3c>
 800286c:	2b00      	cmp	r3, #0
 800286e:	dd11      	ble.n	8002894 <socket+0x58>
 8002870:	3b02      	subs	r3, #2
 8002872:	2b02      	cmp	r3, #2
 8002874:	d80e      	bhi.n	8002894 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8002876:	e011      	b.n	800289c <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8002878:	f107 030c 	add.w	r3, r7, #12
 800287c:	2204      	movs	r2, #4
 800287e:	4619      	mov	r1, r3
 8002880:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002884:	f7ff fb78 	bl	8001f78 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d105      	bne.n	800289a <socket+0x5e>
 800288e:	f06f 0302 	mvn.w	r3, #2
 8002892:	e0db      	b.n	8002a4c <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8002894:	f06f 0304 	mvn.w	r3, #4
 8002898:	e0d8      	b.n	8002a4c <socket+0x210>
	    break;
 800289a:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 800289c:	78fb      	ldrb	r3, [r7, #3]
 800289e:	f003 0304 	and.w	r3, r3, #4
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <socket+0x70>
 80028a6:	f06f 0305 	mvn.w	r3, #5
 80028aa:	e0cf      	b.n	8002a4c <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 80028ac:	78fb      	ldrb	r3, [r7, #3]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d025      	beq.n	80028fe <socket+0xc2>
	{
   	switch(protocol)
 80028b2:	79bb      	ldrb	r3, [r7, #6]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d002      	beq.n	80028be <socket+0x82>
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d008      	beq.n	80028ce <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 80028bc:	e024      	b.n	8002908 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80028be:	78fb      	ldrb	r3, [r7, #3]
 80028c0:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d11c      	bne.n	8002902 <socket+0xc6>
 80028c8:	f06f 0305 	mvn.w	r3, #5
 80028cc:	e0be      	b.n	8002a4c <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 80028ce:	78fb      	ldrb	r3, [r7, #3]
 80028d0:	f003 0320 	and.w	r3, r3, #32
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d006      	beq.n	80028e6 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80028d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	db02      	blt.n	80028e6 <socket+0xaa>
 80028e0:	f06f 0305 	mvn.w	r3, #5
 80028e4:	e0b2      	b.n	8002a4c <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 80028e6:	78fb      	ldrb	r3, [r7, #3]
 80028e8:	f003 0310 	and.w	r3, r3, #16
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d00a      	beq.n	8002906 <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80028f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	db06      	blt.n	8002906 <socket+0xca>
 80028f8:	f06f 0305 	mvn.w	r3, #5
 80028fc:	e0a6      	b.n	8002a4c <socket+0x210>
   	}
   }
 80028fe:	bf00      	nop
 8002900:	e002      	b.n	8002908 <socket+0xcc>
   	      break;
 8002902:	bf00      	nop
 8002904:	e000      	b.n	8002908 <socket+0xcc>
   	      break;
 8002906:	bf00      	nop
	close(sn);
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	4618      	mov	r0, r3
 800290c:	f000 f8ac 	bl	8002a68 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	3301      	adds	r3, #1
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4618      	mov	r0, r3
 800291a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800291e:	f023 030f 	bic.w	r3, r3, #15
 8002922:	b25a      	sxtb	r2, r3
 8002924:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002928:	4313      	orrs	r3, r2
 800292a:	b25b      	sxtb	r3, r3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	4619      	mov	r1, r3
 8002930:	f7ff fad4 	bl	8001edc <WIZCHIP_WRITE>
    #endif
	if(!port)
 8002934:	88bb      	ldrh	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d110      	bne.n	800295c <socket+0x120>
	{
	   port = sock_any_port++;
 800293a:	4b46      	ldr	r3, [pc, #280]	; (8002a54 <socket+0x218>)
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	1c5a      	adds	r2, r3, #1
 8002940:	b291      	uxth	r1, r2
 8002942:	4a44      	ldr	r2, [pc, #272]	; (8002a54 <socket+0x218>)
 8002944:	8011      	strh	r1, [r2, #0]
 8002946:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8002948:	4b42      	ldr	r3, [pc, #264]	; (8002a54 <socket+0x218>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8002950:	4293      	cmp	r3, r2
 8002952:	d103      	bne.n	800295c <socket+0x120>
 8002954:	4b3f      	ldr	r3, [pc, #252]	; (8002a54 <socket+0x218>)
 8002956:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800295a:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	3301      	adds	r3, #1
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002968:	461a      	mov	r2, r3
 800296a:	88bb      	ldrh	r3, [r7, #4]
 800296c:	0a1b      	lsrs	r3, r3, #8
 800296e:	b29b      	uxth	r3, r3
 8002970:	b2db      	uxtb	r3, r3
 8002972:	4619      	mov	r1, r3
 8002974:	4610      	mov	r0, r2
 8002976:	f7ff fab1 	bl	8001edc <WIZCHIP_WRITE>
 800297a:	79fb      	ldrb	r3, [r7, #7]
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	3301      	adds	r3, #1
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002986:	461a      	mov	r2, r3
 8002988:	88bb      	ldrh	r3, [r7, #4]
 800298a:	b2db      	uxtb	r3, r3
 800298c:	4619      	mov	r1, r3
 800298e:	4610      	mov	r0, r2
 8002990:	f7ff faa4 	bl	8001edc <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	3301      	adds	r3, #1
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80029a0:	2101      	movs	r1, #1
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fa9a 	bl	8001edc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80029a8:	bf00      	nop
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	3301      	adds	r3, #1
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff fa44 	bl	8001e44 <WIZCHIP_READ>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f3      	bne.n	80029aa <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	2201      	movs	r2, #1
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	b21b      	sxth	r3, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	b21a      	sxth	r2, r3
 80029d0:	4b21      	ldr	r3, [pc, #132]	; (8002a58 <socket+0x21c>)
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	b21b      	sxth	r3, r3
 80029d6:	4013      	ands	r3, r2
 80029d8:	b21b      	sxth	r3, r3
 80029da:	b29a      	uxth	r2, r3
 80029dc:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <socket+0x21c>)
 80029de:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	f003 0201 	and.w	r2, r3, #1
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	b21a      	sxth	r2, r3
 80029ee:	4b1a      	ldr	r3, [pc, #104]	; (8002a58 <socket+0x21c>)
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	b21b      	sxth	r3, r3
 80029f4:	4313      	orrs	r3, r2
 80029f6:	b21b      	sxth	r3, r3
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	4b17      	ldr	r3, [pc, #92]	; (8002a58 <socket+0x21c>)
 80029fc:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	2201      	movs	r2, #1
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	b21b      	sxth	r3, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	b21a      	sxth	r2, r3
 8002a0c:	4b13      	ldr	r3, [pc, #76]	; (8002a5c <socket+0x220>)
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	b21b      	sxth	r3, r3
 8002a12:	4013      	ands	r3, r2
 8002a14:	b21b      	sxth	r3, r3
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	4b10      	ldr	r3, [pc, #64]	; (8002a5c <socket+0x220>)
 8002a1a:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	4a10      	ldr	r2, [pc, #64]	; (8002a60 <socket+0x224>)
 8002a20:	2100      	movs	r1, #0
 8002a22:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	4a0e      	ldr	r2, [pc, #56]	; (8002a64 <socket+0x228>)
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8002a2e:	bf00      	nop
 8002a30:	79fb      	ldrb	r3, [r7, #7]
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	3301      	adds	r3, #1
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff fa01 	bl	8001e44 <WIZCHIP_READ>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0f3      	beq.n	8002a30 <socket+0x1f4>
   return (int8_t)sn;
 8002a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd90      	pop	{r4, r7, pc}
 8002a54:	20000022 	.word	0x20000022
 8002a58:	2000110c 	.word	0x2000110c
 8002a5c:	2000110e 	.word	0x2000110e
 8002a60:	20001110 	.word	0x20001110
 8002a64:	20001120 	.word	0x20001120

08002a68 <close>:

int8_t close(uint8_t sn)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	2b08      	cmp	r3, #8
 8002a76:	d902      	bls.n	8002a7e <close+0x16>
 8002a78:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7c:	e055      	b.n	8002b2a <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	3301      	adds	r3, #1
 8002a84:	00db      	lsls	r3, r3, #3
 8002a86:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002a8a:	2110      	movs	r1, #16
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff fa25 	bl	8001edc <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8002a92:	bf00      	nop
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	3301      	adds	r3, #1
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff f9cf 	bl	8001e44 <WIZCHIP_READ>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1f3      	bne.n	8002a94 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002ab8:	211f      	movs	r1, #31
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff fa0e 	bl	8001edc <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	b21b      	sxth	r3, r3
 8002aca:	43db      	mvns	r3, r3
 8002acc:	b21a      	sxth	r2, r3
 8002ace:	4b19      	ldr	r3, [pc, #100]	; (8002b34 <close+0xcc>)
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	b21b      	sxth	r3, r3
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	b21b      	sxth	r3, r3
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	4b16      	ldr	r3, [pc, #88]	; (8002b34 <close+0xcc>)
 8002adc:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	b21b      	sxth	r3, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	b21a      	sxth	r2, r3
 8002aec:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <close+0xd0>)
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	b21b      	sxth	r3, r3
 8002af2:	4013      	ands	r3, r2
 8002af4:	b21b      	sxth	r3, r3
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	4b0f      	ldr	r3, [pc, #60]	; (8002b38 <close+0xd0>)
 8002afa:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	4a0f      	ldr	r2, [pc, #60]	; (8002b3c <close+0xd4>)
 8002b00:	2100      	movs	r1, #0
 8002b02:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8002b06:	79fb      	ldrb	r3, [r7, #7]
 8002b08:	4a0d      	ldr	r2, [pc, #52]	; (8002b40 <close+0xd8>)
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8002b0e:	bf00      	nop
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	3301      	adds	r3, #1
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff f991 	bl	8001e44 <WIZCHIP_READ>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d1f3      	bne.n	8002b10 <close+0xa8>
	return SOCK_OK;
 8002b28:	2301      	movs	r3, #1
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	2000110c 	.word	0x2000110c
 8002b38:	2000110e 	.word	0x2000110e
 8002b3c:	20001110 	.word	0x20001110
 8002b40:	20001120 	.word	0x20001120

08002b44 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	71fb      	strb	r3, [r7, #7]
 8002b50:	4613      	mov	r3, r2
 8002b52:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d902      	bls.n	8002b60 <connect+0x1c>
 8002b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5e:	e0d0      	b.n	8002d02 <connect+0x1be>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	3301      	adds	r3, #1
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff f96b 	bl	8001e44 <WIZCHIP_READ>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	f003 030f 	and.w	r3, r3, #15
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d002      	beq.n	8002b7e <connect+0x3a>
 8002b78:	f06f 0304 	mvn.w	r3, #4
 8002b7c:	e0c1      	b.n	8002d02 <connect+0x1be>
   setSn_CR(sn,Sn_CR_OPEN);
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	3301      	adds	r3, #1
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff f9a5 	bl	8001edc <WIZCHIP_WRITE>
   CHECK_SOCKINIT();
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	3301      	adds	r3, #1
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff f950 	bl	8001e44 <WIZCHIP_READ>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b13      	cmp	r3, #19
 8002ba8:	d002      	beq.n	8002bb0 <connect+0x6c>
 8002baa:	f06f 0302 	mvn.w	r3, #2
 8002bae:	e0a8      	b.n	8002d02 <connect+0x1be>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	021b      	lsls	r3, r3, #8
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	3201      	adds	r2, #1
 8002bbe:	7812      	ldrb	r2, [r2, #0]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	021b      	lsls	r3, r3, #8
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	3202      	adds	r2, #2
 8002bcc:	7812      	ldrb	r2, [r2, #0]
 8002bce:	4413      	add	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	021b      	lsls	r3, r3, #8
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	3203      	adds	r2, #3
 8002bda:	7812      	ldrb	r2, [r2, #0]
 8002bdc:	4413      	add	r3, r2
 8002bde:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be6:	d002      	beq.n	8002bee <connect+0xaa>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d102      	bne.n	8002bf4 <connect+0xb0>
 8002bee:	f06f 030b 	mvn.w	r3, #11
 8002bf2:	e086      	b.n	8002d02 <connect+0x1be>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8002bf4:	88bb      	ldrh	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d102      	bne.n	8002c00 <connect+0xbc>
 8002bfa:	f06f 030a 	mvn.w	r3, #10
 8002bfe:	e080      	b.n	8002d02 <connect+0x1be>
	setSn_DIPR(sn,addr);
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	3301      	adds	r3, #1
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8002c0c:	2204      	movs	r2, #4
 8002c0e:	6839      	ldr	r1, [r7, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff fa11 	bl	8002038 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c22:	461a      	mov	r2, r3
 8002c24:	88bb      	ldrh	r3, [r7, #4]
 8002c26:	0a1b      	lsrs	r3, r3, #8
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4610      	mov	r0, r2
 8002c30:	f7ff f954 	bl	8001edc <WIZCHIP_WRITE>
 8002c34:	79fb      	ldrb	r3, [r7, #7]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	3301      	adds	r3, #1
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002c40:	461a      	mov	r2, r3
 8002c42:	88bb      	ldrh	r3, [r7, #4]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	4619      	mov	r1, r3
 8002c48:	4610      	mov	r0, r2
 8002c4a:	f7ff f947 	bl	8001edc <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	3301      	adds	r3, #1
 8002c54:	00db      	lsls	r3, r3, #3
 8002c56:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c5a:	2104      	movs	r1, #4
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff f93d 	bl	8001edc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002c62:	bf00      	nop
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	3301      	adds	r3, #1
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff f8e7 	bl	8001e44 <WIZCHIP_READ>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1f3      	bne.n	8002c64 <connect+0x120>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8002c7c:	4b23      	ldr	r3, [pc, #140]	; (8002d0c <connect+0x1c8>)
 8002c7e:	881b      	ldrh	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	fa42 f303 	asr.w	r3, r2, r3
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d02b      	beq.n	8002ce8 <connect+0x1a4>
 8002c90:	2300      	movs	r3, #0
 8002c92:	e036      	b.n	8002d02 <connect+0x1be>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8002c94:	79fb      	ldrb	r3, [r7, #7]
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	3301      	adds	r3, #1
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff f8cf 	bl	8001e44 <WIZCHIP_READ>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00c      	beq.n	8002cca <connect+0x186>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8002cb0:	79fb      	ldrb	r3, [r7, #7]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002cbc:	2108      	movs	r1, #8
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff f90c 	bl	8001edc <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8002cc4:	f06f 030c 	mvn.w	r3, #12
 8002cc8:	e01b      	b.n	8002d02 <connect+0x1be>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8002cca:	79fb      	ldrb	r3, [r7, #7]
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	3301      	adds	r3, #1
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff f8b4 	bl	8001e44 <WIZCHIP_READ>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d102      	bne.n	8002ce8 <connect+0x1a4>
		{
			return SOCKERR_SOCKCLOSED;
 8002ce2:	f06f 0303 	mvn.w	r3, #3
 8002ce6:	e00c      	b.n	8002d02 <connect+0x1be>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	3301      	adds	r3, #1
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff f8a5 	bl	8001e44 <WIZCHIP_READ>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b17      	cmp	r3, #23
 8002cfe:	d1c9      	bne.n	8002c94 <connect+0x150>
		}
	}
   
   return SOCK_OK;
 8002d00:	2301      	movs	r3, #1
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	2000110c 	.word	0x2000110c

08002d10 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d902      	bls.n	8002d26 <disconnect+0x16>
 8002d20:	f04f 33ff 	mov.w	r3, #4294967295
 8002d24:	e062      	b.n	8002dec <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff f888 	bl	8001e44 <WIZCHIP_READ>
 8002d34:	4603      	mov	r3, r0
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d002      	beq.n	8002d44 <disconnect+0x34>
 8002d3e:	f06f 0304 	mvn.w	r3, #4
 8002d42:	e053      	b.n	8002dec <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	3301      	adds	r3, #1
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002d50:	2108      	movs	r1, #8
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff f8c2 	bl	8001edc <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8002d58:	bf00      	nop
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	3301      	adds	r3, #1
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff f86c 	bl	8001e44 <WIZCHIP_READ>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f3      	bne.n	8002d5a <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	2201      	movs	r2, #1
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	b21b      	sxth	r3, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	b21a      	sxth	r2, r3
 8002d80:	4b1c      	ldr	r3, [pc, #112]	; (8002df4 <disconnect+0xe4>)
 8002d82:	881b      	ldrh	r3, [r3, #0]
 8002d84:	b21b      	sxth	r3, r3
 8002d86:	4013      	ands	r3, r2
 8002d88:	b21b      	sxth	r3, r3
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	4b19      	ldr	r3, [pc, #100]	; (8002df4 <disconnect+0xe4>)
 8002d8e:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8002d90:	4b19      	ldr	r3, [pc, #100]	; (8002df8 <disconnect+0xe8>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	fa42 f303 	asr.w	r3, r2, r3
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d016      	beq.n	8002dd2 <disconnect+0xc2>
 8002da4:	2300      	movs	r3, #0
 8002da6:	e021      	b.n	8002dec <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	3301      	adds	r3, #1
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff f845 	bl	8001e44 <WIZCHIP_READ>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f003 0308 	and.w	r3, r3, #8
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d006      	beq.n	8002dd2 <disconnect+0xc2>
	   {
	      close(sn);
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff fe4e 	bl	8002a68 <close>
	      return SOCKERR_TIMEOUT;
 8002dcc:	f06f 030c 	mvn.w	r3, #12
 8002dd0:	e00c      	b.n	8002dec <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8002dd2:	79fb      	ldrb	r3, [r7, #7]
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff f830 	bl	8001e44 <WIZCHIP_READ>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1de      	bne.n	8002da8 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8002dea:	2301      	movs	r3, #1
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	2000110e 	.word	0x2000110e
 8002df8:	2000110c 	.word	0x2000110c

08002dfc <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	6039      	str	r1, [r7, #0]
 8002e06:	71fb      	strb	r3, [r7, #7]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	2b08      	cmp	r3, #8
 8002e18:	d902      	bls.n	8002e20 <send+0x24>
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1e:	e0de      	b.n	8002fde <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002e20:	79fb      	ldrb	r3, [r7, #7]
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	3301      	adds	r3, #1
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff f80b 	bl	8001e44 <WIZCHIP_READ>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	f003 030f 	and.w	r3, r3, #15
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d002      	beq.n	8002e3e <send+0x42>
 8002e38:	f06f 0304 	mvn.w	r3, #4
 8002e3c:	e0cf      	b.n	8002fde <send+0x1e2>
   CHECK_SOCKDATA();
 8002e3e:	88bb      	ldrh	r3, [r7, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <send+0x4e>
 8002e44:	f06f 030d 	mvn.w	r3, #13
 8002e48:	e0c9      	b.n	8002fde <send+0x1e2>
   tmp = getSn_SR(sn);
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	3301      	adds	r3, #1
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe fff4 	bl	8001e44 <WIZCHIP_READ>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
 8002e62:	2b17      	cmp	r3, #23
 8002e64:	d005      	beq.n	8002e72 <send+0x76>
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
 8002e68:	2b1c      	cmp	r3, #28
 8002e6a:	d002      	beq.n	8002e72 <send+0x76>
 8002e6c:	f06f 0306 	mvn.w	r3, #6
 8002e70:	e0b5      	b.n	8002fde <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8002e72:	4b5d      	ldr	r3, [pc, #372]	; (8002fe8 <send+0x1ec>)
 8002e74:	881b      	ldrh	r3, [r3, #0]
 8002e76:	461a      	mov	r2, r3
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	fa42 f303 	asr.w	r3, r2, r3
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d039      	beq.n	8002efa <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fe ffd6 	bl	8001e44 <WIZCHIP_READ>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	f003 031f 	and.w	r3, r3, #31
 8002e9e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8002ea0:	7bfb      	ldrb	r3, [r7, #15]
 8002ea2:	f003 0310 	and.w	r3, r3, #16
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d019      	beq.n	8002ede <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	3301      	adds	r3, #1
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002eb6:	2110      	movs	r1, #16
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff f80f 	bl	8001edc <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8002ebe:	79fb      	ldrb	r3, [r7, #7]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	b21b      	sxth	r3, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	b21a      	sxth	r2, r3
 8002ecc:	4b46      	ldr	r3, [pc, #280]	; (8002fe8 <send+0x1ec>)
 8002ece:	881b      	ldrh	r3, [r3, #0]
 8002ed0:	b21b      	sxth	r3, r3
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	b21b      	sxth	r3, r3
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	4b43      	ldr	r3, [pc, #268]	; (8002fe8 <send+0x1ec>)
 8002eda:	801a      	strh	r2, [r3, #0]
 8002edc:	e00d      	b.n	8002efa <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d006      	beq.n	8002ef6 <send+0xfa>
      {
         close(sn);
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff fdbc 	bl	8002a68 <close>
         return SOCKERR_TIMEOUT;
 8002ef0:	f06f 030c 	mvn.w	r3, #12
 8002ef4:	e073      	b.n	8002fde <send+0x1e2>
      }
      else return SOCK_BUSY;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	e071      	b.n	8002fde <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	3301      	adds	r3, #1
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe ff9c 	bl	8001e44 <WIZCHIP_READ>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	029b      	lsls	r3, r3, #10
 8002f12:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8002f14:	88ba      	ldrh	r2, [r7, #4]
 8002f16:	89bb      	ldrh	r3, [r7, #12]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d901      	bls.n	8002f20 <send+0x124>
 8002f1c:	89bb      	ldrh	r3, [r7, #12]
 8002f1e:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8002f20:	79fb      	ldrb	r3, [r7, #7]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7ff f8e8 	bl	80020f8 <getSn_TX_FSR>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8002f2c:	79fb      	ldrb	r3, [r7, #7]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	3301      	adds	r3, #1
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fe ff83 	bl	8001e44 <WIZCHIP_READ>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
 8002f44:	2b17      	cmp	r3, #23
 8002f46:	d009      	beq.n	8002f5c <send+0x160>
 8002f48:	7bfb      	ldrb	r3, [r7, #15]
 8002f4a:	2b1c      	cmp	r3, #28
 8002f4c:	d006      	beq.n	8002f5c <send+0x160>
      {
         close(sn);
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff fd89 	bl	8002a68 <close>
         return SOCKERR_SOCKSTATUS;
 8002f56:	f06f 0306 	mvn.w	r3, #6
 8002f5a:	e040      	b.n	8002fde <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8002f5c:	4b23      	ldr	r3, [pc, #140]	; (8002fec <send+0x1f0>)
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	461a      	mov	r2, r3
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	fa42 f303 	asr.w	r3, r2, r3
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <send+0x180>
 8002f70:	88ba      	ldrh	r2, [r7, #4]
 8002f72:	89bb      	ldrh	r3, [r7, #12]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d901      	bls.n	8002f7c <send+0x180>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e030      	b.n	8002fde <send+0x1e2>
      if(len <= freesize) break;
 8002f7c:	88ba      	ldrh	r2, [r7, #4]
 8002f7e:	89bb      	ldrh	r3, [r7, #12]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d900      	bls.n	8002f86 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8002f84:	e7cc      	b.n	8002f20 <send+0x124>
      if(len <= freesize) break;
 8002f86:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8002f88:	88ba      	ldrh	r2, [r7, #4]
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	6839      	ldr	r1, [r7, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff f948 	bl	8002224 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	3301      	adds	r3, #1
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002fa0:	2120      	movs	r1, #32
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe ff9a 	bl	8001edc <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8002fa8:	bf00      	nop
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	3301      	adds	r3, #1
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fe ff44 	bl	8001e44 <WIZCHIP_READ>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f3      	bne.n	8002faa <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	b21a      	sxth	r2, r3
 8002fcc:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <send+0x1ec>)
 8002fce:	881b      	ldrh	r3, [r3, #0]
 8002fd0:	b21b      	sxth	r3, r3
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	b21b      	sxth	r3, r3
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	4b03      	ldr	r3, [pc, #12]	; (8002fe8 <send+0x1ec>)
 8002fda:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002fdc:	88bb      	ldrh	r3, [r7, #4]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	2000110e 	.word	0x2000110e
 8002fec:	2000110c 	.word	0x2000110c

08002ff0 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002ff0:	b590      	push	{r4, r7, lr}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	6039      	str	r1, [r7, #0]
 8002ffa:	71fb      	strb	r3, [r7, #7]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8003008:	79fb      	ldrb	r3, [r7, #7]
 800300a:	2b08      	cmp	r3, #8
 800300c:	d902      	bls.n	8003014 <recv+0x24>
 800300e:	f04f 33ff 	mov.w	r3, #4294967295
 8003012:	e09c      	b.n	800314e <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	3301      	adds	r3, #1
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	4618      	mov	r0, r3
 800301e:	f7fe ff11 	bl	8001e44 <WIZCHIP_READ>
 8003022:	4603      	mov	r3, r0
 8003024:	f003 030f 	and.w	r3, r3, #15
 8003028:	2b01      	cmp	r3, #1
 800302a:	d002      	beq.n	8003032 <recv+0x42>
 800302c:	f06f 0304 	mvn.w	r3, #4
 8003030:	e08d      	b.n	800314e <recv+0x15e>
   CHECK_SOCKDATA();
 8003032:	88bb      	ldrh	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d102      	bne.n	800303e <recv+0x4e>
 8003038:	f06f 030d 	mvn.w	r3, #13
 800303c:	e087      	b.n	800314e <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 800303e:	79fb      	ldrb	r3, [r7, #7]
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	3301      	adds	r3, #1
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800304a:	4618      	mov	r0, r3
 800304c:	f7fe fefa 	bl	8001e44 <WIZCHIP_READ>
 8003050:	4603      	mov	r3, r0
 8003052:	b29b      	uxth	r3, r3
 8003054:	029b      	lsls	r3, r3, #10
 8003056:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8003058:	89ba      	ldrh	r2, [r7, #12]
 800305a:	88bb      	ldrh	r3, [r7, #4]
 800305c:	429a      	cmp	r2, r3
 800305e:	d201      	bcs.n	8003064 <recv+0x74>
 8003060:	89bb      	ldrh	r3, [r7, #12]
 8003062:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8003064:	79fb      	ldrb	r3, [r7, #7]
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff f891 	bl	800218e <getSn_RX_RSR>
 800306c:	4603      	mov	r3, r0
 800306e:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	3301      	adds	r3, #1
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800307c:	4618      	mov	r0, r3
 800307e:	f7fe fee1 	bl	8001e44 <WIZCHIP_READ>
 8003082:	4603      	mov	r3, r0
 8003084:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	2b17      	cmp	r3, #23
 800308a:	d026      	beq.n	80030da <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	2b1c      	cmp	r3, #28
 8003090:	d11c      	bne.n	80030cc <recv+0xdc>
            {
               if(recvsize != 0) break;
 8003092:	89bb      	ldrh	r3, [r7, #12]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d133      	bne.n	8003100 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff f82c 	bl	80020f8 <getSn_TX_FSR>
 80030a0:	4603      	mov	r3, r0
 80030a2:	461c      	mov	r4, r3
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	3301      	adds	r3, #1
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fe fec7 	bl	8001e44 <WIZCHIP_READ>
 80030b6:	4603      	mov	r3, r0
 80030b8:	029b      	lsls	r3, r3, #10
 80030ba:	429c      	cmp	r4, r3
 80030bc:	d10d      	bne.n	80030da <recv+0xea>
               {
                  close(sn);
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fcd1 	bl	8002a68 <close>
                  return SOCKERR_SOCKSTATUS;
 80030c6:	f06f 0306 	mvn.w	r3, #6
 80030ca:	e040      	b.n	800314e <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fcca 	bl	8002a68 <close>
               return SOCKERR_SOCKSTATUS;
 80030d4:	f06f 0306 	mvn.w	r3, #6
 80030d8:	e039      	b.n	800314e <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80030da:	4b1f      	ldr	r3, [pc, #124]	; (8003158 <recv+0x168>)
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	461a      	mov	r2, r3
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	fa42 f303 	asr.w	r3, r2, r3
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d004      	beq.n	80030f8 <recv+0x108>
 80030ee:	89bb      	ldrh	r3, [r7, #12]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <recv+0x108>
 80030f4:	2300      	movs	r3, #0
 80030f6:	e02a      	b.n	800314e <recv+0x15e>
         if(recvsize != 0) break;
 80030f8:	89bb      	ldrh	r3, [r7, #12]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d102      	bne.n	8003104 <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 80030fe:	e7b1      	b.n	8003064 <recv+0x74>
               if(recvsize != 0) break;
 8003100:	bf00      	nop
 8003102:	e000      	b.n	8003106 <recv+0x116>
         if(recvsize != 0) break;
 8003104:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8003106:	89ba      	ldrh	r2, [r7, #12]
 8003108:	88bb      	ldrh	r3, [r7, #4]
 800310a:	429a      	cmp	r2, r3
 800310c:	d201      	bcs.n	8003112 <recv+0x122>
 800310e:	89bb      	ldrh	r3, [r7, #12]
 8003110:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8003112:	88ba      	ldrh	r2, [r7, #4]
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	6839      	ldr	r1, [r7, #0]
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff f8df 	bl	80022dc <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	3301      	adds	r3, #1
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800312a:	2140      	movs	r1, #64	; 0x40
 800312c:	4618      	mov	r0, r3
 800312e:	f7fe fed5 	bl	8001edc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8003132:	bf00      	nop
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	3301      	adds	r3, #1
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003140:	4618      	mov	r0, r3
 8003142:	f7fe fe7f 	bl	8001e44 <WIZCHIP_READ>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1f3      	bne.n	8003134 <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800314c:	88bb      	ldrh	r3, [r7, #4]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	bd90      	pop	{r4, r7, pc}
 8003156:	bf00      	nop
 8003158:	2000110c 	.word	0x2000110c

0800315c <wizchip_select>:
void ethernetHTTPRoutine(void);

void initializeHttp(void);

void wizchip_select(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, W5500_CS_Pin, GPIO_PIN_RESET);
 8003160:	2200      	movs	r2, #0
 8003162:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003166:	4802      	ldr	r0, [pc, #8]	; (8003170 <wizchip_select+0x14>)
 8003168:	f006 fcbe 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}
 8003170:	48000400 	.word	0x48000400

08003174 <wizchip_deselect>:

void wizchip_deselect(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, W5500_CS_Pin, GPIO_PIN_SET);
 8003178:	2201      	movs	r2, #1
 800317a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800317e:	4802      	ldr	r0, [pc, #8]	; (8003188 <wizchip_deselect+0x14>)
 8003180:	f006 fcb2 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 8003184:	bf00      	nop
 8003186:	bd80      	pop	{r7, pc}
 8003188:	48000400 	.word	0x48000400

0800318c <W5500_Spi>:
{
    HAL_SPI_Transmit(&_W5500_SPI,buff,len,HAL_MAX_DELAY) ;
}

uint8_t W5500_Spi(uint8_t Data)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af02      	add	r7, sp, #8
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W5500_SPI, &Data, &ret, 1, 100);
 8003196:	f107 020f 	add.w	r2, r7, #15
 800319a:	1df9      	adds	r1, r7, #7
 800319c:	2364      	movs	r3, #100	; 0x64
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	2301      	movs	r3, #1
 80031a2:	4804      	ldr	r0, [pc, #16]	; (80031b4 <W5500_Spi+0x28>)
 80031a4:	f008 fb11 	bl	800b7ca <HAL_SPI_TransmitReceive>
	return ret;
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000780 	.word	0x20000780

080031b8 <wiz5500Init>:
	wizchip_setnetinfo ( & net_info ) ;
}*/


void wiz5500Init(void)
{
 80031b8:	b590      	push	{r4, r7, lr}
 80031ba:	b087      	sub	sp, #28
 80031bc:	af00      	add	r7, sp, #0

	uint8_t memsize[2][8] = { {2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 80031be:	4b40      	ldr	r3, [pc, #256]	; (80032c0 <wiz5500Init+0x108>)
 80031c0:	f107 0408 	add.w	r4, r7, #8
 80031c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t tmp;
	//hardware reset the module
	HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_RESET);
 80031ca:	2200      	movs	r2, #0
 80031cc:	2180      	movs	r1, #128	; 0x80
 80031ce:	483d      	ldr	r0, [pc, #244]	; (80032c4 <wiz5500Init+0x10c>)
 80031d0:	f006 fc8a 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_Delay(15000);
 80031d4:	f643 2098 	movw	r0, #15000	; 0x3a98
 80031d8:	f006 f958 	bl	800948c <HAL_Delay>
	HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 80031dc:	2201      	movs	r2, #1
 80031de:	2180      	movs	r1, #128	; 0x80
 80031e0:	4838      	ldr	r0, [pc, #224]	; (80032c4 <wiz5500Init+0x10c>)
 80031e2:	f006 fc81 	bl	8009ae8 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select,wizchip_deselect);
 80031e6:	4938      	ldr	r1, [pc, #224]	; (80032c8 <wiz5500Init+0x110>)
 80031e8:	4838      	ldr	r0, [pc, #224]	; (80032cc <wiz5500Init+0x114>)
 80031ea:	f000 f9c5 	bl	8003578 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_Spi,W5500_Spi);
 80031ee:	4938      	ldr	r1, [pc, #224]	; (80032d0 <wiz5500Init+0x118>)
 80031f0:	4837      	ldr	r0, [pc, #220]	; (80032d0 <wiz5500Init+0x118>)
 80031f2:	f000 f9e7 	bl	80035c4 <reg_wizchip_spi_cbfunc>
//	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff,W5500_WriteBuff);

	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 80031f6:	f107 0308 	add.w	r3, r7, #8
 80031fa:	4619      	mov	r1, r3
 80031fc:	2001      	movs	r0, #1
 80031fe:	f000 fa0d 	bl	800361c <ctlwizchip>
 8003202:	4603      	mov	r3, r0
 8003204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003208:	d103      	bne.n	8003212 <wiz5500Init+0x5a>
	{
		statusChipInit=1;
 800320a:	4b32      	ldr	r3, [pc, #200]	; (80032d4 <wiz5500Init+0x11c>)
 800320c:	2201      	movs	r2, #1
 800320e:	701a      	strb	r2, [r3, #0]
		return;
 8003210:	e052      	b.n	80032b8 <wiz5500Init+0x100>
	}
	/* PHY link status check */
	do
	{
		if(ctlwizchip(CW_GET_PHYSTATUS, (void*)&tmp) == -1)
 8003212:	1dfb      	adds	r3, r7, #7
 8003214:	4619      	mov	r1, r3
 8003216:	200c      	movs	r0, #12
 8003218:	f000 fa00 	bl	800361c <ctlwizchip>
 800321c:	4603      	mov	r3, r0
 800321e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003222:	d103      	bne.n	800322c <wiz5500Init+0x74>
		{
			statusPhysLink=1;
 8003224:	4b2c      	ldr	r3, [pc, #176]	; (80032d8 <wiz5500Init+0x120>)
 8003226:	2201      	movs	r2, #1
 8003228:	701a      	strb	r2, [r3, #0]
			return;
 800322a:	e045      	b.n	80032b8 <wiz5500Init+0x100>
		}
		statusPhysLink=0;
 800322c:	4b2a      	ldr	r3, [pc, #168]	; (80032d8 <wiz5500Init+0x120>)
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
	} while (tmp == PHY_LINK_OFF);
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0ec      	beq.n	8003212 <wiz5500Init+0x5a>
	HAL_Delay(3000);
 8003238:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800323c:	f006 f926 	bl	800948c <HAL_Delay>
	//getVERSIONR();
	gWIZNETINFO.ip[0]=Ip_config_Ip[0];
 8003240:	4b26      	ldr	r3, [pc, #152]	; (80032dc <wiz5500Init+0x124>)
 8003242:	781a      	ldrb	r2, [r3, #0]
 8003244:	4b26      	ldr	r3, [pc, #152]	; (80032e0 <wiz5500Init+0x128>)
 8003246:	719a      	strb	r2, [r3, #6]
	gWIZNETINFO.ip[1]=Ip_config_Ip[1];
 8003248:	4b24      	ldr	r3, [pc, #144]	; (80032dc <wiz5500Init+0x124>)
 800324a:	785a      	ldrb	r2, [r3, #1]
 800324c:	4b24      	ldr	r3, [pc, #144]	; (80032e0 <wiz5500Init+0x128>)
 800324e:	71da      	strb	r2, [r3, #7]
	gWIZNETINFO.ip[2]=Ip_config_Ip[2];
 8003250:	4b22      	ldr	r3, [pc, #136]	; (80032dc <wiz5500Init+0x124>)
 8003252:	789a      	ldrb	r2, [r3, #2]
 8003254:	4b22      	ldr	r3, [pc, #136]	; (80032e0 <wiz5500Init+0x128>)
 8003256:	721a      	strb	r2, [r3, #8]
	gWIZNETINFO.ip[3]=Ip_config_Ip[3];
 8003258:	4b20      	ldr	r3, [pc, #128]	; (80032dc <wiz5500Init+0x124>)
 800325a:	78da      	ldrb	r2, [r3, #3]
 800325c:	4b20      	ldr	r3, [pc, #128]	; (80032e0 <wiz5500Init+0x128>)
 800325e:	725a      	strb	r2, [r3, #9]

	gWIZNETINFO.sn[0]=Ip_Config_Subnet[0];
 8003260:	4b20      	ldr	r3, [pc, #128]	; (80032e4 <wiz5500Init+0x12c>)
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	4b1e      	ldr	r3, [pc, #120]	; (80032e0 <wiz5500Init+0x128>)
 8003266:	729a      	strb	r2, [r3, #10]
	gWIZNETINFO.sn[1]=Ip_Config_Subnet[1];
 8003268:	4b1e      	ldr	r3, [pc, #120]	; (80032e4 <wiz5500Init+0x12c>)
 800326a:	785a      	ldrb	r2, [r3, #1]
 800326c:	4b1c      	ldr	r3, [pc, #112]	; (80032e0 <wiz5500Init+0x128>)
 800326e:	72da      	strb	r2, [r3, #11]
	gWIZNETINFO.sn[2]=Ip_Config_Subnet[2];
 8003270:	4b1c      	ldr	r3, [pc, #112]	; (80032e4 <wiz5500Init+0x12c>)
 8003272:	789a      	ldrb	r2, [r3, #2]
 8003274:	4b1a      	ldr	r3, [pc, #104]	; (80032e0 <wiz5500Init+0x128>)
 8003276:	731a      	strb	r2, [r3, #12]
	gWIZNETINFO.sn[3]=Ip_Config_Subnet[3];
 8003278:	4b1a      	ldr	r3, [pc, #104]	; (80032e4 <wiz5500Init+0x12c>)
 800327a:	78da      	ldrb	r2, [r3, #3]
 800327c:	4b18      	ldr	r3, [pc, #96]	; (80032e0 <wiz5500Init+0x128>)
 800327e:	735a      	strb	r2, [r3, #13]

	gWIZNETINFO.gw[0]=Ip_config_gateway[0];
 8003280:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <wiz5500Init+0x130>)
 8003282:	781a      	ldrb	r2, [r3, #0]
 8003284:	4b16      	ldr	r3, [pc, #88]	; (80032e0 <wiz5500Init+0x128>)
 8003286:	739a      	strb	r2, [r3, #14]
	gWIZNETINFO.gw[1]=Ip_config_gateway[1];
 8003288:	4b17      	ldr	r3, [pc, #92]	; (80032e8 <wiz5500Init+0x130>)
 800328a:	785a      	ldrb	r2, [r3, #1]
 800328c:	4b14      	ldr	r3, [pc, #80]	; (80032e0 <wiz5500Init+0x128>)
 800328e:	73da      	strb	r2, [r3, #15]
	gWIZNETINFO.gw[2]=Ip_config_gateway[2];
 8003290:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <wiz5500Init+0x130>)
 8003292:	789a      	ldrb	r2, [r3, #2]
 8003294:	4b12      	ldr	r3, [pc, #72]	; (80032e0 <wiz5500Init+0x128>)
 8003296:	741a      	strb	r2, [r3, #16]
	gWIZNETINFO.gw[3]=Ip_config_gateway[3];
 8003298:	4b13      	ldr	r3, [pc, #76]	; (80032e8 <wiz5500Init+0x130>)
 800329a:	78da      	ldrb	r2, [r3, #3]
 800329c:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <wiz5500Init+0x128>)
 800329e:	745a      	strb	r2, [r3, #17]

	wizchip_setnetinfo(&gWIZNETINFO);
 80032a0:	480f      	ldr	r0, [pc, #60]	; (80032e0 <wiz5500Init+0x128>)
 80032a2:	f000 fd57 	bl	8003d54 <wizchip_setnetinfo>
	HAL_Delay(1000);
 80032a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032aa:	f006 f8ef 	bl	800948c <HAL_Delay>


	//processDHCP();

	wizchip_getnetinfo(&checkgWIZNETINFO);
 80032ae:	480f      	ldr	r0, [pc, #60]	; (80032ec <wiz5500Init+0x134>)
 80032b0:	f000 fd90 	bl	8003dd4 <wizchip_getnetinfo>

	initializeHttp();
 80032b4:	f000 f81c 	bl	80032f0 <initializeHttp>

}
 80032b8:	371c      	adds	r7, #28
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd90      	pop	{r4, r7, pc}
 80032be:	bf00      	nop
 80032c0:	0800f574 	.word	0x0800f574
 80032c4:	48000800 	.word	0x48000800
 80032c8:	08003175 	.word	0x08003175
 80032cc:	0800315d 	.word	0x0800315d
 80032d0:	0800318d 	.word	0x0800318d
 80032d4:	2000236a 	.word	0x2000236a
 80032d8:	2000236b 	.word	0x2000236b
 80032dc:	20002d78 	.word	0x20002d78
 80032e0:	20000024 	.word	0x20000024
 80032e4:	20002d7c 	.word	0x20002d7c
 80032e8:	20002d80 	.word	0x20002d80
 80032ec:	20001128 	.word	0x20001128

080032f0 <initializeHttp>:
		}
	}
}

void initializeHttp(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af02      	add	r7, sp, #8
	Domain_IP[0] = Ip_config_Server[0];
 80032f6:	4b16      	ldr	r3, [pc, #88]	; (8003350 <initializeHttp+0x60>)
 80032f8:	781a      	ldrb	r2, [r3, #0]
 80032fa:	4b16      	ldr	r3, [pc, #88]	; (8003354 <initializeHttp+0x64>)
 80032fc:	701a      	strb	r2, [r3, #0]
	Domain_IP[1] = Ip_config_Server[1];
 80032fe:	4b14      	ldr	r3, [pc, #80]	; (8003350 <initializeHttp+0x60>)
 8003300:	785a      	ldrb	r2, [r3, #1]
 8003302:	4b14      	ldr	r3, [pc, #80]	; (8003354 <initializeHttp+0x64>)
 8003304:	705a      	strb	r2, [r3, #1]
	Domain_IP[2] = Ip_config_Server[2];
 8003306:	4b12      	ldr	r3, [pc, #72]	; (8003350 <initializeHttp+0x60>)
 8003308:	789a      	ldrb	r2, [r3, #2]
 800330a:	4b12      	ldr	r3, [pc, #72]	; (8003354 <initializeHttp+0x64>)
 800330c:	709a      	strb	r2, [r3, #2]
	Domain_IP[3] = Ip_config_Server[3];
 800330e:	4b10      	ldr	r3, [pc, #64]	; (8003350 <initializeHttp+0x60>)
 8003310:	78da      	ldrb	r2, [r3, #3]
 8003312:	4b10      	ldr	r3, [pc, #64]	; (8003354 <initializeHttp+0x64>)
 8003314:	70da      	strb	r2, [r3, #3]

	Domain_name[0] = Ip_config_Server[0];
 8003316:	4b0e      	ldr	r3, [pc, #56]	; (8003350 <initializeHttp+0x60>)
 8003318:	781a      	ldrb	r2, [r3, #0]
 800331a:	4b0f      	ldr	r3, [pc, #60]	; (8003358 <initializeHttp+0x68>)
 800331c:	701a      	strb	r2, [r3, #0]
	Domain_name[1] = Ip_config_Server[1];
 800331e:	4b0c      	ldr	r3, [pc, #48]	; (8003350 <initializeHttp+0x60>)
 8003320:	785a      	ldrb	r2, [r3, #1]
 8003322:	4b0d      	ldr	r3, [pc, #52]	; (8003358 <initializeHttp+0x68>)
 8003324:	705a      	strb	r2, [r3, #1]
	Domain_name[2] = Ip_config_Server[2];
 8003326:	4b0a      	ldr	r3, [pc, #40]	; (8003350 <initializeHttp+0x60>)
 8003328:	789a      	ldrb	r2, [r3, #2]
 800332a:	4b0b      	ldr	r3, [pc, #44]	; (8003358 <initializeHttp+0x68>)
 800332c:	709a      	strb	r2, [r3, #2]
	Domain_name[3] = Ip_config_Server[3];
 800332e:	4b08      	ldr	r3, [pc, #32]	; (8003350 <initializeHttp+0x60>)
 8003330:	78da      	ldrb	r2, [r3, #3]
 8003332:	4b09      	ldr	r3, [pc, #36]	; (8003358 <initializeHttp+0x68>)
 8003334:	70da      	strb	r2, [r3, #3]

 	httpc_init(0, Domain_IP, 9011, g_send_buf, g_recv_buf);
 8003336:	4b09      	ldr	r3, [pc, #36]	; (800335c <initializeHttp+0x6c>)
 8003338:	9300      	str	r3, [sp, #0]
 800333a:	4b09      	ldr	r3, [pc, #36]	; (8003360 <initializeHttp+0x70>)
 800333c:	f242 3233 	movw	r2, #9011	; 0x2333
 8003340:	4904      	ldr	r1, [pc, #16]	; (8003354 <initializeHttp+0x64>)
 8003342:	2000      	movs	r0, #0
 8003344:	f7ff f826 	bl	8002394 <httpc_init>
}
 8003348:	bf00      	nop
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	20002d88 	.word	0x20002d88
 8003354:	2000003c 	.word	0x2000003c
 8003358:	20000040 	.word	0x20000040
 800335c:	20001944 	.word	0x20001944
 8003360:	20001144 	.word	0x20001144

08003364 <ethernetHTTPRoutine>:

void ethernetHTTPRoutine(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0

	receivehttpcheck();
 8003368:	f7ff fa44 	bl	80027f4 <receivehttpcheck>
	httpc_connection_handler();
 800336c:	f7ff f850 	bl	8002410 <httpc_connection_handler>

	if(httpc_isSockOpen)
 8003370:	4b4a      	ldr	r3, [pc, #296]	; (800349c <ethernetHTTPRoutine+0x138>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d005      	beq.n	8003384 <ethernetHTTPRoutine+0x20>
	{
		connectionCheck = httpc_connect();
 8003378:	f7ff f8fc 	bl	8002574 <httpc_connect>
 800337c:	4603      	mov	r3, r0
 800337e:	461a      	mov	r2, r3
 8003380:	4b47      	ldr	r3, [pc, #284]	; (80034a0 <ethernetHTTPRoutine+0x13c>)
 8003382:	701a      	strb	r2, [r3, #0]
	}
	if(httpc_isConnected)
 8003384:	4b47      	ldr	r3, [pc, #284]	; (80034a4 <ethernetHTTPRoutine+0x140>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 8084 	beq.w	8003496 <ethernetHTTPRoutine+0x132>
	{
	//	if(!flag_sent_http_request)
		{
		// Send: HTTP request
		switch(st)
 800338e:	4b46      	ldr	r3, [pc, #280]	; (80034a8 <ethernetHTTPRoutine+0x144>)
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2b03      	cmp	r3, #3
 8003394:	d826      	bhi.n	80033e4 <ethernetHTTPRoutine+0x80>
 8003396:	a201      	add	r2, pc, #4	; (adr r2, 800339c <ethernetHTTPRoutine+0x38>)
 8003398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800339c:	080033ad 	.word	0x080033ad
 80033a0:	080033bb 	.word	0x080033bb
 80033a4:	080033c9 	.word	0x080033c9
 80033a8:	080033d7 	.word	0x080033d7
		{
			case 0:
				SelectFurnace=1;
 80033ac:	4b3f      	ldr	r3, [pc, #252]	; (80034ac <ethernetHTTPRoutine+0x148>)
 80033ae:	2201      	movs	r2, #1
 80033b0:	701a      	strb	r2, [r3, #0]
				st=1;
 80033b2:	4b3d      	ldr	r3, [pc, #244]	; (80034a8 <ethernetHTTPRoutine+0x144>)
 80033b4:	2201      	movs	r2, #1
 80033b6:	701a      	strb	r2, [r3, #0]
			break;
 80033b8:	e018      	b.n	80033ec <ethernetHTTPRoutine+0x88>
			case 1://dummy furnace
				SelectFurnace=2;
 80033ba:	4b3c      	ldr	r3, [pc, #240]	; (80034ac <ethernetHTTPRoutine+0x148>)
 80033bc:	2202      	movs	r2, #2
 80033be:	701a      	strb	r2, [r3, #0]
				st=2;
 80033c0:	4b39      	ldr	r3, [pc, #228]	; (80034a8 <ethernetHTTPRoutine+0x144>)
 80033c2:	2202      	movs	r2, #2
 80033c4:	701a      	strb	r2, [r3, #0]
			break;
 80033c6:	e011      	b.n	80033ec <ethernetHTTPRoutine+0x88>
			case 2:
				SelectFurnace=3;
 80033c8:	4b38      	ldr	r3, [pc, #224]	; (80034ac <ethernetHTTPRoutine+0x148>)
 80033ca:	2203      	movs	r2, #3
 80033cc:	701a      	strb	r2, [r3, #0]
				st=3;
 80033ce:	4b36      	ldr	r3, [pc, #216]	; (80034a8 <ethernetHTTPRoutine+0x144>)
 80033d0:	2203      	movs	r2, #3
 80033d2:	701a      	strb	r2, [r3, #0]
			break;
 80033d4:	e00a      	b.n	80033ec <ethernetHTTPRoutine+0x88>
			case 3://dummy furnace
				SelectFurnace=4;
 80033d6:	4b35      	ldr	r3, [pc, #212]	; (80034ac <ethernetHTTPRoutine+0x148>)
 80033d8:	2204      	movs	r2, #4
 80033da:	701a      	strb	r2, [r3, #0]
				st=0;
 80033dc:	4b32      	ldr	r3, [pc, #200]	; (80034a8 <ethernetHTTPRoutine+0x144>)
 80033de:	2200      	movs	r2, #0
 80033e0:	701a      	strb	r2, [r3, #0]
			break;
 80033e2:	e003      	b.n	80033ec <ethernetHTTPRoutine+0x88>
			default:
				SelectFurnace=1;
 80033e4:	4b31      	ldr	r3, [pc, #196]	; (80034ac <ethernetHTTPRoutine+0x148>)
 80033e6:	2201      	movs	r2, #1
 80033e8:	701a      	strb	r2, [r3, #0]
			break;
 80033ea:	bf00      	nop
		}
		if(SelectFurnace == 5)
 80033ec:	4b2f      	ldr	r3, [pc, #188]	; (80034ac <ethernetHTTPRoutine+0x148>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	2b05      	cmp	r3, #5
 80033f2:	d11c      	bne.n	800342e <ethernetHTTPRoutine+0xca>
		{
			memset(loc_spectrumresult, 0, 550);
 80033f4:	f240 2226 	movw	r2, #550	; 0x226
 80033f8:	2100      	movs	r1, #0
 80033fa:	482d      	ldr	r0, [pc, #180]	; (80034b0 <ethernetHTTPRoutine+0x14c>)
 80033fc:	f00a fe32 	bl	800e064 <memset>
			memcpy(loc_spectrumresult,&SpectrumResult_furnace[SelectFurnace-1].result_spectrum[0],500);
 8003400:	4b2a      	ldr	r3, [pc, #168]	; (80034ac <ethernetHTTPRoutine+0x148>)
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	3b01      	subs	r3, #1
 8003406:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800340a:	fb02 f303 	mul.w	r3, r2, r3
 800340e:	4a29      	ldr	r2, [pc, #164]	; (80034b4 <ethernetHTTPRoutine+0x150>)
 8003410:	4413      	add	r3, r2
 8003412:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003416:	4619      	mov	r1, r3
 8003418:	4825      	ldr	r0, [pc, #148]	; (80034b0 <ethernetHTTPRoutine+0x14c>)
 800341a:	f00a fe15 	bl	800e048 <memcpy>
			sprintf(URI,"/spectrumResult?d=%.*s",418,loc_spectrumresult);
 800341e:	4b24      	ldr	r3, [pc, #144]	; (80034b0 <ethernetHTTPRoutine+0x14c>)
 8003420:	f44f 72d1 	mov.w	r2, #418	; 0x1a2
 8003424:	4924      	ldr	r1, [pc, #144]	; (80034b8 <ethernetHTTPRoutine+0x154>)
 8003426:	4825      	ldr	r0, [pc, #148]	; (80034bc <ethernetHTTPRoutine+0x158>)
 8003428:	f00a ff52 	bl	800e2d0 <siprintf>
 800342c:	e01b      	b.n	8003466 <ethernetHTTPRoutine+0x102>
		}
		else
		{
			memset(loc_spectrumresult, 0, 550);
 800342e:	f240 2226 	movw	r2, #550	; 0x226
 8003432:	2100      	movs	r1, #0
 8003434:	481e      	ldr	r0, [pc, #120]	; (80034b0 <ethernetHTTPRoutine+0x14c>)
 8003436:	f00a fe15 	bl	800e064 <memset>
			memcpy(loc_spectrumresult,&SpectrumResult_furnace[SelectFurnace-1].result_spectrum[0],500);
 800343a:	4b1c      	ldr	r3, [pc, #112]	; (80034ac <ethernetHTTPRoutine+0x148>)
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	3b01      	subs	r3, #1
 8003440:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003444:	fb02 f303 	mul.w	r3, r2, r3
 8003448:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <ethernetHTTPRoutine+0x150>)
 800344a:	4413      	add	r3, r2
 800344c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003450:	4619      	mov	r1, r3
 8003452:	4817      	ldr	r0, [pc, #92]	; (80034b0 <ethernetHTTPRoutine+0x14c>)
 8003454:	f00a fdf8 	bl	800e048 <memcpy>
			sprintf(URI,"/spectrumResult?d=%.*s",418,loc_spectrumresult);
 8003458:	4b15      	ldr	r3, [pc, #84]	; (80034b0 <ethernetHTTPRoutine+0x14c>)
 800345a:	f44f 72d1 	mov.w	r2, #418	; 0x1a2
 800345e:	4916      	ldr	r1, [pc, #88]	; (80034b8 <ethernetHTTPRoutine+0x154>)
 8003460:	4816      	ldr	r0, [pc, #88]	; (80034bc <ethernetHTTPRoutine+0x158>)
 8003462:	f00a ff35 	bl	800e2d0 <siprintf>
		}

		request.method = (uint8_t *)HTTP_GET;
 8003466:	4b16      	ldr	r3, [pc, #88]	; (80034c0 <ethernetHTTPRoutine+0x15c>)
 8003468:	4a16      	ldr	r2, [pc, #88]	; (80034c4 <ethernetHTTPRoutine+0x160>)
 800346a:	601a      	str	r2, [r3, #0]
		request.uri = (uint8_t *)URI;
 800346c:	4b14      	ldr	r3, [pc, #80]	; (80034c0 <ethernetHTTPRoutine+0x15c>)
 800346e:	4a13      	ldr	r2, [pc, #76]	; (80034bc <ethernetHTTPRoutine+0x158>)
 8003470:	605a      	str	r2, [r3, #4]
		request.host = (uint8_t *)Domain_name;
 8003472:	4b13      	ldr	r3, [pc, #76]	; (80034c0 <ethernetHTTPRoutine+0x15c>)
 8003474:	4a14      	ldr	r2, [pc, #80]	; (80034c8 <ethernetHTTPRoutine+0x164>)
 8003476:	609a      	str	r2, [r3, #8]
	    request.connection=(uint8_t *)HTTP_CONNECTION_CLOSE;
 8003478:	4b11      	ldr	r3, [pc, #68]	; (80034c0 <ethernetHTTPRoutine+0x15c>)
 800347a:	4a14      	ldr	r2, [pc, #80]	; (80034cc <ethernetHTTPRoutine+0x168>)
 800347c:	611a      	str	r2, [r3, #16]
		request.content_type = (uint8_t *)HTTP_CTYPE_TEXT_HTML;
 800347e:	4b10      	ldr	r3, [pc, #64]	; (80034c0 <ethernetHTTPRoutine+0x15c>)
 8003480:	4a13      	ldr	r2, [pc, #76]	; (80034d0 <ethernetHTTPRoutine+0x16c>)
 8003482:	60da      	str	r2, [r3, #12]

		// HTTP client example #1: Function for send HTTP request (header and body fields are integrated)
			{
			httpc_send(&request, g_recv_buf, g_send_buf, 0);
 8003484:	2300      	movs	r3, #0
 8003486:	4a13      	ldr	r2, [pc, #76]	; (80034d4 <ethernetHTTPRoutine+0x170>)
 8003488:	4913      	ldr	r1, [pc, #76]	; (80034d8 <ethernetHTTPRoutine+0x174>)
 800348a:	480d      	ldr	r0, [pc, #52]	; (80034c0 <ethernetHTTPRoutine+0x15c>)
 800348c:	f7ff f8a6 	bl	80025dc <httpc_send>
			}
			flag_sent_http_request = ENABLE;
 8003490:	4b12      	ldr	r3, [pc, #72]	; (80034dc <ethernetHTTPRoutine+0x178>)
 8003492:	2201      	movs	r2, #1
 8003494:	701a      	strb	r2, [r3, #0]

		// Recv: HTTP response

	}

}
 8003496:	bf00      	nop
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	20000900 	.word	0x20000900
 80034a0:	20001140 	.word	0x20001140
 80034a4:	20000901 	.word	0x20000901
 80034a8:	20002592 	.word	0x20002592
 80034ac:	2000004e 	.word	0x2000004e
 80034b0:	2000236c 	.word	0x2000236c
 80034b4:	2000259c 	.word	0x2000259c
 80034b8:	0800f584 	.word	0x0800f584
 80034bc:	20002144 	.word	0x20002144
 80034c0:	20000004 	.word	0x20000004
 80034c4:	0800f59c 	.word	0x0800f59c
 80034c8:	20000040 	.word	0x20000040
 80034cc:	0800f5a0 	.word	0x0800f5a0
 80034d0:	0800f5a8 	.word	0x0800f5a8
 80034d4:	20001144 	.word	0x20001144
 80034d8:	20001944 	.word	0x20001944
 80034dc:	2000113f 	.word	0x2000113f

080034e0 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80034ee:	b480      	push	{r7}
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	bf00      	nop
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
 8003500:	bf00      	nop
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800350a:	b480      	push	{r7}
 800350c:	af00      	add	r7, sp, #0
 800350e:	bf00      	nop
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	b2db      	uxtb	r3, r3
 8003526:	4618      	mov	r0, r3
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	460b      	mov	r3, r1
 800353c:	70fb      	strb	r3, [r7, #3]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	78fa      	ldrb	r2, [r7, #3]
 8003542:	701a      	strb	r2, [r3, #0]
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
 8003554:	2300      	movs	r3, #0
 8003556:	4618      	mov	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	71fb      	strb	r3, [r7, #7]
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d002      	beq.n	800358e <reg_wizchip_cs_cbfunc+0x16>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d106      	bne.n	800359c <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800358e:	4b0a      	ldr	r3, [pc, #40]	; (80035b8 <reg_wizchip_cs_cbfunc+0x40>)
 8003590:	4a0a      	ldr	r2, [pc, #40]	; (80035bc <reg_wizchip_cs_cbfunc+0x44>)
 8003592:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8003594:	4b08      	ldr	r3, [pc, #32]	; (80035b8 <reg_wizchip_cs_cbfunc+0x40>)
 8003596:	4a0a      	ldr	r2, [pc, #40]	; (80035c0 <reg_wizchip_cs_cbfunc+0x48>)
 8003598:	619a      	str	r2, [r3, #24]
 800359a:	e006      	b.n	80035aa <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 800359c:	4a06      	ldr	r2, [pc, #24]	; (80035b8 <reg_wizchip_cs_cbfunc+0x40>)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80035a2:	4a05      	ldr	r2, [pc, #20]	; (80035b8 <reg_wizchip_cs_cbfunc+0x40>)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	6193      	str	r3, [r2, #24]
   }
}
 80035a8:	bf00      	nop
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000050 	.word	0x20000050
 80035bc:	080034fd 	.word	0x080034fd
 80035c0:	0800350b 	.word	0x0800350b

080035c4 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80035ce:	bf00      	nop
 80035d0:	4b0f      	ldr	r3, [pc, #60]	; (8003610 <reg_wizchip_spi_cbfunc+0x4c>)
 80035d2:	881b      	ldrh	r3, [r3, #0]
 80035d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0f9      	beq.n	80035d0 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d002      	beq.n	80035e8 <reg_wizchip_spi_cbfunc+0x24>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d106      	bne.n	80035f6 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80035e8:	4b09      	ldr	r3, [pc, #36]	; (8003610 <reg_wizchip_spi_cbfunc+0x4c>)
 80035ea:	4a0a      	ldr	r2, [pc, #40]	; (8003614 <reg_wizchip_spi_cbfunc+0x50>)
 80035ec:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80035ee:	4b08      	ldr	r3, [pc, #32]	; (8003610 <reg_wizchip_spi_cbfunc+0x4c>)
 80035f0:	4a09      	ldr	r2, [pc, #36]	; (8003618 <reg_wizchip_spi_cbfunc+0x54>)
 80035f2:	621a      	str	r2, [r3, #32]
 80035f4:	e006      	b.n	8003604 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80035f6:	4a06      	ldr	r2, [pc, #24]	; (8003610 <reg_wizchip_spi_cbfunc+0x4c>)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80035fc:	4a04      	ldr	r2, [pc, #16]	; (8003610 <reg_wizchip_spi_cbfunc+0x4c>)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	6213      	str	r3, [r2, #32]
   }
}
 8003602:	bf00      	nop
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	20000050 	.word	0x20000050
 8003614:	08003551 	.word	0x08003551
 8003618:	08003561 	.word	0x08003561

0800361c <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 800361c:	b590      	push	{r4, r7, lr}
 800361e:	b087      	sub	sp, #28
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	6039      	str	r1, [r7, #0]
 8003626:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8003628:	2300      	movs	r3, #0
 800362a:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 800362c:	2300      	movs	r3, #0
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	2300      	movs	r3, #0
 8003632:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	2b0f      	cmp	r3, #15
 8003638:	f200 80c7 	bhi.w	80037ca <ctlwizchip+0x1ae>
 800363c:	a201      	add	r2, pc, #4	; (adr r2, 8003644 <ctlwizchip+0x28>)
 800363e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003642:	bf00      	nop
 8003644:	08003685 	.word	0x08003685
 8003648:	0800368b 	.word	0x0800368b
 800364c:	080036b7 	.word	0x080036b7
 8003650:	080036ab 	.word	0x080036ab
 8003654:	080036c5 	.word	0x080036c5
 8003658:	080036d1 	.word	0x080036d1
 800365c:	080036df 	.word	0x080036df
 8003660:	08003705 	.word	0x08003705
 8003664:	0800372b 	.word	0x0800372b
 8003668:	0800376f 	.word	0x0800376f
 800366c:	08003775 	.word	0x08003775
 8003670:	0800377d 	.word	0x0800377d
 8003674:	080037d1 	.word	0x080037d1
 8003678:	08003785 	.word	0x08003785
 800367c:	08003793 	.word	0x08003793
 8003680:	080037af 	.word	0x080037af
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8003684:	f000 f8ac 	bl	80037e0 <wizchip_sw_reset>
         break;
 8003688:	e0a3      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d004      	beq.n	800369a <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	3308      	adds	r3, #8
 8003698:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	4611      	mov	r1, r2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f000 f8e9 	bl	8003878 <wizchip_init>
 80036a6:	4603      	mov	r3, r0
 80036a8:	e094      	b.n	80037d4 <ctlwizchip+0x1b8>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	881b      	ldrh	r3, [r3, #0]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 f96e 	bl	8003990 <wizchip_clrinterrupt>
         break;
 80036b4:	e08d      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 80036b6:	f000 f99f 	bl	80039f8 <wizchip_getinterrupt>
 80036ba:	4603      	mov	r3, r0
 80036bc:	461a      	mov	r2, r3
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	801a      	strh	r2, [r3, #0]
         break;
 80036c2:	e086      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	881b      	ldrh	r3, [r3, #0]
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 f9ba 	bl	8003a42 <wizchip_setinterruptmask>
         break;         
 80036ce:	e080      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80036d0:	f000 f9d2 	bl	8003a78 <wizchip_getinterruptmask>
 80036d4:	4603      	mov	r3, r0
 80036d6:	461a      	mov	r2, r3
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	801a      	strh	r2, [r3, #0]
         break;
 80036dc:	e079      	b.n	80037d2 <ctlwizchip+0x1b6>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	0a1b      	lsrs	r3, r3, #8
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	4619      	mov	r1, r3
 80036ea:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 80036ee:	f7fe fbf5 	bl	8001edc <WIZCHIP_WRITE>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	4619      	mov	r1, r3
 80036fa:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80036fe:	f7fe fbed 	bl	8001edc <WIZCHIP_WRITE>
         break;
 8003702:	e066      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8003704:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8003708:	f7fe fb9c 	bl	8001e44 <WIZCHIP_READ>
 800370c:	4603      	mov	r3, r0
 800370e:	b29b      	uxth	r3, r3
 8003710:	021b      	lsls	r3, r3, #8
 8003712:	b29c      	uxth	r4, r3
 8003714:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8003718:	f7fe fb94 	bl	8001e44 <WIZCHIP_READ>
 800371c:	4603      	mov	r3, r0
 800371e:	b29b      	uxth	r3, r3
 8003720:	4423      	add	r3, r4
 8003722:	b29a      	uxth	r2, r3
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	801a      	strh	r2, [r3, #0]
         break;
 8003728:	e053      	b.n	80037d2 <ctlwizchip+0x1b6>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 800372a:	4b2c      	ldr	r3, [pc, #176]	; (80037dc <ctlwizchip+0x1c0>)
 800372c:	789a      	ldrb	r2, [r3, #2]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	3301      	adds	r3, #1
 8003736:	4a29      	ldr	r2, [pc, #164]	; (80037dc <ctlwizchip+0x1c0>)
 8003738:	78d2      	ldrb	r2, [r2, #3]
 800373a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	3302      	adds	r3, #2
 8003740:	4a26      	ldr	r2, [pc, #152]	; (80037dc <ctlwizchip+0x1c0>)
 8003742:	7912      	ldrb	r2, [r2, #4]
 8003744:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	3303      	adds	r3, #3
 800374a:	4a24      	ldr	r2, [pc, #144]	; (80037dc <ctlwizchip+0x1c0>)
 800374c:	7952      	ldrb	r2, [r2, #5]
 800374e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	3304      	adds	r3, #4
 8003754:	4a21      	ldr	r2, [pc, #132]	; (80037dc <ctlwizchip+0x1c0>)
 8003756:	7992      	ldrb	r2, [r2, #6]
 8003758:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	3305      	adds	r3, #5
 800375e:	4a1f      	ldr	r2, [pc, #124]	; (80037dc <ctlwizchip+0x1c0>)
 8003760:	79d2      	ldrb	r2, [r2, #7]
 8003762:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	3306      	adds	r3, #6
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
         break;
 800376c:	e031      	b.n	80037d2 <ctlwizchip+0x1b6>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 800376e:	f000 f9d5 	bl	8003b1c <wizphy_reset>
         break;
 8003772:	e02e      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8003774:	6838      	ldr	r0, [r7, #0]
 8003776:	f000 f9f8 	bl	8003b6a <wizphy_setphyconf>
         break;
 800377a:	e02a      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 800377c:	6838      	ldr	r0, [r7, #0]
 800377e:	f000 fa36 	bl	8003bee <wizphy_getphyconf>
         break;
 8003782:	e026      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f000 fa99 	bl	8003cc0 <wizphy_setphypmode>
 800378e:	4603      	mov	r3, r0
 8003790:	e020      	b.n	80037d4 <ctlwizchip+0x1b8>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8003792:	f000 f9aa 	bl	8003aea <wizphy_getphypmode>
 8003796:	4603      	mov	r3, r0
 8003798:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800379a:	7dfb      	ldrb	r3, [r7, #23]
 800379c:	2bff      	cmp	r3, #255	; 0xff
 800379e:	d102      	bne.n	80037a6 <ctlwizchip+0x18a>
 80037a0:	f04f 33ff 	mov.w	r3, #4294967295
 80037a4:	e016      	b.n	80037d4 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	7dfa      	ldrb	r2, [r7, #23]
 80037aa:	701a      	strb	r2, [r3, #0]
         break;
 80037ac:	e011      	b.n	80037d2 <ctlwizchip+0x1b6>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 80037ae:	f000 f986 	bl	8003abe <wizphy_getphylink>
 80037b2:	4603      	mov	r3, r0
 80037b4:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80037b6:	7dfb      	ldrb	r3, [r7, #23]
 80037b8:	2bff      	cmp	r3, #255	; 0xff
 80037ba:	d102      	bne.n	80037c2 <ctlwizchip+0x1a6>
 80037bc:	f04f 33ff 	mov.w	r3, #4294967295
 80037c0:	e008      	b.n	80037d4 <ctlwizchip+0x1b8>
         *(uint8_t*)arg = tmp;
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	7dfa      	ldrb	r2, [r7, #23]
 80037c6:	701a      	strb	r2, [r3, #0]
         break;
 80037c8:	e003      	b.n	80037d2 <ctlwizchip+0x1b6>
   #endif      
      default:
         return -1;
 80037ca:	f04f 33ff 	mov.w	r3, #4294967295
 80037ce:	e001      	b.n	80037d4 <ctlwizchip+0x1b8>
         break;
 80037d0:	bf00      	nop
   }
   return 0;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	371c      	adds	r7, #28
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd90      	pop	{r4, r7, pc}
 80037dc:	20000050 	.word	0x20000050

080037e0 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80037e6:	1d3b      	adds	r3, r7, #4
 80037e8:	2206      	movs	r2, #6
 80037ea:	4619      	mov	r1, r3
 80037ec:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80037f0:	f7fe fbc2 	bl	8001f78 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80037f4:	f107 0314 	add.w	r3, r7, #20
 80037f8:	2204      	movs	r2, #4
 80037fa:	4619      	mov	r1, r3
 80037fc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003800:	f7fe fbba 	bl	8001f78 <WIZCHIP_READ_BUF>
 8003804:	f107 0310 	add.w	r3, r7, #16
 8003808:	2204      	movs	r2, #4
 800380a:	4619      	mov	r1, r3
 800380c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003810:	f7fe fbb2 	bl	8001f78 <WIZCHIP_READ_BUF>
 8003814:	f107 030c 	add.w	r3, r7, #12
 8003818:	2204      	movs	r2, #4
 800381a:	4619      	mov	r1, r3
 800381c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003820:	f7fe fbaa 	bl	8001f78 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8003824:	2180      	movs	r1, #128	; 0x80
 8003826:	2000      	movs	r0, #0
 8003828:	f7fe fb58 	bl	8001edc <WIZCHIP_WRITE>
   getMR(); // for delay
 800382c:	2000      	movs	r0, #0
 800382e:	f7fe fb09 	bl	8001e44 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8003832:	1d3b      	adds	r3, r7, #4
 8003834:	2206      	movs	r2, #6
 8003836:	4619      	mov	r1, r3
 8003838:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800383c:	f7fe fbfc 	bl	8002038 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8003840:	f107 0314 	add.w	r3, r7, #20
 8003844:	2204      	movs	r2, #4
 8003846:	4619      	mov	r1, r3
 8003848:	f44f 7080 	mov.w	r0, #256	; 0x100
 800384c:	f7fe fbf4 	bl	8002038 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8003850:	f107 0310 	add.w	r3, r7, #16
 8003854:	2204      	movs	r2, #4
 8003856:	4619      	mov	r1, r3
 8003858:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800385c:	f7fe fbec 	bl	8002038 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8003860:	f107 030c 	add.w	r3, r7, #12
 8003864:	2204      	movs	r2, #4
 8003866:	4619      	mov	r1, r3
 8003868:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800386c:	f7fe fbe4 	bl	8002038 <WIZCHIP_WRITE_BUF>
}
 8003870:	bf00      	nop
 8003872:	3718      	adds	r7, #24
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8003882:	2300      	movs	r3, #0
 8003884:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8003886:	f7ff ffab 	bl	80037e0 <wizchip_sw_reset>
   if(txsize)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d03b      	beq.n	8003908 <wizchip_init+0x90>
   {
      tmp = 0;
 8003890:	2300      	movs	r3, #0
 8003892:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]
 8003898:	e015      	b.n	80038c6 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800389a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	4413      	add	r3, r2
 80038a2:	781a      	ldrb	r2, [r3, #0]
 80038a4:	7bbb      	ldrb	r3, [r7, #14]
 80038a6:	4413      	add	r3, r2
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80038ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80038b0:	2b10      	cmp	r3, #16
 80038b2:	dd02      	ble.n	80038ba <wizchip_init+0x42>
 80038b4:	f04f 33ff 	mov.w	r3, #4294967295
 80038b8:	e066      	b.n	8003988 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80038ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	3301      	adds	r3, #1
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	73fb      	strb	r3, [r7, #15]
 80038c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ca:	2b07      	cmp	r3, #7
 80038cc:	dde5      	ble.n	800389a <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80038ce:	2300      	movs	r3, #0
 80038d0:	73fb      	strb	r3, [r7, #15]
 80038d2:	e015      	b.n	8003900 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80038d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	3301      	adds	r3, #1
 80038dc:	00db      	lsls	r3, r3, #3
 80038de:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80038e2:	4618      	mov	r0, r3
 80038e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	4413      	add	r3, r2
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	4619      	mov	r1, r3
 80038f0:	f7fe faf4 	bl	8001edc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80038f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	3301      	adds	r3, #1
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	73fb      	strb	r3, [r7, #15]
 8003900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003904:	2b07      	cmp	r3, #7
 8003906:	dde5      	ble.n	80038d4 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d03b      	beq.n	8003986 <wizchip_init+0x10e>
   {
      tmp = 0;
 800390e:	2300      	movs	r3, #0
 8003910:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003912:	2300      	movs	r3, #0
 8003914:	73fb      	strb	r3, [r7, #15]
 8003916:	e015      	b.n	8003944 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8003918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	4413      	add	r3, r2
 8003920:	781a      	ldrb	r2, [r3, #0]
 8003922:	7bbb      	ldrb	r3, [r7, #14]
 8003924:	4413      	add	r3, r2
 8003926:	b2db      	uxtb	r3, r3
 8003928:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 800392a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800392e:	2b10      	cmp	r3, #16
 8003930:	dd02      	ble.n	8003938 <wizchip_init+0xc0>
 8003932:	f04f 33ff 	mov.w	r3, #4294967295
 8003936:	e027      	b.n	8003988 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003938:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	3301      	adds	r3, #1
 8003940:	b2db      	uxtb	r3, r3
 8003942:	73fb      	strb	r3, [r7, #15]
 8003944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003948:	2b07      	cmp	r3, #7
 800394a:	dde5      	ble.n	8003918 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800394c:	2300      	movs	r3, #0
 800394e:	73fb      	strb	r3, [r7, #15]
 8003950:	e015      	b.n	800397e <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8003952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	3301      	adds	r3, #1
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8003960:	4618      	mov	r0, r3
 8003962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	4413      	add	r3, r2
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	4619      	mov	r1, r3
 800396e:	f7fe fab5 	bl	8001edc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003976:	b2db      	uxtb	r3, r3
 8003978:	3301      	adds	r3, #1
 800397a:	b2db      	uxtb	r3, r3
 800397c:	73fb      	strb	r3, [r7, #15]
 800397e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003982:	2b07      	cmp	r3, #7
 8003984:	dde5      	ble.n	8003952 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	4603      	mov	r3, r0
 8003998:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 800399a:	88fb      	ldrh	r3, [r7, #6]
 800399c:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800399e:	88fb      	ldrh	r3, [r7, #6]
 80039a0:	0a1b      	lsrs	r3, r3, #8
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
 80039a8:	f023 030f 	bic.w	r3, r3, #15
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	4619      	mov	r1, r3
 80039b0:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80039b4:	f7fe fa92 	bl	8001edc <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 80039b8:	2300      	movs	r3, #0
 80039ba:	73fb      	strb	r3, [r7, #15]
 80039bc:	e014      	b.n	80039e8 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 80039be:	7bba      	ldrb	r2, [r7, #14]
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	fa42 f303 	asr.w	r3, r2, r3
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d009      	beq.n	80039e2 <wizchip_clrinterrupt+0x52>
 80039ce:	7bfb      	ldrb	r3, [r7, #15]
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	3301      	adds	r3, #1
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80039da:	211f      	movs	r1, #31
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fe fa7d 	bl	8001edc <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
 80039e4:	3301      	adds	r3, #1
 80039e6:	73fb      	strb	r3, [r7, #15]
 80039e8:	7bfb      	ldrb	r3, [r7, #15]
 80039ea:	2b07      	cmp	r3, #7
 80039ec:	d9e7      	bls.n	80039be <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80039ee:	bf00      	nop
 80039f0:	bf00      	nop
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80039fe:	2300      	movs	r3, #0
 8003a00:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8003a02:	2300      	movs	r3, #0
 8003a04:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003a06:	2300      	movs	r3, #0
 8003a08:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8003a0a:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8003a0e:	f7fe fa19 	bl	8001e44 <WIZCHIP_READ>
 8003a12:	4603      	mov	r3, r0
 8003a14:	f023 030f 	bic.w	r3, r3, #15
 8003a18:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8003a1a:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8003a1e:	f7fe fa11 	bl	8001e44 <WIZCHIP_READ>
 8003a22:	4603      	mov	r3, r0
 8003a24:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8003a26:	79bb      	ldrb	r3, [r7, #6]
 8003a28:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8003a2a:	88bb      	ldrh	r3, [r7, #4]
 8003a2c:	021b      	lsls	r3, r3, #8
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	79fb      	ldrb	r3, [r7, #7]
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	4413      	add	r3, r2
 8003a36:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003a38:	88bb      	ldrh	r3, [r7, #4]
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b084      	sub	sp, #16
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	4603      	mov	r3, r0
 8003a4a:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8003a4c:	88fb      	ldrh	r3, [r7, #6]
 8003a4e:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8003a50:	88fb      	ldrh	r3, [r7, #6]
 8003a52:	0a1b      	lsrs	r3, r3, #8
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8003a60:	f7fe fa3c 	bl	8001edc <WIZCHIP_WRITE>
   setSIMR(simr);
 8003a64:	7bbb      	ldrb	r3, [r7, #14]
 8003a66:	4619      	mov	r1, r3
 8003a68:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003a6c:	f7fe fa36 	bl	8001edc <WIZCHIP_WRITE>
#endif   
}
 8003a70:	bf00      	nop
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8003a82:	2300      	movs	r3, #0
 8003a84:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8003a8a:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8003a8e:	f7fe f9d9 	bl	8001e44 <WIZCHIP_READ>
 8003a92:	4603      	mov	r3, r0
 8003a94:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8003a96:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003a9a:	f7fe f9d3 	bl	8001e44 <WIZCHIP_READ>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8003aa2:	79bb      	ldrb	r3, [r7, #6]
 8003aa4:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8003aa6:	88bb      	ldrh	r3, [r7, #4]
 8003aa8:	021b      	lsls	r3, r3, #8
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	79fb      	ldrb	r3, [r7, #7]
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	4413      	add	r3, r2
 8003ab2:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003ab4:	88bb      	ldrh	r3, [r7, #4]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8003ac8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003acc:	f7fe f9ba 	bl	8001e44 <WIZCHIP_READ>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 8003ada:	2301      	movs	r3, #1
 8003adc:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8003ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b082      	sub	sp, #8
 8003aee:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8003af0:	2300      	movs	r3, #0
 8003af2:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8003af4:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003af8:	f7fe f9a4 	bl	8001e44 <WIZCHIP_READ>
 8003afc:	4603      	mov	r3, r0
 8003afe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003b02:	2b30      	cmp	r3, #48	; 0x30
 8003b04:	d102      	bne.n	8003b0c <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8003b06:	2301      	movs	r3, #1
 8003b08:	71fb      	strb	r3, [r7, #7]
 8003b0a:	e001      	b.n	8003b10 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8003b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8003b22:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003b26:	f7fe f98d 	bl	8001e44 <WIZCHIP_READ>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b34:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	4619      	mov	r1, r3
 8003b3a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003b3e:	f7fe f9cd 	bl	8001edc <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8003b42:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003b46:	f7fe f97d 	bl	8001e44 <WIZCHIP_READ>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8003b4e:	79fb      	ldrb	r3, [r7, #7]
 8003b50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003b54:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003b56:	79fb      	ldrb	r3, [r7, #7]
 8003b58:	4619      	mov	r1, r3
 8003b5a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003b5e:	f7fe f9bd 	bl	8001edc <WIZCHIP_WRITE>
}
 8003b62:	bf00      	nop
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b084      	sub	sp, #16
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d104      	bne.n	8003b88 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8003b7e:	7bfb      	ldrb	r3, [r7, #15]
 8003b80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b84:	73fb      	strb	r3, [r7, #15]
 8003b86:	e003      	b.n	8003b90 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8003b88:	7bfb      	ldrb	r3, [r7, #15]
 8003b8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b8e:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	785b      	ldrb	r3, [r3, #1]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d104      	bne.n	8003ba2 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8003b9e:	73fb      	strb	r3, [r7, #15]
 8003ba0:	e019      	b.n	8003bd6 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	78db      	ldrb	r3, [r3, #3]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d10d      	bne.n	8003bc6 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	789b      	ldrb	r3, [r3, #2]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d104      	bne.n	8003bbc <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
 8003bb4:	f043 0318 	orr.w	r3, r3, #24
 8003bb8:	73fb      	strb	r3, [r7, #15]
 8003bba:	e00c      	b.n	8003bd6 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8003bbc:	7bfb      	ldrb	r3, [r7, #15]
 8003bbe:	f043 0308 	orr.w	r3, r3, #8
 8003bc2:	73fb      	strb	r3, [r7, #15]
 8003bc4:	e007      	b.n	8003bd6 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	789b      	ldrb	r3, [r3, #2]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d103      	bne.n	8003bd6 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
 8003bd0:	f043 0310 	orr.w	r3, r3, #16
 8003bd4:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8003bd6:	7bfb      	ldrb	r3, [r7, #15]
 8003bd8:	4619      	mov	r1, r3
 8003bda:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003bde:	f7fe f97d 	bl	8001edc <WIZCHIP_WRITE>
   wizphy_reset();
 8003be2:	f7ff ff9b 	bl	8003b1c <wizphy_reset>
}
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8003bfa:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003bfe:	f7fe f921 	bl	8001e44 <WIZCHIP_READ>
 8003c02:	4603      	mov	r3, r0
 8003c04:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
 8003c08:	119b      	asrs	r3, r3, #6
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	b2da      	uxtb	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003c16:	7bfb      	ldrb	r3, [r7, #15]
 8003c18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c1c:	2b20      	cmp	r3, #32
 8003c1e:	d001      	beq.n	8003c24 <wizphy_getphyconf+0x36>
 8003c20:	2b38      	cmp	r3, #56	; 0x38
 8003c22:	d103      	bne.n	8003c2c <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	705a      	strb	r2, [r3, #1]
         break;
 8003c2a:	e003      	b.n	8003c34 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	705a      	strb	r2, [r3, #1]
         break;
 8003c32:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003c34:	7bfb      	ldrb	r3, [r7, #15]
 8003c36:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c3a:	3b10      	subs	r3, #16
 8003c3c:	2b10      	cmp	r3, #16
 8003c3e:	bf8c      	ite	hi
 8003c40:	2201      	movhi	r2, #1
 8003c42:	2200      	movls	r2, #0
 8003c44:	b2d2      	uxtb	r2, r2
 8003c46:	2a00      	cmp	r2, #0
 8003c48:	d111      	bne.n	8003c6e <wizphy_getphyconf+0x80>
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8003c54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	bf14      	ite	ne
 8003c5c:	2301      	movne	r3, #1
 8003c5e:	2300      	moveq	r3, #0
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <wizphy_getphyconf+0x80>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	709a      	strb	r2, [r3, #2]
         break;
 8003c6c:	e003      	b.n	8003c76 <wizphy_getphyconf+0x88>
      default:
         phyconf->speed = PHY_SPEED_10;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	709a      	strb	r2, [r3, #2]
         break;
 8003c74:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003c76:	7bfb      	ldrb	r3, [r7, #15]
 8003c78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c7c:	3b08      	subs	r3, #8
 8003c7e:	2b18      	cmp	r3, #24
 8003c80:	bf8c      	ite	hi
 8003c82:	2201      	movhi	r2, #1
 8003c84:	2200      	movls	r2, #0
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	2a00      	cmp	r2, #0
 8003c8a:	d111      	bne.n	8003cb0 <wizphy_getphyconf+0xc2>
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8003c96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	bf14      	ite	ne
 8003c9e:	2301      	movne	r3, #1
 8003ca0:	2300      	moveq	r3, #0
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d003      	beq.n	8003cb0 <wizphy_getphyconf+0xc2>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	70da      	strb	r2, [r3, #3]
         break;
 8003cae:	e003      	b.n	8003cb8 <wizphy_getphyconf+0xca>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	70da      	strb	r2, [r3, #3]
         break;
 8003cb6:	bf00      	nop
   }
}
 8003cb8:	bf00      	nop
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8003cce:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003cd2:	f7fe f8b7 	bl	8001e44 <WIZCHIP_READ>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d102      	bne.n	8003cea <wizphy_setphypmode+0x2a>
 8003ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce8:	e030      	b.n	8003d4c <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8003cf0:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003cf2:	79fb      	ldrb	r3, [r7, #7]
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d104      	bne.n	8003d02 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
 8003cfa:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003cfe:	73fb      	strb	r3, [r7, #15]
 8003d00:	e003      	b.n	8003d0a <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
 8003d04:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8003d08:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003d12:	f7fe f8e3 	bl	8001edc <WIZCHIP_WRITE>
   wizphy_reset();
 8003d16:	f7ff ff01 	bl	8003b1c <wizphy_reset>
   tmp = getPHYCFGR();
 8003d1a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003d1e:	f7fe f891 	bl	8001e44 <WIZCHIP_READ>
 8003d22:	4603      	mov	r3, r0
 8003d24:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d106      	bne.n	8003d3a <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d008      	beq.n	8003d48 <wizphy_setphypmode+0x88>
 8003d36:	2300      	movs	r3, #0
 8003d38:	e008      	b.n	8003d4c <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8003d3a:	7bfb      	ldrb	r3, [r7, #15]
 8003d3c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <wizphy_setphypmode+0x88>
 8003d44:	2300      	movs	r3, #0
 8003d46:	e001      	b.n	8003d4c <wizphy_setphypmode+0x8c>
   }
   return -1;
 8003d48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2206      	movs	r2, #6
 8003d60:	4619      	mov	r1, r3
 8003d62:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003d66:	f7fe f967 	bl	8002038 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	330e      	adds	r3, #14
 8003d6e:	2204      	movs	r2, #4
 8003d70:	4619      	mov	r1, r3
 8003d72:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003d76:	f7fe f95f 	bl	8002038 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	330a      	adds	r3, #10
 8003d7e:	2204      	movs	r2, #4
 8003d80:	4619      	mov	r1, r3
 8003d82:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003d86:	f7fe f957 	bl	8002038 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3306      	adds	r3, #6
 8003d8e:	2204      	movs	r2, #4
 8003d90:	4619      	mov	r1, r3
 8003d92:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003d96:	f7fe f94f 	bl	8002038 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	7c9a      	ldrb	r2, [r3, #18]
 8003d9e:	4b0b      	ldr	r3, [pc, #44]	; (8003dcc <wizchip_setnetinfo+0x78>)
 8003da0:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	7cda      	ldrb	r2, [r3, #19]
 8003da6:	4b09      	ldr	r3, [pc, #36]	; (8003dcc <wizchip_setnetinfo+0x78>)
 8003da8:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	7d1a      	ldrb	r2, [r3, #20]
 8003dae:	4b07      	ldr	r3, [pc, #28]	; (8003dcc <wizchip_setnetinfo+0x78>)
 8003db0:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	7d5a      	ldrb	r2, [r3, #21]
 8003db6:	4b05      	ldr	r3, [pc, #20]	; (8003dcc <wizchip_setnetinfo+0x78>)
 8003db8:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	7d9a      	ldrb	r2, [r3, #22]
 8003dbe:	4b04      	ldr	r3, [pc, #16]	; (8003dd0 <wizchip_setnetinfo+0x7c>)
 8003dc0:	701a      	strb	r2, [r3, #0]
}
 8003dc2:	bf00      	nop
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	20002594 	.word	0x20002594
 8003dd0:	20002598 	.word	0x20002598

08003dd4 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2206      	movs	r2, #6
 8003de0:	4619      	mov	r1, r3
 8003de2:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003de6:	f7fe f8c7 	bl	8001f78 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	330e      	adds	r3, #14
 8003dee:	2204      	movs	r2, #4
 8003df0:	4619      	mov	r1, r3
 8003df2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003df6:	f7fe f8bf 	bl	8001f78 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	330a      	adds	r3, #10
 8003dfe:	2204      	movs	r2, #4
 8003e00:	4619      	mov	r1, r3
 8003e02:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003e06:	f7fe f8b7 	bl	8001f78 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3306      	adds	r3, #6
 8003e0e:	2204      	movs	r2, #4
 8003e10:	4619      	mov	r1, r3
 8003e12:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003e16:	f7fe f8af 	bl	8001f78 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8003e1a:	4b0c      	ldr	r3, [pc, #48]	; (8003e4c <wizchip_getnetinfo+0x78>)
 8003e1c:	781a      	ldrb	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8003e22:	4b0a      	ldr	r3, [pc, #40]	; (8003e4c <wizchip_getnetinfo+0x78>)
 8003e24:	785a      	ldrb	r2, [r3, #1]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8003e2a:	4b08      	ldr	r3, [pc, #32]	; (8003e4c <wizchip_getnetinfo+0x78>)
 8003e2c:	789a      	ldrb	r2, [r3, #2]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8003e32:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <wizchip_getnetinfo+0x78>)
 8003e34:	78da      	ldrb	r2, [r3, #3]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8003e3a:	4b05      	ldr	r3, [pc, #20]	; (8003e50 <wizchip_getnetinfo+0x7c>)
 8003e3c:	781a      	ldrb	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	759a      	strb	r2, [r3, #22]
}
 8003e42:	bf00      	nop
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	20002594 	.word	0x20002594
 8003e50:	20002598 	.word	0x20002598

08003e54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003e54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e58:	f7fd fbd4 	bl	8001604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e5c:	480c      	ldr	r0, [pc, #48]	; (8003e90 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e5e:	490d      	ldr	r1, [pc, #52]	; (8003e94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e60:	4a0d      	ldr	r2, [pc, #52]	; (8003e98 <LoopForever+0xe>)
  movs r3, #0
 8003e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e64:	e002      	b.n	8003e6c <LoopCopyDataInit>

08003e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e6a:	3304      	adds	r3, #4

08003e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e70:	d3f9      	bcc.n	8003e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e72:	4a0a      	ldr	r2, [pc, #40]	; (8003e9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e74:	4c0a      	ldr	r4, [pc, #40]	; (8003ea0 <LoopForever+0x16>)
  movs r3, #0
 8003e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e78:	e001      	b.n	8003e7e <LoopFillZerobss>

08003e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e7c:	3204      	adds	r2, #4

08003e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e80:	d3fb      	bcc.n	8003e7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e82:	f00a f8ad 	bl	800dfe0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003e86:	f7fc fca9 	bl	80007dc <main>

08003e8a <LoopForever>:

LoopForever:
    b LoopForever
 8003e8a:	e7fe      	b.n	8003e8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003e8c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e94:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8003e98:	0800f828 	.word	0x0800f828
  ldr r2, =_sbss
 8003e9c:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8003ea0:	20002db4 	.word	0x20002db4

08003ea4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003ea4:	e7fe      	b.n	8003ea4 <ADC1_IRQHandler>
	...

08003ea8 <_ZN13BusinessLogicC1Ev>:
uint8_t furnaceno;
uint8_t Trigger_Memory_Update,Trigger_Memory_Furnaceno;
uint8_t changeInFrame;


BusinessLogic::BusinessLogic() {
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	4a04      	ldr	r2, [pc, #16]	; (8003ec4 <_ZN13BusinessLogicC1Ev+0x1c>)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	0800f660 	.word	0x0800f660

08003ec8 <_ZN13BusinessLogicD1Ev>:

BusinessLogic::~BusinessLogic() {
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	4a04      	ldr	r2, [pc, #16]	; (8003ee4 <_ZN13BusinessLogicD1Ev+0x1c>)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
};
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	0800f660 	.word	0x0800f660

08003ee8 <_ZN13BusinessLogicD0Ev>:
BusinessLogic::~BusinessLogic() {
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
};
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff ffe9 	bl	8003ec8 <_ZN13BusinessLogicD1Ev>
 8003ef6:	2108      	movs	r1, #8
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f00a f866 	bl	800dfca <_ZdlPvj>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4618      	mov	r0, r3
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <_ZN13BusinessLogic3runEv>:

void BusinessLogic::run()
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
	if(SuccessfulResultRx != 1){return;}
 8003f10:	4b1f      	ldr	r3, [pc, #124]	; (8003f90 <_ZN13BusinessLogic3runEv+0x88>)
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d137      	bne.n	8003f88 <_ZN13BusinessLogic3runEv+0x80>
	SuccessfulResultRx=0;
 8003f18:	4b1d      	ldr	r3, [pc, #116]	; (8003f90 <_ZN13BusinessLogic3runEv+0x88>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	701a      	strb	r2, [r3, #0]

	track_furnaceno=0;
 8003f1e:	4b1d      	ldr	r3, [pc, #116]	; (8003f94 <_ZN13BusinessLogic3runEv+0x8c>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	801a      	strh	r2, [r3, #0]

	while(raw_furnace_result[track_furnaceno] != '#')
 8003f24:	4b1b      	ldr	r3, [pc, #108]	; (8003f94 <_ZN13BusinessLogic3runEv+0x8c>)
 8003f26:	881b      	ldrh	r3, [r3, #0]
 8003f28:	461a      	mov	r2, r3
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	; (8003f98 <_ZN13BusinessLogic3runEv+0x90>)
 8003f2c:	5c9b      	ldrb	r3, [r3, r2]
 8003f2e:	2b23      	cmp	r3, #35	; 0x23
 8003f30:	d006      	beq.n	8003f40 <_ZN13BusinessLogic3runEv+0x38>
	{
		track_furnaceno = track_furnaceno+1;
 8003f32:	4b18      	ldr	r3, [pc, #96]	; (8003f94 <_ZN13BusinessLogic3runEv+0x8c>)
 8003f34:	881b      	ldrh	r3, [r3, #0]
 8003f36:	3301      	adds	r3, #1
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	4b16      	ldr	r3, [pc, #88]	; (8003f94 <_ZN13BusinessLogic3runEv+0x8c>)
 8003f3c:	801a      	strh	r2, [r3, #0]
	while(raw_furnace_result[track_furnaceno] != '#')
 8003f3e:	e7f1      	b.n	8003f24 <_ZN13BusinessLogic3runEv+0x1c>
	}
	furnaceno = raw_furnace_result[track_furnaceno-1]-48;
 8003f40:	4b14      	ldr	r3, [pc, #80]	; (8003f94 <_ZN13BusinessLogic3runEv+0x8c>)
 8003f42:	881b      	ldrh	r3, [r3, #0]
 8003f44:	3b01      	subs	r3, #1
 8003f46:	4a14      	ldr	r2, [pc, #80]	; (8003f98 <_ZN13BusinessLogic3runEv+0x90>)
 8003f48:	5cd3      	ldrb	r3, [r2, r3]
 8003f4a:	3b30      	subs	r3, #48	; 0x30
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	4b13      	ldr	r3, [pc, #76]	; (8003f9c <_ZN13BusinessLogic3runEv+0x94>)
 8003f50:	701a      	strb	r2, [r3, #0]

//	changeInFrame = memcmp(&SpectrumResult_furnace[furnaceno-1].result_spectrum[0],raw_furnace_result,418);
	memcpy(&SpectrumResult_furnace[furnaceno-1].result_spectrum[0],raw_furnace_result,500);
 8003f52:	4b12      	ldr	r3, [pc, #72]	; (8003f9c <_ZN13BusinessLogic3runEv+0x94>)
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	3b01      	subs	r3, #1
 8003f58:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003f5c:	fb02 f303 	mul.w	r3, r2, r3
 8003f60:	4a0f      	ldr	r2, [pc, #60]	; (8003fa0 <_ZN13BusinessLogic3runEv+0x98>)
 8003f62:	4413      	add	r3, r2
 8003f64:	4a0c      	ldr	r2, [pc, #48]	; (8003f98 <_ZN13BusinessLogic3runEv+0x90>)
 8003f66:	4618      	mov	r0, r3
 8003f68:	4611      	mov	r1, r2
 8003f6a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f00a f86a 	bl	800e048 <memcpy>
	Trigger_Memory_Update = 1;
 8003f74:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <_ZN13BusinessLogic3runEv+0x9c>)
 8003f76:	2201      	movs	r2, #1
 8003f78:	701a      	strb	r2, [r3, #0]
	Trigger_Memory_Furnaceno = furnaceno-1;
 8003f7a:	4b08      	ldr	r3, [pc, #32]	; (8003f9c <_ZN13BusinessLogic3runEv+0x94>)
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	4b09      	ldr	r3, [pc, #36]	; (8003fa8 <_ZN13BusinessLogic3runEv+0xa0>)
 8003f84:	701a      	strb	r2, [r3, #0]
 8003f86:	e000      	b.n	8003f8a <_ZN13BusinessLogic3runEv+0x82>
	if(SuccessfulResultRx != 1){return;}
 8003f88:	bf00      	nop

}
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	2000053b 	.word	0x2000053b
 8003f94:	2000259a 	.word	0x2000259a
 8003f98:	20000344 	.word	0x20000344
 8003f9c:	20002d6c 	.word	0x20002d6c
 8003fa0:	2000259c 	.word	0x2000259c
 8003fa4:	20002d6d 	.word	0x20002d6d
 8003fa8:	20002d6e 	.word	0x20002d6e

08003fac <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	4a04      	ldr	r2, [pc, #16]	; (8003fc8 <_ZN6commonC1Ev+0x1c>)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	0800f670 	.word	0x0800f670

08003fcc <_ZN6commonD1Ev>:

common::~common() {
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	4a04      	ldr	r2, [pc, #16]	; (8003fe8 <_ZN6commonD1Ev+0x1c>)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	0800f670 	.word	0x0800f670

08003fec <_ZN6commonD0Ev>:
common::~common() {
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
}
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff ffe9 	bl	8003fcc <_ZN6commonD1Ev>
 8003ffa:	2104      	movs	r1, #4
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f009 ffe4 	bl	800dfca <_ZdlPvj>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4618      	mov	r0, r3
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <_ZN14DisplayRoutineC1Ev>:
extern uint8_t wifi_command;
extern uint8_t hour_t,min_t,sec_t;
extern uint8_t Wdate_Rtc,date_Rtc,month_Rtc,year_Rtc;
extern uint16_t SectorPos;

DisplayRoutine::DisplayRoutine() {
 800400c:	b5b0      	push	{r4, r5, r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	4a26      	ldr	r2, [pc, #152]	; (80040b0 <_ZN14DisplayRoutineC1Ev+0xa4>)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	3304      	adds	r3, #4
 800401e:	4618      	mov	r0, r3
 8004020:	f000 fa28 	bl	8004474 <_ZN4GLCDC1Ev>
 8004024:	687d      	ldr	r5, [r7, #4]
 8004026:	4b23      	ldr	r3, [pc, #140]	; (80040b4 <_ZN14DisplayRoutineC1Ev+0xa8>)
 8004028:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 800402c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800402e:	c407      	stmia	r4!, {r0, r1, r2}
 8004030:	8023      	strh	r3, [r4, #0]
 8004032:	2300      	movs	r3, #0
 8004034:	f885 3a16 	strb.w	r3, [r5, #2582]	; 0xa16
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a1f      	ldr	r2, [pc, #124]	; (80040b8 <_ZN14DisplayRoutineC1Ev+0xac>)
 800403c:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8004040:	8812      	ldrh	r2, [r2, #0]
 8004042:	801a      	strh	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	491d      	ldr	r1, [pc, #116]	; (80040bc <_ZN14DisplayRoutineC1Ev+0xb0>)
 8004048:	f603 2219 	addw	r2, r3, #2585	; 0xa19
 800404c:	8808      	ldrh	r0, [r1, #0]
 800404e:	7889      	ldrb	r1, [r1, #2]
 8004050:	8010      	strh	r0, [r2, #0]
 8004052:	7091      	strb	r1, [r2, #2]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2a1c 	strb.w	r2, [r3, #2588]	; 0xa1c
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a18      	ldr	r2, [pc, #96]	; (80040c0 <_ZN14DisplayRoutineC1Ev+0xb4>)
 800405e:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 8004062:	8812      	ldrh	r2, [r2, #0]
 8004064:	801a      	strh	r2, [r3, #0]
 8004066:	687d      	ldr	r5, [r7, #4]
 8004068:	4b16      	ldr	r3, [pc, #88]	; (80040c4 <_ZN14DisplayRoutineC1Ev+0xb8>)
 800406a:	f605 241f 	addw	r4, r5, #2591	; 0xa1f
 800406e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004070:	6020      	str	r0, [r4, #0]
 8004072:	6061      	str	r1, [r4, #4]
 8004074:	60a2      	str	r2, [r4, #8]
 8004076:	2300      	movs	r3, #0
 8004078:	f885 3a2b 	strb.w	r3, [r5, #2603]	; 0xa2b
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a12      	ldr	r2, [pc, #72]	; (80040c8 <_ZN14DisplayRoutineC1Ev+0xbc>)
 8004080:	f603 242c 	addw	r4, r3, #2604	; 0xa2c
 8004084:	ca07      	ldmia	r2, {r0, r1, r2}
 8004086:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2a38 	strb.w	r2, [r3, #2616]	; 0xa38
 8004090:	687d      	ldr	r5, [r7, #4]
 8004092:	4b0e      	ldr	r3, [pc, #56]	; (80040cc <_ZN14DisplayRoutineC1Ev+0xc0>)
 8004094:	f605 2439 	addw	r4, r5, #2617	; 0xa39
 8004098:	cb07      	ldmia	r3!, {r0, r1, r2}
 800409a:	6020      	str	r0, [r4, #0]
 800409c:	6061      	str	r1, [r4, #4]
 800409e:	60a2      	str	r2, [r4, #8]
 80040a0:	2300      	movs	r3, #0
 80040a2:	f885 3a45 	strb.w	r3, [r5, #2629]	; 0xa45
	// TODO Auto-generated constructor stub

}
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4618      	mov	r0, r3
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bdb0      	pop	{r4, r5, r7, pc}
 80040b0:	0800f680 	.word	0x0800f680
 80040b4:	0800f5b4 	.word	0x0800f5b4
 80040b8:	0800f5c4 	.word	0x0800f5c4
 80040bc:	0800f5c8 	.word	0x0800f5c8
 80040c0:	0800f5cc 	.word	0x0800f5cc
 80040c4:	0800f5d0 	.word	0x0800f5d0
 80040c8:	0800f5e0 	.word	0x0800f5e0
 80040cc:	0800f5f0 	.word	0x0800f5f0

080040d0 <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	4a06      	ldr	r2, [pc, #24]	; (80040f4 <_ZN14DisplayRoutineD1Ev+0x24>)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3304      	adds	r3, #4
 80040e2:	4618      	mov	r0, r3
 80040e4:	f004 f942 	bl	800836c <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4618      	mov	r0, r3
 80040ec:	3708      	adds	r7, #8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	0800f680 	.word	0x0800f680

080040f8 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
}
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f7ff ffe5 	bl	80040d0 <_ZN14DisplayRoutineD1Ev>
 8004106:	f640 214c 	movw	r1, #2636	; 0xa4c
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f009 ff5d 	bl	800dfca <_ZdlPvj>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
	...

0800411c <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	1d18      	adds	r0, r3, #4
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 800412e:	2201      	movs	r2, #1
 8004130:	2100      	movs	r1, #0
 8004132:	f004 fbdb 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(hour_t,2,0);
 8004136:	4b50      	ldr	r3, [pc, #320]	; (8004278 <_ZN14DisplayRoutine3runEv+0x15c>)
 8004138:	7819      	ldrb	r1, [r3, #0]
 800413a:	2300      	movs	r3, #0
 800413c:	2202      	movs	r2, #2
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f8aa 	bl	8004298 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(15,2,colon);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	1d18      	adds	r0, r3, #4
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 800414e:	2202      	movs	r2, #2
 8004150:	210f      	movs	r1, #15
 8004152:	f004 fbcb 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(min_t,2,20);
 8004156:	4b49      	ldr	r3, [pc, #292]	; (800427c <_ZN14DisplayRoutine3runEv+0x160>)
 8004158:	7819      	ldrb	r1, [r3, #0]
 800415a:	2314      	movs	r3, #20
 800415c:	2202      	movs	r2, #2
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f89a 	bl	8004298 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(35,2,colon);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	1d18      	adds	r0, r3, #4
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 800416e:	2202      	movs	r2, #2
 8004170:	2123      	movs	r1, #35	; 0x23
 8004172:	f004 fbbb 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(sec_t,2,40);
 8004176:	4b42      	ldr	r3, [pc, #264]	; (8004280 <_ZN14DisplayRoutine3runEv+0x164>)
 8004178:	7819      	ldrb	r1, [r3, #0]
 800417a:	2328      	movs	r3, #40	; 0x28
 800417c:	2202      	movs	r2, #2
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f88a 	bl	8004298 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(54,2,space);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	1d18      	adds	r0, r3, #4
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 800418e:	2202      	movs	r2, #2
 8004190:	2136      	movs	r1, #54	; 0x36
 8004192:	f004 fbab 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(date_Rtc,2,65);
 8004196:	4b3b      	ldr	r3, [pc, #236]	; (8004284 <_ZN14DisplayRoutine3runEv+0x168>)
 8004198:	7819      	ldrb	r1, [r3, #0]
 800419a:	2341      	movs	r3, #65	; 0x41
 800419c:	2202      	movs	r2, #2
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f87a 	bl	8004298 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(81,2,backslash);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	1d18      	adds	r0, r3, #4
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 80041ae:	2202      	movs	r2, #2
 80041b0:	2151      	movs	r1, #81	; 0x51
 80041b2:	f004 fb9b 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(month_Rtc,2,86);
 80041b6:	4b34      	ldr	r3, [pc, #208]	; (8004288 <_ZN14DisplayRoutine3runEv+0x16c>)
 80041b8:	7819      	ldrb	r1, [r3, #0]
 80041ba:	2356      	movs	r3, #86	; 0x56
 80041bc:	2202      	movs	r2, #2
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f86a 	bl	8004298 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(103,2,backslash);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	1d18      	adds	r0, r3, #4
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 80041ce:	2202      	movs	r2, #2
 80041d0:	2167      	movs	r1, #103	; 0x67
 80041d2:	f004 fb8b 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value2Digit(year_Rtc,2,110);
 80041d6:	4b2d      	ldr	r3, [pc, #180]	; (800428c <_ZN14DisplayRoutine3runEv+0x170>)
 80041d8:	7819      	ldrb	r1, [r3, #0]
 80041da:	236e      	movs	r3, #110	; 0x6e
 80041dc:	2202      	movs	r2, #2
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f85a 	bl	8004298 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(0,3,production);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	1d18      	adds	r0, r3, #4
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f603 231f 	addw	r3, r3, #2591	; 0xa1f
 80041ee:	2203      	movs	r2, #3
 80041f0:	2100      	movs	r1, #0
 80041f2:	f004 fb7b 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(0,3,85);
 80041f6:	2355      	movs	r3, #85	; 0x55
 80041f8:	2203      	movs	r2, #3
 80041fa:	2100      	movs	r1, #0
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f88d 	bl	800431c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	1d18      	adds	r0, r3, #4
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f603 232c 	addw	r3, r3, #2604	; 0xa2c
 800420c:	2204      	movs	r2, #4
 800420e:	2100      	movs	r1, #0
 8004210:	f004 fb6c 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(0,4,85);
 8004214:	2355      	movs	r3, #85	; 0x55
 8004216:	2204      	movs	r2, #4
 8004218:	2100      	movs	r1, #0
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f87e 	bl	800431c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	1d18      	adds	r0, r3, #4
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f603 2339 	addw	r3, r3, #2617	; 0xa39
 800422a:	2205      	movs	r2, #5
 800422c:	2100      	movs	r1, #0
 800422e:	f004 fb5d 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(0,5,85);
 8004232:	2355      	movs	r3, #85	; 0x55
 8004234:	2205      	movs	r2, #5
 8004236:	2100      	movs	r1, #0
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 f86f 	bl	800431c <_ZN14DisplayRoutine11value4DigitEthh>
	value4Digit(wifi_command,6,0);
 800423e:	4b14      	ldr	r3, [pc, #80]	; (8004290 <_ZN14DisplayRoutine3runEv+0x174>)
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	b299      	uxth	r1, r3
 8004244:	2300      	movs	r3, #0
 8004246:	2206      	movs	r2, #6
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f867 	bl	800431c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(40,6,space);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	1d18      	adds	r0, r3, #4
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 8004258:	2206      	movs	r2, #6
 800425a:	2128      	movs	r1, #40	; 0x28
 800425c:	f004 fb46 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(SectorPos,6,80);
 8004260:	4b0c      	ldr	r3, [pc, #48]	; (8004294 <_ZN14DisplayRoutine3runEv+0x178>)
 8004262:	8819      	ldrh	r1, [r3, #0]
 8004264:	2350      	movs	r3, #80	; 0x50
 8004266:	2206      	movs	r2, #6
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f000 f857 	bl	800431c <_ZN14DisplayRoutine11value4DigitEthh>

}
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	20002d98 	.word	0x20002d98
 800427c:	20002d99 	.word	0x20002d99
 8004280:	20002d9a 	.word	0x20002d9a
 8004284:	20002d9b 	.word	0x20002d9b
 8004288:	20002d9c 	.word	0x20002d9c
 800428c:	20002d9d 	.word	0x20002d9d
 8004290:	20002d9e 	.word	0x20002d9e
 8004294:	20002d96 	.word	0x20002d96

08004298 <_ZN14DisplayRoutine11value2DigitEhhh>:

void DisplayRoutine::value2Digit(uint8_t value,uint8_t posLine,uint8_t posCol)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	4608      	mov	r0, r1
 80042a2:	4611      	mov	r1, r2
 80042a4:	461a      	mov	r2, r3
 80042a6:	4603      	mov	r3, r0
 80042a8:	70fb      	strb	r3, [r7, #3]
 80042aa:	460b      	mov	r3, r1
 80042ac:	70bb      	strb	r3, [r7, #2]
 80042ae:	4613      	mov	r3, r2
 80042b0:	707b      	strb	r3, [r7, #1]
	GLCDNumericArray[0] =(unsigned char)(((value%100)/10)+0x30);
 80042b2:	78fb      	ldrb	r3, [r7, #3]
 80042b4:	4a17      	ldr	r2, [pc, #92]	; (8004314 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 80042b6:	fba2 1203 	umull	r1, r2, r2, r3
 80042ba:	0952      	lsrs	r2, r2, #5
 80042bc:	2164      	movs	r1, #100	; 0x64
 80042be:	fb01 f202 	mul.w	r2, r1, r2
 80042c2:	1a9b      	subs	r3, r3, r2
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	4a14      	ldr	r2, [pc, #80]	; (8004318 <_ZN14DisplayRoutine11value2DigitEhhh+0x80>)
 80042c8:	fba2 2303 	umull	r2, r3, r2, r3
 80042cc:	08db      	lsrs	r3, r3, #3
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	3330      	adds	r3, #48	; 0x30
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f883 2a46 	strb.w	r2, [r3, #2630]	; 0xa46
    GLCDNumericArray[1] =(unsigned char)((value%10)+0x30);
 80042da:	78fa      	ldrb	r2, [r7, #3]
 80042dc:	4b0e      	ldr	r3, [pc, #56]	; (8004318 <_ZN14DisplayRoutine11value2DigitEhhh+0x80>)
 80042de:	fba3 1302 	umull	r1, r3, r3, r2
 80042e2:	08d9      	lsrs	r1, r3, #3
 80042e4:	460b      	mov	r3, r1
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	005b      	lsls	r3, r3, #1
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	3330      	adds	r3, #48	; 0x30
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f883 2a47 	strb.w	r2, [r3, #2631]	; 0xa47
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	1d18      	adds	r0, r3, #4
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f603 2346 	addw	r3, r3, #2630	; 0xa46
 8004304:	78ba      	ldrb	r2, [r7, #2]
 8004306:	7879      	ldrb	r1, [r7, #1]
 8004308:	f004 faf0 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
}
 800430c:	bf00      	nop
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	51eb851f 	.word	0x51eb851f
 8004318:	cccccccd 	.word	0xcccccccd

0800431c <_ZN14DisplayRoutine11value4DigitEthh>:
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	4608      	mov	r0, r1
 8004326:	4611      	mov	r1, r2
 8004328:	461a      	mov	r2, r3
 800432a:	4603      	mov	r3, r0
 800432c:	807b      	strh	r3, [r7, #2]
 800432e:	460b      	mov	r3, r1
 8004330:	707b      	strb	r3, [r7, #1]
 8004332:	4613      	mov	r3, r2
 8004334:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 8004336:	887b      	ldrh	r3, [r7, #2]
 8004338:	4a2e      	ldr	r2, [pc, #184]	; (80043f4 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 800433a:	fba2 1203 	umull	r1, r2, r2, r3
 800433e:	0b52      	lsrs	r2, r2, #13
 8004340:	f242 7110 	movw	r1, #10000	; 0x2710
 8004344:	fb01 f202 	mul.w	r2, r1, r2
 8004348:	1a9b      	subs	r3, r3, r2
 800434a:	b29b      	uxth	r3, r3
 800434c:	4a2a      	ldr	r2, [pc, #168]	; (80043f8 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 800434e:	fba2 2303 	umull	r2, r3, r2, r3
 8004352:	099b      	lsrs	r3, r3, #6
 8004354:	b29b      	uxth	r3, r3
 8004356:	b2db      	uxtb	r3, r3
 8004358:	3330      	adds	r3, #48	; 0x30
 800435a:	b2da      	uxtb	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f883 2a48 	strb.w	r2, [r3, #2632]	; 0xa48
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 8004362:	887b      	ldrh	r3, [r7, #2]
 8004364:	4a24      	ldr	r2, [pc, #144]	; (80043f8 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8004366:	fba2 1203 	umull	r1, r2, r2, r3
 800436a:	0992      	lsrs	r2, r2, #6
 800436c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004370:	fb01 f202 	mul.w	r2, r1, r2
 8004374:	1a9b      	subs	r3, r3, r2
 8004376:	b29b      	uxth	r3, r3
 8004378:	4a20      	ldr	r2, [pc, #128]	; (80043fc <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 800437a:	fba2 2303 	umull	r2, r3, r2, r3
 800437e:	095b      	lsrs	r3, r3, #5
 8004380:	b29b      	uxth	r3, r3
 8004382:	b2db      	uxtb	r3, r3
 8004384:	3330      	adds	r3, #48	; 0x30
 8004386:	b2da      	uxtb	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f883 2a49 	strb.w	r2, [r3, #2633]	; 0xa49
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 800438e:	887b      	ldrh	r3, [r7, #2]
 8004390:	4a1a      	ldr	r2, [pc, #104]	; (80043fc <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 8004392:	fba2 1203 	umull	r1, r2, r2, r3
 8004396:	0952      	lsrs	r2, r2, #5
 8004398:	2164      	movs	r1, #100	; 0x64
 800439a:	fb01 f202 	mul.w	r2, r1, r2
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	4a17      	ldr	r2, [pc, #92]	; (8004400 <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 80043a4:	fba2 2303 	umull	r2, r3, r2, r3
 80043a8:	08db      	lsrs	r3, r3, #3
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	3330      	adds	r3, #48	; 0x30
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f883 2a4a 	strb.w	r2, [r3, #2634]	; 0xa4a
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 80043b8:	887a      	ldrh	r2, [r7, #2]
 80043ba:	4b11      	ldr	r3, [pc, #68]	; (8004400 <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 80043bc:	fba3 1302 	umull	r1, r3, r3, r2
 80043c0:	08d9      	lsrs	r1, r3, #3
 80043c2:	460b      	mov	r3, r1
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	3330      	adds	r3, #48	; 0x30
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f883 2a4b 	strb.w	r2, [r3, #2635]	; 0xa4b
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	1d18      	adds	r0, r3, #4
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f603 2348 	addw	r3, r3, #2632	; 0xa48
 80043e4:	787a      	ldrb	r2, [r7, #1]
 80043e6:	7839      	ldrb	r1, [r7, #0]
 80043e8:	f004 fa80 	bl	80088ec <_ZN4GLCD10m_lcdputs1EhhPh>
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	d1b71759 	.word	0xd1b71759
 80043f8:	10624dd3 	.word	0x10624dd3
 80043fc:	51eb851f 	.word	0x51eb851f
 8004400:	cccccccd 	.word	0xcccccccd

08004404 <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	3304      	adds	r3, #4
 8004410:	4618      	mov	r0, r3
 8004412:	f004 f88d 	bl	8008530 <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3304      	adds	r3, #4
 800441a:	2100      	movs	r1, #0
 800441c:	4618      	mov	r0, r3
 800441e:	f004 f989 	bl	8008734 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	3304      	adds	r3, #4
 8004426:	4618      	mov	r0, r3
 8004428:	f004 fa95 	bl	8008956 <_ZN4GLCD8m_clrlcdEv>


}
 800442c:	bf00      	nop
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	460b      	mov	r3, r1
 800443e:	70fb      	strb	r3, [r7, #3]
 8004440:	4613      	mov	r3, r2
 8004442:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	2201      	movs	r2, #1
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 800444e:	78fa      	ldrb	r2, [r7, #3]
 8004450:	78bb      	ldrb	r3, [r7, #2]
 8004452:	4013      	ands	r3, r2
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d002      	beq.n	8004460 <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 800445a:	2301      	movs	r3, #1
 800445c:	73fb      	strb	r3, [r7, #15]
 800445e:	e001      	b.n	8004464 <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 8004460:	2300      	movs	r3, #0
 8004462:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 8004464:	7bfb      	ldrb	r3, [r7, #15]
	}
 8004466:	4618      	mov	r0, r3
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <_ZN4GLCDC1Ev>:

#include "GLCD.h"
#include "main.h"
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
GLCD::GLCD() {
 8004474:	b5b0      	push	{r4, r5, r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4618      	mov	r0, r3
 8004480:	f7ff fd94 	bl	8003fac <_ZN6commonC1Ev>
 8004484:	4ac8      	ldr	r2, [pc, #800]	; (80047a8 <_ZN4GLCDC1Ev+0x334>)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	601a      	str	r2, [r3, #0]
 800448a:	687d      	ldr	r5, [r7, #4]
 800448c:	4bc7      	ldr	r3, [pc, #796]	; (80047ac <_ZN4GLCDC1Ev+0x338>)
 800448e:	1d2c      	adds	r4, r5, #4
 8004490:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004492:	c407      	stmia	r4!, {r0, r1, r2}
 8004494:	8023      	strh	r3, [r4, #0]
 8004496:	2300      	movs	r3, #0
 8004498:	74ab      	strb	r3, [r5, #18]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	615a      	str	r2, [r3, #20]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	619a      	str	r2, [r3, #24]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	775a      	strb	r2, [r3, #29]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	331e      	adds	r3, #30
 80044b0:	f640 0208 	movw	r2, #2056	; 0x808
 80044b4:	2100      	movs	r1, #0
 80044b6:	4618      	mov	r0, r3
 80044b8:	f009 fdd4 	bl	800e064 <memset>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	227e      	movs	r2, #126	; 0x7e
 80044c0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2281      	movs	r2, #129	; 0x81
 80044c8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2295      	movs	r2, #149	; 0x95
 80044d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	22b1      	movs	r2, #177	; 0xb1
 80044d8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	22b1      	movs	r2, #177	; 0xb1
 80044e0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2295      	movs	r2, #149	; 0x95
 80044e8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2281      	movs	r2, #129	; 0x81
 80044f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	227e      	movs	r2, #126	; 0x7e
 80044f8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	227e      	movs	r2, #126	; 0x7e
 8004500:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	22ff      	movs	r2, #255	; 0xff
 8004508:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	22eb      	movs	r2, #235	; 0xeb
 8004510:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	22cf      	movs	r2, #207	; 0xcf
 8004518:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	22cf      	movs	r2, #207	; 0xcf
 8004520:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	22eb      	movs	r2, #235	; 0xeb
 8004528:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	22ff      	movs	r2, #255	; 0xff
 8004530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	227e      	movs	r2, #126	; 0x7e
 8004538:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	220e      	movs	r2, #14
 8004540:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	221f      	movs	r2, #31
 8004548:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	223f      	movs	r2, #63	; 0x3f
 8004550:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	227e      	movs	r2, #126	; 0x7e
 8004558:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	223f      	movs	r2, #63	; 0x3f
 8004560:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	221f      	movs	r2, #31
 8004568:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	220e      	movs	r2, #14
 8004570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2208      	movs	r2, #8
 8004578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	221c      	movs	r2, #28
 8004580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	223e      	movs	r2, #62	; 0x3e
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	227f      	movs	r2, #127	; 0x7f
 8004590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	223e      	movs	r2, #62	; 0x3e
 8004598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	221c      	movs	r2, #28
 80045a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2208      	movs	r2, #8
 80045a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2218      	movs	r2, #24
 80045b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	22ba      	movs	r2, #186	; 0xba
 80045b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	22ff      	movs	r2, #255	; 0xff
 80045c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	22ff      	movs	r2, #255	; 0xff
 80045c8:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	22ff      	movs	r2, #255	; 0xff
 80045d0:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	22ba      	movs	r2, #186	; 0xba
 80045d8:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2218      	movs	r2, #24
 80045e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2210      	movs	r2, #16
 80045e8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	22b8      	movs	r2, #184	; 0xb8
 80045f0:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	22fc      	movs	r2, #252	; 0xfc
 80045f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	22ff      	movs	r2, #255	; 0xff
 8004600:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	22fc      	movs	r2, #252	; 0xfc
 8004608:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	22b8      	movs	r2, #184	; 0xb8
 8004610:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2210      	movs	r2, #16
 8004618:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2218      	movs	r2, #24
 8004620:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	223c      	movs	r2, #60	; 0x3c
 8004628:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	223c      	movs	r2, #60	; 0x3c
 8004630:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2218      	movs	r2, #24
 8004638:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	22ff      	movs	r2, #255	; 0xff
 8004640:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	22ff      	movs	r2, #255	; 0xff
 8004648:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	22e7      	movs	r2, #231	; 0xe7
 8004650:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	22c3      	movs	r2, #195	; 0xc3
 8004658:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	22c3      	movs	r2, #195	; 0xc3
 8004660:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	22e7      	movs	r2, #231	; 0xe7
 8004668:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	22ff      	movs	r2, #255	; 0xff
 8004670:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	22ff      	movs	r2, #255	; 0xff
 8004678:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	223c      	movs	r2, #60	; 0x3c
 8004680:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2266      	movs	r2, #102	; 0x66
 8004688:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2242      	movs	r2, #66	; 0x42
 8004690:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2242      	movs	r2, #66	; 0x42
 8004698:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2266      	movs	r2, #102	; 0x66
 80046a0:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	223c      	movs	r2, #60	; 0x3c
 80046a8:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	22ff      	movs	r2, #255	; 0xff
 80046b0:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	22c3      	movs	r2, #195	; 0xc3
 80046b8:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2299      	movs	r2, #153	; 0x99
 80046c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	22bd      	movs	r2, #189	; 0xbd
 80046c8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	22bd      	movs	r2, #189	; 0xbd
 80046d0:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2299      	movs	r2, #153	; 0x99
 80046d8:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	22c3      	movs	r2, #195	; 0xc3
 80046e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	22ff      	movs	r2, #255	; 0xff
 80046e8:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2270      	movs	r2, #112	; 0x70
 80046f0:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	22f8      	movs	r2, #248	; 0xf8
 80046f8:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2288      	movs	r2, #136	; 0x88
 8004700:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2288      	movs	r2, #136	; 0x88
 8004708:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	22fd      	movs	r2, #253	; 0xfd
 8004710:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	227f      	movs	r2, #127	; 0x7f
 8004718:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2207      	movs	r2, #7
 8004720:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	220f      	movs	r2, #15
 8004728:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	224e      	movs	r2, #78	; 0x4e
 8004730:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	225f      	movs	r2, #95	; 0x5f
 8004738:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	22f1      	movs	r2, #241	; 0xf1
 8004740:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	22f1      	movs	r2, #241	; 0xf1
 8004748:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	225f      	movs	r2, #95	; 0x5f
 8004750:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	224e      	movs	r2, #78	; 0x4e
 8004758:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	22c0      	movs	r2, #192	; 0xc0
 8004760:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	22e0      	movs	r2, #224	; 0xe0
 8004768:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	22ff      	movs	r2, #255	; 0xff
 8004770:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	227f      	movs	r2, #127	; 0x7f
 8004778:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2205      	movs	r2, #5
 8004780:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2205      	movs	r2, #5
 8004788:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2207      	movs	r2, #7
 8004790:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2207      	movs	r2, #7
 8004798:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	22c0      	movs	r2, #192	; 0xc0
 80047a0:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 80047a4:	e004      	b.n	80047b0 <_ZN4GLCDC1Ev+0x33c>
 80047a6:	bf00      	nop
 80047a8:	0800f690 	.word	0x0800f690
 80047ac:	0800f600 	.word	0x0800f600
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	22ff      	movs	r2, #255	; 0xff
 80047b4:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	227f      	movs	r2, #127	; 0x7f
 80047bc:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2205      	movs	r2, #5
 80047c4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2205      	movs	r2, #5
 80047cc:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2265      	movs	r2, #101	; 0x65
 80047d4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	227f      	movs	r2, #127	; 0x7f
 80047dc:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	223f      	movs	r2, #63	; 0x3f
 80047e4:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2299      	movs	r2, #153	; 0x99
 80047ec:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	225a      	movs	r2, #90	; 0x5a
 80047f4:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	223c      	movs	r2, #60	; 0x3c
 80047fc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	22e7      	movs	r2, #231	; 0xe7
 8004804:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	22e7      	movs	r2, #231	; 0xe7
 800480c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	223c      	movs	r2, #60	; 0x3c
 8004814:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	225a      	movs	r2, #90	; 0x5a
 800481c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2299      	movs	r2, #153	; 0x99
 8004824:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	227f      	movs	r2, #127	; 0x7f
 800482c:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	223e      	movs	r2, #62	; 0x3e
 8004834:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	223e      	movs	r2, #62	; 0x3e
 800483c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	221c      	movs	r2, #28
 8004844:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	221c      	movs	r2, #28
 800484c:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2208      	movs	r2, #8
 8004854:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2208      	movs	r2, #8
 800485c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2208      	movs	r2, #8
 8004864:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2208      	movs	r2, #8
 800486c:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	221c      	movs	r2, #28
 8004874:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	221c      	movs	r2, #28
 800487c:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	223e      	movs	r2, #62	; 0x3e
 8004884:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	223e      	movs	r2, #62	; 0x3e
 800488c:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	227f      	movs	r2, #127	; 0x7f
 8004894:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2224      	movs	r2, #36	; 0x24
 800489c:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2266      	movs	r2, #102	; 0x66
 80048a4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	22ff      	movs	r2, #255	; 0xff
 80048ac:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	22ff      	movs	r2, #255	; 0xff
 80048b4:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2266      	movs	r2, #102	; 0x66
 80048bc:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2224      	movs	r2, #36	; 0x24
 80048c4:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	225f      	movs	r2, #95	; 0x5f
 80048cc:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	225f      	movs	r2, #95	; 0x5f
 80048d4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	225f      	movs	r2, #95	; 0x5f
 80048dc:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	225f      	movs	r2, #95	; 0x5f
 80048e4:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2206      	movs	r2, #6
 80048ec:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	220f      	movs	r2, #15
 80048f4:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2209      	movs	r2, #9
 80048fc:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	227f      	movs	r2, #127	; 0x7f
 8004904:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	227f      	movs	r2, #127	; 0x7f
 800490c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	227f      	movs	r2, #127	; 0x7f
 800491c:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	227f      	movs	r2, #127	; 0x7f
 8004924:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2240      	movs	r2, #64	; 0x40
 800492c:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	22da      	movs	r2, #218	; 0xda
 8004934:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	22bf      	movs	r2, #191	; 0xbf
 800493c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	22a5      	movs	r2, #165	; 0xa5
 8004944:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	22fd      	movs	r2, #253	; 0xfd
 800494c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2259      	movs	r2, #89	; 0x59
 8004954:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2203      	movs	r2, #3
 800495c:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2270      	movs	r2, #112	; 0x70
 800496c:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2270      	movs	r2, #112	; 0x70
 8004974:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2270      	movs	r2, #112	; 0x70
 800497c:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2270      	movs	r2, #112	; 0x70
 8004984:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2270      	movs	r2, #112	; 0x70
 800498c:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2270      	movs	r2, #112	; 0x70
 8004994:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2280      	movs	r2, #128	; 0x80
 800499c:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2294      	movs	r2, #148	; 0x94
 80049a4:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	22b6      	movs	r2, #182	; 0xb6
 80049ac:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	22ff      	movs	r2, #255	; 0xff
 80049b4:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	22ff      	movs	r2, #255	; 0xff
 80049bc:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	22b6      	movs	r2, #182	; 0xb6
 80049c4:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2294      	movs	r2, #148	; 0x94
 80049cc:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2280      	movs	r2, #128	; 0x80
 80049d4:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2204      	movs	r2, #4
 80049dc:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2206      	movs	r2, #6
 80049e4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	227f      	movs	r2, #127	; 0x7f
 80049ec:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	227f      	movs	r2, #127	; 0x7f
 80049f4:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2206      	movs	r2, #6
 80049fc:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2204      	movs	r2, #4
 8004a04:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2210      	movs	r2, #16
 8004a0c:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2230      	movs	r2, #48	; 0x30
 8004a14:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	227f      	movs	r2, #127	; 0x7f
 8004a1c:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	227f      	movs	r2, #127	; 0x7f
 8004a24:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2230      	movs	r2, #48	; 0x30
 8004a2c:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2210      	movs	r2, #16
 8004a34:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2208      	movs	r2, #8
 8004a3c:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2208      	movs	r2, #8
 8004a44:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2208      	movs	r2, #8
 8004a4c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	222a      	movs	r2, #42	; 0x2a
 8004a54:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	223e      	movs	r2, #62	; 0x3e
 8004a5c:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	221c      	movs	r2, #28
 8004a64:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2208      	movs	r2, #8
 8004a6c:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2208      	movs	r2, #8
 8004a74:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	221c      	movs	r2, #28
 8004a7c:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	223e      	movs	r2, #62	; 0x3e
 8004a84:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	222a      	movs	r2, #42	; 0x2a
 8004a8c:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2208      	movs	r2, #8
 8004a94:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2208      	movs	r2, #8
 8004a9c:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2208      	movs	r2, #8
 8004aa4:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	223c      	movs	r2, #60	; 0x3c
 8004aac:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	223c      	movs	r2, #60	; 0x3c
 8004ab4:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2208      	movs	r2, #8
 8004ae4:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	221c      	movs	r2, #28
 8004aec:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	223e      	movs	r2, #62	; 0x3e
 8004af4:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2208      	movs	r2, #8
 8004afc:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2208      	movs	r2, #8
 8004b04:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	223e      	movs	r2, #62	; 0x3e
 8004b0c:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	221c      	movs	r2, #28
 8004b14:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2208      	movs	r2, #8
 8004b1c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2230      	movs	r2, #48	; 0x30
 8004b24:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2238      	movs	r2, #56	; 0x38
 8004b2c:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	223c      	movs	r2, #60	; 0x3c
 8004b34:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	223e      	movs	r2, #62	; 0x3e
 8004b3c:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	223e      	movs	r2, #62	; 0x3e
 8004b44:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	223c      	movs	r2, #60	; 0x3c
 8004b4c:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2238      	movs	r2, #56	; 0x38
 8004b54:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2230      	movs	r2, #48	; 0x30
 8004b5c:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2206      	movs	r2, #6
 8004b64:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	220e      	movs	r2, #14
 8004b6c:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	221e      	movs	r2, #30
 8004b74:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	223e      	movs	r2, #62	; 0x3e
 8004b7c:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	223e      	movs	r2, #62	; 0x3e
 8004b84:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	221e      	movs	r2, #30
 8004b8c:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	220e      	movs	r2, #14
 8004b94:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2206      	movs	r2, #6
 8004b9c:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2206      	movs	r2, #6
 8004ba4:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	225f      	movs	r2, #95	; 0x5f
 8004bac:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	225f      	movs	r2, #95	; 0x5f
 8004bb4:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2206      	movs	r2, #6
 8004bbc:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2207      	movs	r2, #7
 8004bc4:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2207      	movs	r2, #7
 8004bcc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2207      	movs	r2, #7
 8004bd4:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2207      	movs	r2, #7
 8004bdc:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2214      	movs	r2, #20
 8004be4:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	227f      	movs	r2, #127	; 0x7f
 8004bec:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	227f      	movs	r2, #127	; 0x7f
 8004bf4:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2214      	movs	r2, #20
 8004bfc:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	227f      	movs	r2, #127	; 0x7f
 8004c04:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	227f      	movs	r2, #127	; 0x7f
 8004c0c:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2214      	movs	r2, #20
 8004c14:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2224      	movs	r2, #36	; 0x24
 8004c1c:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	222e      	movs	r2, #46	; 0x2e
 8004c24:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	226b      	movs	r2, #107	; 0x6b
 8004c2c:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	226b      	movs	r2, #107	; 0x6b
 8004c34:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	223a      	movs	r2, #58	; 0x3a
 8004c3c:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2212      	movs	r2, #18
 8004c44:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2246      	movs	r2, #70	; 0x46
 8004c4c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2266      	movs	r2, #102	; 0x66
 8004c54:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2230      	movs	r2, #48	; 0x30
 8004c5c:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2218      	movs	r2, #24
 8004c64:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	220c      	movs	r2, #12
 8004c6c:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2266      	movs	r2, #102	; 0x66
 8004c74:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2262      	movs	r2, #98	; 0x62
 8004c7c:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2230      	movs	r2, #48	; 0x30
 8004c84:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	227a      	movs	r2, #122	; 0x7a
 8004c8c:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	224f      	movs	r2, #79	; 0x4f
 8004c94:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	225d      	movs	r2, #93	; 0x5d
 8004c9c:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2237      	movs	r2, #55	; 0x37
 8004ca4:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	227a      	movs	r2, #122	; 0x7a
 8004cac:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2248      	movs	r2, #72	; 0x48
 8004cb4:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2204      	movs	r2, #4
 8004cbc:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2207      	movs	r2, #7
 8004cc4:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2203      	movs	r2, #3
 8004ccc:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	221c      	movs	r2, #28
 8004cd4:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	223e      	movs	r2, #62	; 0x3e
 8004cdc:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2263      	movs	r2, #99	; 0x63
 8004ce4:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2241      	movs	r2, #65	; 0x41
 8004cec:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2241      	movs	r2, #65	; 0x41
 8004cf4:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2263      	movs	r2, #99	; 0x63
 8004cfc:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	223e      	movs	r2, #62	; 0x3e
 8004d04:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	221c      	movs	r2, #28
 8004d0c:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2208      	movs	r2, #8
 8004d14:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	222a      	movs	r2, #42	; 0x2a
 8004d1c:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	223e      	movs	r2, #62	; 0x3e
 8004d24:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	221c      	movs	r2, #28
 8004d2c:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	221c      	movs	r2, #28
 8004d34:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	223e      	movs	r2, #62	; 0x3e
 8004d3c:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	222a      	movs	r2, #42	; 0x2a
 8004d44:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2208      	movs	r2, #8
 8004d4c:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2208      	movs	r2, #8
 8004d54:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2208      	movs	r2, #8
 8004d5c:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	223e      	movs	r2, #62	; 0x3e
 8004d64:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	223e      	movs	r2, #62	; 0x3e
 8004d6c:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2208      	movs	r2, #8
 8004d74:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2208      	movs	r2, #8
 8004d7c:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2280      	movs	r2, #128	; 0x80
 8004d84:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	22e0      	movs	r2, #224	; 0xe0
 8004d8c:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2260      	movs	r2, #96	; 0x60
 8004d94:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2208      	movs	r2, #8
 8004d9c:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2208      	movs	r2, #8
 8004da4:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2208      	movs	r2, #8
 8004dac:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2208      	movs	r2, #8
 8004db4:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2208      	movs	r2, #8
 8004dbc:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2208      	movs	r2, #8
 8004dc4:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2260      	movs	r2, #96	; 0x60
 8004dcc:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2260      	movs	r2, #96	; 0x60
 8004dd4:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2260      	movs	r2, #96	; 0x60
 8004ddc:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2230      	movs	r2, #48	; 0x30
 8004de4:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2218      	movs	r2, #24
 8004dec:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	220c      	movs	r2, #12
 8004df4:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2206      	movs	r2, #6
 8004dfc:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2203      	movs	r2, #3
 8004e04:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	223e      	movs	r2, #62	; 0x3e
 8004e14:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	227f      	movs	r2, #127	; 0x7f
 8004e1c:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2271      	movs	r2, #113	; 0x71
 8004e24:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2259      	movs	r2, #89	; 0x59
 8004e2c:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	224d      	movs	r2, #77	; 0x4d
 8004e34:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	227f      	movs	r2, #127	; 0x7f
 8004e3c:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	223e      	movs	r2, #62	; 0x3e
 8004e44:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2240      	movs	r2, #64	; 0x40
 8004e4c:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2242      	movs	r2, #66	; 0x42
 8004e54:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	227f      	movs	r2, #127	; 0x7f
 8004e5c:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	227f      	movs	r2, #127	; 0x7f
 8004e64:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2240      	movs	r2, #64	; 0x40
 8004e6c:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2240      	movs	r2, #64	; 0x40
 8004e74:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2262      	movs	r2, #98	; 0x62
 8004e7c:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2273      	movs	r2, #115	; 0x73
 8004e84:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2259      	movs	r2, #89	; 0x59
 8004e8c:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2249      	movs	r2, #73	; 0x49
 8004e94:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	226f      	movs	r2, #111	; 0x6f
 8004e9c:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2266      	movs	r2, #102	; 0x66
 8004ea4:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2222      	movs	r2, #34	; 0x22
 8004eac:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2263      	movs	r2, #99	; 0x63
 8004eb4:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2249      	movs	r2, #73	; 0x49
 8004ebc:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2249      	movs	r2, #73	; 0x49
 8004ec4:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	227f      	movs	r2, #127	; 0x7f
 8004ecc:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2236      	movs	r2, #54	; 0x36
 8004ed4:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2218      	movs	r2, #24
 8004edc:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	221c      	movs	r2, #28
 8004ee4:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2216      	movs	r2, #22
 8004eec:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2253      	movs	r2, #83	; 0x53
 8004ef4:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	227f      	movs	r2, #127	; 0x7f
 8004efc:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	227f      	movs	r2, #127	; 0x7f
 8004f04:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2250      	movs	r2, #80	; 0x50
 8004f0c:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2227      	movs	r2, #39	; 0x27
 8004f14:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2267      	movs	r2, #103	; 0x67
 8004f1c:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2245      	movs	r2, #69	; 0x45
 8004f24:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2245      	movs	r2, #69	; 0x45
 8004f2c:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	227d      	movs	r2, #125	; 0x7d
 8004f34:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2239      	movs	r2, #57	; 0x39
 8004f3c:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	223c      	movs	r2, #60	; 0x3c
 8004f44:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	227e      	movs	r2, #126	; 0x7e
 8004f4c:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	224b      	movs	r2, #75	; 0x4b
 8004f54:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2249      	movs	r2, #73	; 0x49
 8004f5c:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2279      	movs	r2, #121	; 0x79
 8004f64:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2230      	movs	r2, #48	; 0x30
 8004f6c:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2203      	movs	r2, #3
 8004f74:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2203      	movs	r2, #3
 8004f7c:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2271      	movs	r2, #113	; 0x71
 8004f84:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2279      	movs	r2, #121	; 0x79
 8004f8c:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	220f      	movs	r2, #15
 8004f94:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2207      	movs	r2, #7
 8004f9c:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2236      	movs	r2, #54	; 0x36
 8004fa4:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	227f      	movs	r2, #127	; 0x7f
 8004fac:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2249      	movs	r2, #73	; 0x49
 8004fb4:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2249      	movs	r2, #73	; 0x49
 8004fbc:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	227f      	movs	r2, #127	; 0x7f
 8004fc4:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2236      	movs	r2, #54	; 0x36
 8004fcc:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2206      	movs	r2, #6
 8004fd4:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	224f      	movs	r2, #79	; 0x4f
 8004fdc:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2249      	movs	r2, #73	; 0x49
 8004fe4:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2269      	movs	r2, #105	; 0x69
 8004fec:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	223f      	movs	r2, #63	; 0x3f
 8004ff4:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	221e      	movs	r2, #30
 8004ffc:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2266      	movs	r2, #102	; 0x66
 8005004:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2266      	movs	r2, #102	; 0x66
 800500c:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2280      	movs	r2, #128	; 0x80
 8005014:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	22e6      	movs	r2, #230	; 0xe6
 800501c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2266      	movs	r2, #102	; 0x66
 8005024:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2208      	movs	r2, #8
 800502c:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	221c      	movs	r2, #28
 8005034:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2236      	movs	r2, #54	; 0x36
 800503c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2263      	movs	r2, #99	; 0x63
 8005044:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2241      	movs	r2, #65	; 0x41
 800504c:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2224      	movs	r2, #36	; 0x24
 8005054:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2224      	movs	r2, #36	; 0x24
 800505c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2224      	movs	r2, #36	; 0x24
 8005064:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2224      	movs	r2, #36	; 0x24
 800506c:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2224      	movs	r2, #36	; 0x24
 8005074:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2224      	movs	r2, #36	; 0x24
 800507c:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2241      	movs	r2, #65	; 0x41
 8005084:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2263      	movs	r2, #99	; 0x63
 800508c:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2236      	movs	r2, #54	; 0x36
 8005094:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	221c      	movs	r2, #28
 800509c:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2208      	movs	r2, #8
 80050a4:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2202      	movs	r2, #2
 80050ac:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2203      	movs	r2, #3
 80050b4:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2251      	movs	r2, #81	; 0x51
 80050bc:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2259      	movs	r2, #89	; 0x59
 80050c4:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	220f      	movs	r2, #15
 80050cc:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2206      	movs	r2, #6
 80050d4:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	223e      	movs	r2, #62	; 0x3e
 80050dc:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	227f      	movs	r2, #127	; 0x7f
 80050e4:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2241      	movs	r2, #65	; 0x41
 80050ec:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	225d      	movs	r2, #93	; 0x5d
 80050f4:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	225d      	movs	r2, #93	; 0x5d
 80050fc:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	221f      	movs	r2, #31
 8005104:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	221e      	movs	r2, #30
 800510c:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	227c      	movs	r2, #124	; 0x7c
 8005114:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	227e      	movs	r2, #126	; 0x7e
 800511c:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2213      	movs	r2, #19
 8005124:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2213      	movs	r2, #19
 800512c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	227e      	movs	r2, #126	; 0x7e
 8005134:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	227c      	movs	r2, #124	; 0x7c
 800513c:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2241      	movs	r2, #65	; 0x41
 8005144:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	227f      	movs	r2, #127	; 0x7f
 800514c:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	227f      	movs	r2, #127	; 0x7f
 8005154:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2249      	movs	r2, #73	; 0x49
 800515c:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2249      	movs	r2, #73	; 0x49
 8005164:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	227f      	movs	r2, #127	; 0x7f
 800516c:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2236      	movs	r2, #54	; 0x36
 8005174:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	221c      	movs	r2, #28
 800517c:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	223e      	movs	r2, #62	; 0x3e
 8005184:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2263      	movs	r2, #99	; 0x63
 800518c:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2241      	movs	r2, #65	; 0x41
 8005194:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2241      	movs	r2, #65	; 0x41
 800519c:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2263      	movs	r2, #99	; 0x63
 80051a4:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2222      	movs	r2, #34	; 0x22
 80051ac:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2241      	movs	r2, #65	; 0x41
 80051b4:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	227f      	movs	r2, #127	; 0x7f
 80051bc:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	227f      	movs	r2, #127	; 0x7f
 80051c4:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2241      	movs	r2, #65	; 0x41
 80051cc:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2263      	movs	r2, #99	; 0x63
 80051d4:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	223e      	movs	r2, #62	; 0x3e
 80051dc:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	221c      	movs	r2, #28
 80051e4:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2241      	movs	r2, #65	; 0x41
 80051ec:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	227f      	movs	r2, #127	; 0x7f
 80051f4:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	227f      	movs	r2, #127	; 0x7f
 80051fc:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2249      	movs	r2, #73	; 0x49
 8005204:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	225d      	movs	r2, #93	; 0x5d
 800520c:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2241      	movs	r2, #65	; 0x41
 8005214:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2263      	movs	r2, #99	; 0x63
 800521c:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2241      	movs	r2, #65	; 0x41
 8005224:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	227f      	movs	r2, #127	; 0x7f
 800522c:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	227f      	movs	r2, #127	; 0x7f
 8005234:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2249      	movs	r2, #73	; 0x49
 800523c:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	221d      	movs	r2, #29
 8005244:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2203      	movs	r2, #3
 8005254:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	221c      	movs	r2, #28
 800525c:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	223e      	movs	r2, #62	; 0x3e
 8005264:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2263      	movs	r2, #99	; 0x63
 800526c:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2241      	movs	r2, #65	; 0x41
 8005274:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2251      	movs	r2, #81	; 0x51
 800527c:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2273      	movs	r2, #115	; 0x73
 8005284:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2272      	movs	r2, #114	; 0x72
 800528c:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	227f      	movs	r2, #127	; 0x7f
 8005294:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	227f      	movs	r2, #127	; 0x7f
 800529c:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2208      	movs	r2, #8
 80052a4:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2208      	movs	r2, #8
 80052ac:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	227f      	movs	r2, #127	; 0x7f
 80052b4:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	227f      	movs	r2, #127	; 0x7f
 80052bc:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2241      	movs	r2, #65	; 0x41
 80052c4:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	227f      	movs	r2, #127	; 0x7f
 80052cc:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	227f      	movs	r2, #127	; 0x7f
 80052d4:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2241      	movs	r2, #65	; 0x41
 80052dc:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2230      	movs	r2, #48	; 0x30
 80052e4:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2270      	movs	r2, #112	; 0x70
 80052ec:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2240      	movs	r2, #64	; 0x40
 80052f4:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2241      	movs	r2, #65	; 0x41
 80052fc:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	227f      	movs	r2, #127	; 0x7f
 8005304:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	223f      	movs	r2, #63	; 0x3f
 800530c:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2241      	movs	r2, #65	; 0x41
 800531c:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	227f      	movs	r2, #127	; 0x7f
 8005324:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	227f      	movs	r2, #127	; 0x7f
 800532c:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2208      	movs	r2, #8
 8005334:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	221c      	movs	r2, #28
 800533c:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2277      	movs	r2, #119	; 0x77
 8005344:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2263      	movs	r2, #99	; 0x63
 800534c:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2241      	movs	r2, #65	; 0x41
 8005354:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	227f      	movs	r2, #127	; 0x7f
 800535c:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	227f      	movs	r2, #127	; 0x7f
 8005364:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2241      	movs	r2, #65	; 0x41
 800536c:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2240      	movs	r2, #64	; 0x40
 8005374:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2260      	movs	r2, #96	; 0x60
 800537c:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2270      	movs	r2, #112	; 0x70
 8005384:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	227f      	movs	r2, #127	; 0x7f
 800538c:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	227f      	movs	r2, #127	; 0x7f
 8005394:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	220e      	movs	r2, #14
 800539c:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	221c      	movs	r2, #28
 80053a4:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	220e      	movs	r2, #14
 80053ac:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	227f      	movs	r2, #127	; 0x7f
 80053b4:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	227f      	movs	r2, #127	; 0x7f
 80053bc:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	227f      	movs	r2, #127	; 0x7f
 80053c4:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	227f      	movs	r2, #127	; 0x7f
 80053cc:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2206      	movs	r2, #6
 80053d4:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	220c      	movs	r2, #12
 80053dc:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2218      	movs	r2, #24
 80053e4:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	227f      	movs	r2, #127	; 0x7f
 80053ec:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	227f      	movs	r2, #127	; 0x7f
 80053f4:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	221c      	movs	r2, #28
 80053fc:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	223e      	movs	r2, #62	; 0x3e
 8005404:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2263      	movs	r2, #99	; 0x63
 800540c:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2241      	movs	r2, #65	; 0x41
 8005414:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2263      	movs	r2, #99	; 0x63
 800541c:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	223e      	movs	r2, #62	; 0x3e
 8005424:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	221c      	movs	r2, #28
 800542c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2241      	movs	r2, #65	; 0x41
 8005434:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	227f      	movs	r2, #127	; 0x7f
 800543c:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	227f      	movs	r2, #127	; 0x7f
 8005444:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2249      	movs	r2, #73	; 0x49
 800544c:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2209      	movs	r2, #9
 8005454:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	220f      	movs	r2, #15
 800545c:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2206      	movs	r2, #6
 8005464:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	221e      	movs	r2, #30
 800546c:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	223f      	movs	r2, #63	; 0x3f
 8005474:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2221      	movs	r2, #33	; 0x21
 800547c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2271      	movs	r2, #113	; 0x71
 8005484:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	227f      	movs	r2, #127	; 0x7f
 800548c:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	225e      	movs	r2, #94	; 0x5e
 8005494:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2241      	movs	r2, #65	; 0x41
 800549c:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	227f      	movs	r2, #127	; 0x7f
 80054a4:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	227f      	movs	r2, #127	; 0x7f
 80054ac:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2209      	movs	r2, #9
 80054b4:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2219      	movs	r2, #25
 80054bc:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	227f      	movs	r2, #127	; 0x7f
 80054c4:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2266      	movs	r2, #102	; 0x66
 80054cc:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2226      	movs	r2, #38	; 0x26
 80054d4:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	226f      	movs	r2, #111	; 0x6f
 80054dc:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	224d      	movs	r2, #77	; 0x4d
 80054e4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2259      	movs	r2, #89	; 0x59
 80054ec:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2273      	movs	r2, #115	; 0x73
 80054f4:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2232      	movs	r2, #50	; 0x32
 80054fc:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2203      	movs	r2, #3
 8005504:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2241      	movs	r2, #65	; 0x41
 800550c:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	227f      	movs	r2, #127	; 0x7f
 8005514:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	227f      	movs	r2, #127	; 0x7f
 800551c:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2241      	movs	r2, #65	; 0x41
 8005524:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2203      	movs	r2, #3
 800552c:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	227f      	movs	r2, #127	; 0x7f
 8005534:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	227f      	movs	r2, #127	; 0x7f
 800553c:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2240      	movs	r2, #64	; 0x40
 8005544:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2240      	movs	r2, #64	; 0x40
 800554c:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	227f      	movs	r2, #127	; 0x7f
 8005554:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	227f      	movs	r2, #127	; 0x7f
 800555c:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	221f      	movs	r2, #31
 8005564:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	223f      	movs	r2, #63	; 0x3f
 800556c:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2260      	movs	r2, #96	; 0x60
 8005574:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2260      	movs	r2, #96	; 0x60
 800557c:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	223f      	movs	r2, #63	; 0x3f
 8005584:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	221f      	movs	r2, #31
 800558c:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	227f      	movs	r2, #127	; 0x7f
 8005594:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	227f      	movs	r2, #127	; 0x7f
 800559c:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2230      	movs	r2, #48	; 0x30
 80055a4:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2218      	movs	r2, #24
 80055ac:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2230      	movs	r2, #48	; 0x30
 80055b4:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	227f      	movs	r2, #127	; 0x7f
 80055bc:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	227f      	movs	r2, #127	; 0x7f
 80055c4:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2243      	movs	r2, #67	; 0x43
 80055cc:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2267      	movs	r2, #103	; 0x67
 80055d4:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	223c      	movs	r2, #60	; 0x3c
 80055dc:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2218      	movs	r2, #24
 80055e4:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	223c      	movs	r2, #60	; 0x3c
 80055ec:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2267      	movs	r2, #103	; 0x67
 80055f4:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2243      	movs	r2, #67	; 0x43
 80055fc:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2207      	movs	r2, #7
 8005604:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	224f      	movs	r2, #79	; 0x4f
 800560c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2278      	movs	r2, #120	; 0x78
 8005614:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2278      	movs	r2, #120	; 0x78
 800561c:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	224f      	movs	r2, #79	; 0x4f
 8005624:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2207      	movs	r2, #7
 800562c:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2247      	movs	r2, #71	; 0x47
 8005634:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2263      	movs	r2, #99	; 0x63
 800563c:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2271      	movs	r2, #113	; 0x71
 8005644:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2259      	movs	r2, #89	; 0x59
 800564c:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	224d      	movs	r2, #77	; 0x4d
 8005654:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2267      	movs	r2, #103	; 0x67
 800565c:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2273      	movs	r2, #115	; 0x73
 8005664:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	227f      	movs	r2, #127	; 0x7f
 800566c:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	227f      	movs	r2, #127	; 0x7f
 8005674:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2241      	movs	r2, #65	; 0x41
 800567c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2241      	movs	r2, #65	; 0x41
 8005684:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2203      	movs	r2, #3
 8005694:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2206      	movs	r2, #6
 800569c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	220c      	movs	r2, #12
 80056a4:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2218      	movs	r2, #24
 80056ac:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2230      	movs	r2, #48	; 0x30
 80056b4:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2260      	movs	r2, #96	; 0x60
 80056bc:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2241      	movs	r2, #65	; 0x41
 80056c4:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2241      	movs	r2, #65	; 0x41
 80056cc:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	227f      	movs	r2, #127	; 0x7f
 80056d4:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	227f      	movs	r2, #127	; 0x7f
 80056dc:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2208      	movs	r2, #8
 80056e4:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	220c      	movs	r2, #12
 80056ec:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2206      	movs	r2, #6
 80056f4:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2203      	movs	r2, #3
 80056fc:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2206      	movs	r2, #6
 8005704:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	220c      	movs	r2, #12
 800570c:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2208      	movs	r2, #8
 8005714:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2280      	movs	r2, #128	; 0x80
 800571c:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2280      	movs	r2, #128	; 0x80
 8005724:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2280      	movs	r2, #128	; 0x80
 800572c:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2280      	movs	r2, #128	; 0x80
 8005734:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2280      	movs	r2, #128	; 0x80
 800573c:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2280      	movs	r2, #128	; 0x80
 8005744:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2280      	movs	r2, #128	; 0x80
 800574c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2280      	movs	r2, #128	; 0x80
 8005754:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2203      	movs	r2, #3
 800575c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2207      	movs	r2, #7
 8005764:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2204      	movs	r2, #4
 800576c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2220      	movs	r2, #32
 8005774:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2274      	movs	r2, #116	; 0x74
 800577c:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2254      	movs	r2, #84	; 0x54
 8005784:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2254      	movs	r2, #84	; 0x54
 800578c:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	223c      	movs	r2, #60	; 0x3c
 8005794:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2278      	movs	r2, #120	; 0x78
 800579c:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2240      	movs	r2, #64	; 0x40
 80057a4:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2241      	movs	r2, #65	; 0x41
 80057ac:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	227f      	movs	r2, #127	; 0x7f
 80057b4:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	223f      	movs	r2, #63	; 0x3f
 80057bc:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2248      	movs	r2, #72	; 0x48
 80057c4:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2248      	movs	r2, #72	; 0x48
 80057cc:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2278      	movs	r2, #120	; 0x78
 80057d4:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2230      	movs	r2, #48	; 0x30
 80057dc:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2238      	movs	r2, #56	; 0x38
 80057e4:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	227c      	movs	r2, #124	; 0x7c
 80057ec:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2244      	movs	r2, #68	; 0x44
 80057f4:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2244      	movs	r2, #68	; 0x44
 80057fc:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	226c      	movs	r2, #108	; 0x6c
 8005804:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2228      	movs	r2, #40	; 0x28
 800580c:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2230      	movs	r2, #48	; 0x30
 8005814:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2278      	movs	r2, #120	; 0x78
 800581c:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2248      	movs	r2, #72	; 0x48
 8005824:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2249      	movs	r2, #73	; 0x49
 800582c:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	223f      	movs	r2, #63	; 0x3f
 8005834:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	227f      	movs	r2, #127	; 0x7f
 800583c:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2240      	movs	r2, #64	; 0x40
 8005844:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2238      	movs	r2, #56	; 0x38
 800584c:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	227c      	movs	r2, #124	; 0x7c
 8005854:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2254      	movs	r2, #84	; 0x54
 800585c:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2254      	movs	r2, #84	; 0x54
 8005864:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	225c      	movs	r2, #92	; 0x5c
 800586c:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2218      	movs	r2, #24
 8005874:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2248      	movs	r2, #72	; 0x48
 800587c:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	227e      	movs	r2, #126	; 0x7e
 8005884:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	227f      	movs	r2, #127	; 0x7f
 800588c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2249      	movs	r2, #73	; 0x49
 8005894:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2203      	movs	r2, #3
 800589c:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2202      	movs	r2, #2
 80058a4:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2298      	movs	r2, #152	; 0x98
 80058ac:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	22bc      	movs	r2, #188	; 0xbc
 80058b4:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	22a4      	movs	r2, #164	; 0xa4
 80058bc:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	22a4      	movs	r2, #164	; 0xa4
 80058c4:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	22f8      	movs	r2, #248	; 0xf8
 80058cc:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	227c      	movs	r2, #124	; 0x7c
 80058d4:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2204      	movs	r2, #4
 80058dc:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2241      	movs	r2, #65	; 0x41
 80058e4:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	227f      	movs	r2, #127	; 0x7f
 80058ec:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	227f      	movs	r2, #127	; 0x7f
 80058f4:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2208      	movs	r2, #8
 80058fc:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2204      	movs	r2, #4
 8005904:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	227c      	movs	r2, #124	; 0x7c
 800590c:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2278      	movs	r2, #120	; 0x78
 8005914:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2244      	movs	r2, #68	; 0x44
 800591c:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	227d      	movs	r2, #125	; 0x7d
 8005924:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	227d      	movs	r2, #125	; 0x7d
 800592c:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2240      	movs	r2, #64	; 0x40
 8005934:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2260      	movs	r2, #96	; 0x60
 800593c:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	22e0      	movs	r2, #224	; 0xe0
 8005944:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2280      	movs	r2, #128	; 0x80
 800594c:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2280      	movs	r2, #128	; 0x80
 8005954:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	22fd      	movs	r2, #253	; 0xfd
 800595c:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	227d      	movs	r2, #125	; 0x7d
 8005964:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2241      	movs	r2, #65	; 0x41
 800596c:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	227f      	movs	r2, #127	; 0x7f
 8005974:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	227f      	movs	r2, #127	; 0x7f
 800597c:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2210      	movs	r2, #16
 8005984:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2238      	movs	r2, #56	; 0x38
 800598c:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	226c      	movs	r2, #108	; 0x6c
 8005994:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2244      	movs	r2, #68	; 0x44
 800599c:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2241      	movs	r2, #65	; 0x41
 80059a4:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	227f      	movs	r2, #127	; 0x7f
 80059ac:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	227f      	movs	r2, #127	; 0x7f
 80059b4:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2240      	movs	r2, #64	; 0x40
 80059bc:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	227c      	movs	r2, #124	; 0x7c
 80059c4:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	227c      	movs	r2, #124	; 0x7c
 80059cc:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2218      	movs	r2, #24
 80059d4:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2238      	movs	r2, #56	; 0x38
 80059dc:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	221c      	movs	r2, #28
 80059e4:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	227c      	movs	r2, #124	; 0x7c
 80059ec:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2278      	movs	r2, #120	; 0x78
 80059f4:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	227c      	movs	r2, #124	; 0x7c
 80059fc:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	227c      	movs	r2, #124	; 0x7c
 8005a04:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2204      	movs	r2, #4
 8005a0c:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2204      	movs	r2, #4
 8005a14:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	227c      	movs	r2, #124	; 0x7c
 8005a1c:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2278      	movs	r2, #120	; 0x78
 8005a24:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2238      	movs	r2, #56	; 0x38
 8005a2c:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	227c      	movs	r2, #124	; 0x7c
 8005a34:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2244      	movs	r2, #68	; 0x44
 8005a3c:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2244      	movs	r2, #68	; 0x44
 8005a44:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	227c      	movs	r2, #124	; 0x7c
 8005a4c:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2238      	movs	r2, #56	; 0x38
 8005a54:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2284      	movs	r2, #132	; 0x84
 8005a5c:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	22fc      	movs	r2, #252	; 0xfc
 8005a64:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	22f8      	movs	r2, #248	; 0xf8
 8005a6c:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	22a4      	movs	r2, #164	; 0xa4
 8005a74:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2224      	movs	r2, #36	; 0x24
 8005a7c:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	223c      	movs	r2, #60	; 0x3c
 8005a84:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2218      	movs	r2, #24
 8005a8c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2218      	movs	r2, #24
 8005a94:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	223c      	movs	r2, #60	; 0x3c
 8005a9c:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2224      	movs	r2, #36	; 0x24
 8005aa4:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	22a4      	movs	r2, #164	; 0xa4
 8005aac:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	22f8      	movs	r2, #248	; 0xf8
 8005ab4:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	22fc      	movs	r2, #252	; 0xfc
 8005abc:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2284      	movs	r2, #132	; 0x84
 8005ac4:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2244      	movs	r2, #68	; 0x44
 8005acc:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	227c      	movs	r2, #124	; 0x7c
 8005ad4:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2278      	movs	r2, #120	; 0x78
 8005adc:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	224c      	movs	r2, #76	; 0x4c
 8005ae4:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2204      	movs	r2, #4
 8005aec:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	221c      	movs	r2, #28
 8005af4:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2218      	movs	r2, #24
 8005afc:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2248      	movs	r2, #72	; 0x48
 8005b04:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	225c      	movs	r2, #92	; 0x5c
 8005b0c:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2254      	movs	r2, #84	; 0x54
 8005b14:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2254      	movs	r2, #84	; 0x54
 8005b1c:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2274      	movs	r2, #116	; 0x74
 8005b24:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2224      	movs	r2, #36	; 0x24
 8005b2c:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2204      	movs	r2, #4
 8005b34:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	223e      	movs	r2, #62	; 0x3e
 8005b3c:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	227f      	movs	r2, #127	; 0x7f
 8005b44:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2244      	movs	r2, #68	; 0x44
 8005b4c:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2224      	movs	r2, #36	; 0x24
 8005b54:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	223c      	movs	r2, #60	; 0x3c
 8005b5c:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	227c      	movs	r2, #124	; 0x7c
 8005b64:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2240      	movs	r2, #64	; 0x40
 8005b6c:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2240      	movs	r2, #64	; 0x40
 8005b74:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	223c      	movs	r2, #60	; 0x3c
 8005b7c:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	227c      	movs	r2, #124	; 0x7c
 8005b84:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2240      	movs	r2, #64	; 0x40
 8005b8c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	221c      	movs	r2, #28
 8005b94:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	223c      	movs	r2, #60	; 0x3c
 8005b9c:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2260      	movs	r2, #96	; 0x60
 8005ba4:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2260      	movs	r2, #96	; 0x60
 8005bac:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	223c      	movs	r2, #60	; 0x3c
 8005bb4:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	221c      	movs	r2, #28
 8005bbc:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	223c      	movs	r2, #60	; 0x3c
 8005bc4:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	227c      	movs	r2, #124	; 0x7c
 8005bcc:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2270      	movs	r2, #112	; 0x70
 8005bd4:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2238      	movs	r2, #56	; 0x38
 8005bdc:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2270      	movs	r2, #112	; 0x70
 8005be4:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	227c      	movs	r2, #124	; 0x7c
 8005bec:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	223c      	movs	r2, #60	; 0x3c
 8005bf4:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2244      	movs	r2, #68	; 0x44
 8005bfc:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	226c      	movs	r2, #108	; 0x6c
 8005c04:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2238      	movs	r2, #56	; 0x38
 8005c0c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2210      	movs	r2, #16
 8005c14:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2238      	movs	r2, #56	; 0x38
 8005c1c:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	226c      	movs	r2, #108	; 0x6c
 8005c24:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2244      	movs	r2, #68	; 0x44
 8005c2c:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	229c      	movs	r2, #156	; 0x9c
 8005c34:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	22bc      	movs	r2, #188	; 0xbc
 8005c3c:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	22a0      	movs	r2, #160	; 0xa0
 8005c44:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	22a0      	movs	r2, #160	; 0xa0
 8005c4c:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	22fc      	movs	r2, #252	; 0xfc
 8005c54:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	227c      	movs	r2, #124	; 0x7c
 8005c5c:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	224c      	movs	r2, #76	; 0x4c
 8005c64:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2264      	movs	r2, #100	; 0x64
 8005c6c:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2274      	movs	r2, #116	; 0x74
 8005c74:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	225c      	movs	r2, #92	; 0x5c
 8005c7c:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	224c      	movs	r2, #76	; 0x4c
 8005c84:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2264      	movs	r2, #100	; 0x64
 8005c8c:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2208      	movs	r2, #8
 8005c94:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2208      	movs	r2, #8
 8005c9c:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	223e      	movs	r2, #62	; 0x3e
 8005ca4:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2277      	movs	r2, #119	; 0x77
 8005cac:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2241      	movs	r2, #65	; 0x41
 8005cb4:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2241      	movs	r2, #65	; 0x41
 8005cbc:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2277      	movs	r2, #119	; 0x77
 8005cc4:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2277      	movs	r2, #119	; 0x77
 8005ccc:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2241      	movs	r2, #65	; 0x41
 8005cd4:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2241      	movs	r2, #65	; 0x41
 8005cdc:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2277      	movs	r2, #119	; 0x77
 8005ce4:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	223e      	movs	r2, #62	; 0x3e
 8005cec:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2208      	movs	r2, #8
 8005cf4:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2208      	movs	r2, #8
 8005cfc:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2202      	movs	r2, #2
 8005d04:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2203      	movs	r2, #3
 8005d0c:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2203      	movs	r2, #3
 8005d1c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2203      	movs	r2, #3
 8005d2c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2270      	movs	r2, #112	; 0x70
 8005d3c:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2278      	movs	r2, #120	; 0x78
 8005d44:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	224c      	movs	r2, #76	; 0x4c
 8005d4c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2246      	movs	r2, #70	; 0x46
 8005d54:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	224c      	movs	r2, #76	; 0x4c
 8005d5c:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2278      	movs	r2, #120	; 0x78
 8005d64:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2270      	movs	r2, #112	; 0x70
 8005d6c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	220e      	movs	r2, #14
 8005d74:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	229f      	movs	r2, #159	; 0x9f
 8005d7c:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2291      	movs	r2, #145	; 0x91
 8005d84:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	22b1      	movs	r2, #177	; 0xb1
 8005d8c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	22fb      	movs	r2, #251	; 0xfb
 8005d94:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	224a      	movs	r2, #74	; 0x4a
 8005d9c:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	223a      	movs	r2, #58	; 0x3a
 8005da4:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	227a      	movs	r2, #122	; 0x7a
 8005dac:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2240      	movs	r2, #64	; 0x40
 8005db4:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2240      	movs	r2, #64	; 0x40
 8005dbc:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	227a      	movs	r2, #122	; 0x7a
 8005dc4:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	227a      	movs	r2, #122	; 0x7a
 8005dcc:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2240      	movs	r2, #64	; 0x40
 8005dd4:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2238      	movs	r2, #56	; 0x38
 8005ddc:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	227c      	movs	r2, #124	; 0x7c
 8005de4:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2254      	movs	r2, #84	; 0x54
 8005dec:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2255      	movs	r2, #85	; 0x55
 8005df4:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	225d      	movs	r2, #93	; 0x5d
 8005dfc:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2219      	movs	r2, #25
 8005e04:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2223      	movs	r2, #35	; 0x23
 8005e14:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2275      	movs	r2, #117	; 0x75
 8005e1c:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2255      	movs	r2, #85	; 0x55
 8005e24:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2255      	movs	r2, #85	; 0x55
 8005e2c:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	227d      	movs	r2, #125	; 0x7d
 8005e34:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	227b      	movs	r2, #123	; 0x7b
 8005e3c:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2242      	movs	r2, #66	; 0x42
 8005e44:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2221      	movs	r2, #33	; 0x21
 8005e4c:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2275      	movs	r2, #117	; 0x75
 8005e54:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2254      	movs	r2, #84	; 0x54
 8005e5c:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2254      	movs	r2, #84	; 0x54
 8005e64:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	227d      	movs	r2, #125	; 0x7d
 8005e6c:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2279      	movs	r2, #121	; 0x79
 8005e74:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2240      	movs	r2, #64	; 0x40
 8005e7c:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2221      	movs	r2, #33	; 0x21
 8005e84:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2275      	movs	r2, #117	; 0x75
 8005e8c:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2255      	movs	r2, #85	; 0x55
 8005e94:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2254      	movs	r2, #84	; 0x54
 8005e9c:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	227c      	movs	r2, #124	; 0x7c
 8005ea4:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2278      	movs	r2, #120	; 0x78
 8005eac:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2240      	movs	r2, #64	; 0x40
 8005eb4:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2220      	movs	r2, #32
 8005ebc:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2274      	movs	r2, #116	; 0x74
 8005ec4:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2257      	movs	r2, #87	; 0x57
 8005ecc:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2257      	movs	r2, #87	; 0x57
 8005ed4:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	227c      	movs	r2, #124	; 0x7c
 8005edc:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2278      	movs	r2, #120	; 0x78
 8005ee4:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2240      	movs	r2, #64	; 0x40
 8005eec:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2218      	movs	r2, #24
 8005ef4:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	223c      	movs	r2, #60	; 0x3c
 8005efc:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	22a4      	movs	r2, #164	; 0xa4
 8005f04:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	22a4      	movs	r2, #164	; 0xa4
 8005f0c:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	22e4      	movs	r2, #228	; 0xe4
 8005f14:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2240      	movs	r2, #64	; 0x40
 8005f1c:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	223b      	movs	r2, #59	; 0x3b
 8005f2c:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	227d      	movs	r2, #125	; 0x7d
 8005f34:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2255      	movs	r2, #85	; 0x55
 8005f3c:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2255      	movs	r2, #85	; 0x55
 8005f44:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	225d      	movs	r2, #93	; 0x5d
 8005f4c:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	221b      	movs	r2, #27
 8005f54:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2239      	movs	r2, #57	; 0x39
 8005f64:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	227d      	movs	r2, #125	; 0x7d
 8005f6c:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2254      	movs	r2, #84	; 0x54
 8005f74:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2254      	movs	r2, #84	; 0x54
 8005f7c:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	225d      	movs	r2, #93	; 0x5d
 8005f84:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2219      	movs	r2, #25
 8005f8c:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2239      	movs	r2, #57	; 0x39
 8005f94:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	227d      	movs	r2, #125	; 0x7d
 8005f9c:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2255      	movs	r2, #85	; 0x55
 8005fa4:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2254      	movs	r2, #84	; 0x54
 8005fac:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	225c      	movs	r2, #92	; 0x5c
 8005fb4:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2218      	movs	r2, #24
 8005fbc:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2245      	movs	r2, #69	; 0x45
 8005fcc:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	227c      	movs	r2, #124	; 0x7c
 8005fd4:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	227c      	movs	r2, #124	; 0x7c
 8005fdc:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2241      	movs	r2, #65	; 0x41
 8005fe4:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2202      	movs	r2, #2
 8005ff4:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2203      	movs	r2, #3
 8005ffc:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2245      	movs	r2, #69	; 0x45
 8006004:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	227d      	movs	r2, #125	; 0x7d
 800600c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	227d      	movs	r2, #125	; 0x7d
 8006014:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2243      	movs	r2, #67	; 0x43
 800601c:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2245      	movs	r2, #69	; 0x45
 8006034:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	227d      	movs	r2, #125	; 0x7d
 800603c:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	227c      	movs	r2, #124	; 0x7c
 8006044:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2240      	movs	r2, #64	; 0x40
 800604c:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2279      	movs	r2, #121	; 0x79
 8006054:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	227d      	movs	r2, #125	; 0x7d
 800605c:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2216      	movs	r2, #22
 8006064:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2212      	movs	r2, #18
 800606c:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2216      	movs	r2, #22
 8006074:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	227d      	movs	r2, #125	; 0x7d
 800607c:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2279      	movs	r2, #121	; 0x79
 8006084:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2270      	movs	r2, #112	; 0x70
 800608c:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2278      	movs	r2, #120	; 0x78
 8006094:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	222b      	movs	r2, #43	; 0x2b
 800609c:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	222b      	movs	r2, #43	; 0x2b
 80060a4:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2278      	movs	r2, #120	; 0x78
 80060ac:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2270      	movs	r2, #112	; 0x70
 80060b4:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2244      	movs	r2, #68	; 0x44
 80060bc:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	227c      	movs	r2, #124	; 0x7c
 80060c4:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	227c      	movs	r2, #124	; 0x7c
 80060cc:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2255      	movs	r2, #85	; 0x55
 80060d4:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2255      	movs	r2, #85	; 0x55
 80060dc:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2245      	movs	r2, #69	; 0x45
 80060e4:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2220      	movs	r2, #32
 80060ec:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2274      	movs	r2, #116	; 0x74
 80060f4:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2254      	movs	r2, #84	; 0x54
 80060fc:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2254      	movs	r2, #84	; 0x54
 8006104:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	227c      	movs	r2, #124	; 0x7c
 800610c:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	227c      	movs	r2, #124	; 0x7c
 8006114:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2254      	movs	r2, #84	; 0x54
 800611c:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2254      	movs	r2, #84	; 0x54
 8006124:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	227c      	movs	r2, #124	; 0x7c
 800612c:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	227e      	movs	r2, #126	; 0x7e
 8006134:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	220b      	movs	r2, #11
 800613c:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2209      	movs	r2, #9
 8006144:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	227f      	movs	r2, #127	; 0x7f
 800614c:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	227f      	movs	r2, #127	; 0x7f
 8006154:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2249      	movs	r2, #73	; 0x49
 800615c:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2232      	movs	r2, #50	; 0x32
 8006164:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	227b      	movs	r2, #123	; 0x7b
 800616c:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2249      	movs	r2, #73	; 0x49
 8006174:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2249      	movs	r2, #73	; 0x49
 800617c:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	227b      	movs	r2, #123	; 0x7b
 8006184:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2232      	movs	r2, #50	; 0x32
 800618c:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2232      	movs	r2, #50	; 0x32
 8006194:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	227a      	movs	r2, #122	; 0x7a
 800619c:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2248      	movs	r2, #72	; 0x48
 80061a4:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2248      	movs	r2, #72	; 0x48
 80061ac:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	227a      	movs	r2, #122	; 0x7a
 80061b4:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2232      	movs	r2, #50	; 0x32
 80061bc:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2232      	movs	r2, #50	; 0x32
 80061c4:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	227a      	movs	r2, #122	; 0x7a
 80061cc:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	224a      	movs	r2, #74	; 0x4a
 80061d4:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2248      	movs	r2, #72	; 0x48
 80061dc:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2278      	movs	r2, #120	; 0x78
 80061e4:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2230      	movs	r2, #48	; 0x30
 80061ec:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	223a      	movs	r2, #58	; 0x3a
 80061f4:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	227b      	movs	r2, #123	; 0x7b
 80061fc:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2241      	movs	r2, #65	; 0x41
 8006204:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2241      	movs	r2, #65	; 0x41
 800620c:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	227b      	movs	r2, #123	; 0x7b
 8006214:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	227a      	movs	r2, #122	; 0x7a
 800621c:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2240      	movs	r2, #64	; 0x40
 8006224:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	223a      	movs	r2, #58	; 0x3a
 800622c:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	227a      	movs	r2, #122	; 0x7a
 8006234:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2242      	movs	r2, #66	; 0x42
 800623c:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2240      	movs	r2, #64	; 0x40
 8006244:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2278      	movs	r2, #120	; 0x78
 800624c:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2278      	movs	r2, #120	; 0x78
 8006254:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2240      	movs	r2, #64	; 0x40
 800625c:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	229a      	movs	r2, #154	; 0x9a
 8006264:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	22ba      	movs	r2, #186	; 0xba
 800626c:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	22a0      	movs	r2, #160	; 0xa0
 8006274:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	22a0      	movs	r2, #160	; 0xa0
 800627c:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	22fa      	movs	r2, #250	; 0xfa
 8006284:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	227a      	movs	r2, #122	; 0x7a
 800628c:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2219      	movs	r2, #25
 800629c:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	223c      	movs	r2, #60	; 0x3c
 80062a4:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2266      	movs	r2, #102	; 0x66
 80062ac:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2266      	movs	r2, #102	; 0x66
 80062b4:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	223c      	movs	r2, #60	; 0x3c
 80062bc:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2219      	movs	r2, #25
 80062c4:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	223d      	movs	r2, #61	; 0x3d
 80062d4:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	227d      	movs	r2, #125	; 0x7d
 80062dc:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2240      	movs	r2, #64	; 0x40
 80062e4:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2240      	movs	r2, #64	; 0x40
 80062ec:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	227d      	movs	r2, #125	; 0x7d
 80062f4:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	223d      	movs	r2, #61	; 0x3d
 80062fc:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2218      	movs	r2, #24
 8006304:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	223c      	movs	r2, #60	; 0x3c
 800630c:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2224      	movs	r2, #36	; 0x24
 8006314:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	22e7      	movs	r2, #231	; 0xe7
 800631c:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	22e7      	movs	r2, #231	; 0xe7
 8006324:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2224      	movs	r2, #36	; 0x24
 800632c:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2224      	movs	r2, #36	; 0x24
 8006334:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2268      	movs	r2, #104	; 0x68
 800633c:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	227e      	movs	r2, #126	; 0x7e
 8006344:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	227f      	movs	r2, #127	; 0x7f
 800634c:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2249      	movs	r2, #73	; 0x49
 8006354:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2243      	movs	r2, #67	; 0x43
 800635c:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2266      	movs	r2, #102	; 0x66
 8006364:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2220      	movs	r2, #32
 800636c:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	222b      	movs	r2, #43	; 0x2b
 8006374:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	222f      	movs	r2, #47	; 0x2f
 800637c:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	22fc      	movs	r2, #252	; 0xfc
 8006384:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	22fc      	movs	r2, #252	; 0xfc
 800638c:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	222f      	movs	r2, #47	; 0x2f
 8006394:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	222b      	movs	r2, #43	; 0x2b
 800639c:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	22ff      	movs	r2, #255	; 0xff
 80063a4:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	22ff      	movs	r2, #255	; 0xff
 80063ac:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2209      	movs	r2, #9
 80063b4:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2209      	movs	r2, #9
 80063bc:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	222f      	movs	r2, #47	; 0x2f
 80063c4:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	22f6      	movs	r2, #246	; 0xf6
 80063cc:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	22f8      	movs	r2, #248	; 0xf8
 80063d4:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	22a0      	movs	r2, #160	; 0xa0
 80063dc:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2240      	movs	r2, #64	; 0x40
 80063e4:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	22c0      	movs	r2, #192	; 0xc0
 80063ec:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2288      	movs	r2, #136	; 0x88
 80063f4:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	22fe      	movs	r2, #254	; 0xfe
 80063fc:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	227f      	movs	r2, #127	; 0x7f
 8006404:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2209      	movs	r2, #9
 800640c:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2203      	movs	r2, #3
 8006414:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2202      	movs	r2, #2
 800641c:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2274      	movs	r2, #116	; 0x74
 800642c:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2254      	movs	r2, #84	; 0x54
 8006434:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2255      	movs	r2, #85	; 0x55
 800643c:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	227d      	movs	r2, #125	; 0x7d
 8006444:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2279      	movs	r2, #121	; 0x79
 800644c:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2240      	movs	r2, #64	; 0x40
 8006454:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2244      	movs	r2, #68	; 0x44
 800645c:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	227d      	movs	r2, #125	; 0x7d
 8006464:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	227d      	movs	r2, #125	; 0x7d
 800646c:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2241      	movs	r2, #65	; 0x41
 8006474:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2230      	movs	r2, #48	; 0x30
 800647c:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2278      	movs	r2, #120	; 0x78
 8006484:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2248      	movs	r2, #72	; 0x48
 800648c:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	224a      	movs	r2, #74	; 0x4a
 8006494:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	227a      	movs	r2, #122	; 0x7a
 800649c:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2232      	movs	r2, #50	; 0x32
 80064a4:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2238      	movs	r2, #56	; 0x38
 80064ac:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2278      	movs	r2, #120	; 0x78
 80064b4:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2240      	movs	r2, #64	; 0x40
 80064bc:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2242      	movs	r2, #66	; 0x42
 80064c4:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	227a      	movs	r2, #122	; 0x7a
 80064cc:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	227a      	movs	r2, #122	; 0x7a
 80064d4:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2240      	movs	r2, #64	; 0x40
 80064dc:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	227a      	movs	r2, #122	; 0x7a
 80064e4:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	227a      	movs	r2, #122	; 0x7a
 80064ec:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	220a      	movs	r2, #10
 80064f4:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	220a      	movs	r2, #10
 80064fc:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	227a      	movs	r2, #122	; 0x7a
 8006504:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2270      	movs	r2, #112	; 0x70
 800650c:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	227d      	movs	r2, #125	; 0x7d
 8006514:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	227d      	movs	r2, #125	; 0x7d
 800651c:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2219      	movs	r2, #25
 8006524:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2231      	movs	r2, #49	; 0x31
 800652c:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	227d      	movs	r2, #125	; 0x7d
 8006534:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	227d      	movs	r2, #125	; 0x7d
 800653c:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2226      	movs	r2, #38	; 0x26
 8006544:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	222f      	movs	r2, #47	; 0x2f
 800654c:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2229      	movs	r2, #41	; 0x29
 8006554:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	222f      	movs	r2, #47	; 0x2f
 800655c:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	222f      	movs	r2, #47	; 0x2f
 8006564:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2228      	movs	r2, #40	; 0x28
 800656c:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2226      	movs	r2, #38	; 0x26
 8006574:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	222f      	movs	r2, #47	; 0x2f
 800657c:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2229      	movs	r2, #41	; 0x29
 8006584:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	222f      	movs	r2, #47	; 0x2f
 800658c:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2226      	movs	r2, #38	; 0x26
 8006594:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2230      	movs	r2, #48	; 0x30
 800659c:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2278      	movs	r2, #120	; 0x78
 80065a4:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	224d      	movs	r2, #77	; 0x4d
 80065ac:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2245      	movs	r2, #69	; 0x45
 80065b4:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2260      	movs	r2, #96	; 0x60
 80065bc:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2220      	movs	r2, #32
 80065c4:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2238      	movs	r2, #56	; 0x38
 80065cc:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2238      	movs	r2, #56	; 0x38
 80065d4:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2208      	movs	r2, #8
 80065dc:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2208      	movs	r2, #8
 80065e4:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2208      	movs	r2, #8
 80065ec:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2208      	movs	r2, #8
 80065f4:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2208      	movs	r2, #8
 80065fc:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2208      	movs	r2, #8
 8006604:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2208      	movs	r2, #8
 800660c:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2208      	movs	r2, #8
 8006614:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2238      	movs	r2, #56	; 0x38
 800661c:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2238      	movs	r2, #56	; 0x38
 8006624:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	224f      	movs	r2, #79	; 0x4f
 800662c:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	226f      	movs	r2, #111	; 0x6f
 8006634:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2230      	movs	r2, #48	; 0x30
 800663c:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2218      	movs	r2, #24
 8006644:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	22cc      	movs	r2, #204	; 0xcc
 800664c:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	22ee      	movs	r2, #238	; 0xee
 8006654:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	22bb      	movs	r2, #187	; 0xbb
 800665c:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2291      	movs	r2, #145	; 0x91
 8006664:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	224f      	movs	r2, #79	; 0x4f
 800666c:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	226f      	movs	r2, #111	; 0x6f
 8006674:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2230      	movs	r2, #48	; 0x30
 800667c:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2218      	movs	r2, #24
 8006684:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	226c      	movs	r2, #108	; 0x6c
 800668c:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2276      	movs	r2, #118	; 0x76
 8006694:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	22fb      	movs	r2, #251	; 0xfb
 800669c:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	22f9      	movs	r2, #249	; 0xf9
 80066a4:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	227b      	movs	r2, #123	; 0x7b
 80066ac:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	227b      	movs	r2, #123	; 0x7b
 80066b4:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2208      	movs	r2, #8
 80066bc:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	221c      	movs	r2, #28
 80066c4:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2236      	movs	r2, #54	; 0x36
 80066cc:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2222      	movs	r2, #34	; 0x22
 80066d4:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2208      	movs	r2, #8
 80066dc:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	221c      	movs	r2, #28
 80066e4:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2236      	movs	r2, #54	; 0x36
 80066ec:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2222      	movs	r2, #34	; 0x22
 80066f4:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2222      	movs	r2, #34	; 0x22
 80066fc:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2236      	movs	r2, #54	; 0x36
 8006704:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	221c      	movs	r2, #28
 800670c:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2208      	movs	r2, #8
 8006714:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2222      	movs	r2, #34	; 0x22
 800671c:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2236      	movs	r2, #54	; 0x36
 8006724:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	221c      	movs	r2, #28
 800672c:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2208      	movs	r2, #8
 8006734:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	22aa      	movs	r2, #170	; 0xaa
 800673c:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2255      	movs	r2, #85	; 0x55
 8006744:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	22aa      	movs	r2, #170	; 0xaa
 800674c:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2255      	movs	r2, #85	; 0x55
 8006754:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	22aa      	movs	r2, #170	; 0xaa
 800675c:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2255      	movs	r2, #85	; 0x55
 8006764:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	22aa      	movs	r2, #170	; 0xaa
 800676c:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2255      	movs	r2, #85	; 0x55
 8006774:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	22aa      	movs	r2, #170	; 0xaa
 800677c:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2255      	movs	r2, #85	; 0x55
 8006784:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	22aa      	movs	r2, #170	; 0xaa
 800678c:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2255      	movs	r2, #85	; 0x55
 8006794:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	22dd      	movs	r2, #221	; 0xdd
 800679c:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	22ff      	movs	r2, #255	; 0xff
 80067a4:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	22aa      	movs	r2, #170	; 0xaa
 80067ac:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2277      	movs	r2, #119	; 0x77
 80067b4:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	22dd      	movs	r2, #221	; 0xdd
 80067bc:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	22aa      	movs	r2, #170	; 0xaa
 80067c4:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	22ff      	movs	r2, #255	; 0xff
 80067cc:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2277      	movs	r2, #119	; 0x77
 80067d4:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	22ff      	movs	r2, #255	; 0xff
 80067dc:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	22ff      	movs	r2, #255	; 0xff
 80067e4:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2210      	movs	r2, #16
 80067ec:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2210      	movs	r2, #16
 80067f4:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2210      	movs	r2, #16
 80067fc:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	22ff      	movs	r2, #255	; 0xff
 8006804:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	22ff      	movs	r2, #255	; 0xff
 800680c:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2214      	movs	r2, #20
 8006814:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2214      	movs	r2, #20
 800681c:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2214      	movs	r2, #20
 8006824:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	22ff      	movs	r2, #255	; 0xff
 800682c:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	22ff      	movs	r2, #255	; 0xff
 8006834:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2210      	movs	r2, #16
 800683c:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2210      	movs	r2, #16
 8006844:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	22ff      	movs	r2, #255	; 0xff
 800684c:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	22ff      	movs	r2, #255	; 0xff
 8006854:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	22ff      	movs	r2, #255	; 0xff
 800685c:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	22ff      	movs	r2, #255	; 0xff
 8006864:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2210      	movs	r2, #16
 800686c:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2210      	movs	r2, #16
 8006874:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	22f0      	movs	r2, #240	; 0xf0
 800687c:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	22f0      	movs	r2, #240	; 0xf0
 8006884:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2210      	movs	r2, #16
 800688c:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	22f0      	movs	r2, #240	; 0xf0
 8006894:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	22f0      	movs	r2, #240	; 0xf0
 800689c:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2214      	movs	r2, #20
 80068a4:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2214      	movs	r2, #20
 80068ac:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2214      	movs	r2, #20
 80068b4:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	22fc      	movs	r2, #252	; 0xfc
 80068bc:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	22fc      	movs	r2, #252	; 0xfc
 80068c4:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2214      	movs	r2, #20
 80068cc:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2214      	movs	r2, #20
 80068d4:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	22f7      	movs	r2, #247	; 0xf7
 80068dc:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	22f7      	movs	r2, #247	; 0xf7
 80068e4:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	22ff      	movs	r2, #255	; 0xff
 80068ec:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	22ff      	movs	r2, #255	; 0xff
 80068f4:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	22ff      	movs	r2, #255	; 0xff
 80068fc:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	22ff      	movs	r2, #255	; 0xff
 8006904:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	22ff      	movs	r2, #255	; 0xff
 800690c:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	22ff      	movs	r2, #255	; 0xff
 8006914:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2214      	movs	r2, #20
 800691c:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2214      	movs	r2, #20
 8006924:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	22f4      	movs	r2, #244	; 0xf4
 800692c:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	22f4      	movs	r2, #244	; 0xf4
 8006934:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2204      	movs	r2, #4
 800693c:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	22fc      	movs	r2, #252	; 0xfc
 8006944:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	22fc      	movs	r2, #252	; 0xfc
 800694c:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2214      	movs	r2, #20
 8006954:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2214      	movs	r2, #20
 800695c:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2217      	movs	r2, #23
 8006964:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2217      	movs	r2, #23
 800696c:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2210      	movs	r2, #16
 8006974:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	221f      	movs	r2, #31
 800697c:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	221f      	movs	r2, #31
 8006984:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2210      	movs	r2, #16
 800698c:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2210      	movs	r2, #16
 8006994:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	221f      	movs	r2, #31
 800699c:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	221f      	movs	r2, #31
 80069a4:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2210      	movs	r2, #16
 80069ac:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	221f      	movs	r2, #31
 80069b4:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	221f      	movs	r2, #31
 80069bc:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2214      	movs	r2, #20
 80069c4:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2214      	movs	r2, #20
 80069cc:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2214      	movs	r2, #20
 80069d4:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	221f      	movs	r2, #31
 80069dc:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	221f      	movs	r2, #31
 80069e4:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2210      	movs	r2, #16
 80069ec:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2210      	movs	r2, #16
 80069f4:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2210      	movs	r2, #16
 80069fc:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	22f0      	movs	r2, #240	; 0xf0
 8006a04:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	22f0      	movs	r2, #240	; 0xf0
 8006a0c:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	221f      	movs	r2, #31
 8006a14:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	221f      	movs	r2, #31
 8006a1c:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2210      	movs	r2, #16
 8006a24:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2210      	movs	r2, #16
 8006a2c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2210      	movs	r2, #16
 8006a34:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2210      	movs	r2, #16
 8006a3c:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2210      	movs	r2, #16
 8006a44:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	221f      	movs	r2, #31
 8006a54:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	221f      	movs	r2, #31
 8006a5c:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2210      	movs	r2, #16
 8006a64:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2210      	movs	r2, #16
 8006a6c:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2210      	movs	r2, #16
 8006a74:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2210      	movs	r2, #16
 8006a7c:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2210      	movs	r2, #16
 8006a84:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2210      	movs	r2, #16
 8006a8c:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	22f0      	movs	r2, #240	; 0xf0
 8006a94:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	22f0      	movs	r2, #240	; 0xf0
 8006a9c:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2210      	movs	r2, #16
 8006aa4:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2210      	movs	r2, #16
 8006aac:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2210      	movs	r2, #16
 8006ab4:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	22ff      	movs	r2, #255	; 0xff
 8006abc:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	22ff      	movs	r2, #255	; 0xff
 8006ac4:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2210      	movs	r2, #16
 8006acc:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2210      	movs	r2, #16
 8006ad4:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2210      	movs	r2, #16
 8006adc:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2210      	movs	r2, #16
 8006ae4:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2210      	movs	r2, #16
 8006aec:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2210      	movs	r2, #16
 8006af4:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2210      	movs	r2, #16
 8006afc:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2210      	movs	r2, #16
 8006b04:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2210      	movs	r2, #16
 8006b0c:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2210      	movs	r2, #16
 8006b14:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2210      	movs	r2, #16
 8006b1c:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2210      	movs	r2, #16
 8006b24:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2210      	movs	r2, #16
 8006b2c:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2210      	movs	r2, #16
 8006b34:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	22ff      	movs	r2, #255	; 0xff
 8006b3c:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	22ff      	movs	r2, #255	; 0xff
 8006b44:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2210      	movs	r2, #16
 8006b4c:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2210      	movs	r2, #16
 8006b54:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2210      	movs	r2, #16
 8006b5c:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	22ff      	movs	r2, #255	; 0xff
 8006b64:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	22ff      	movs	r2, #255	; 0xff
 8006b6c:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2214      	movs	r2, #20
 8006b74:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2214      	movs	r2, #20
 8006b7c:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2214      	movs	r2, #20
 8006b84:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	22ff      	movs	r2, #255	; 0xff
 8006b8c:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	22ff      	movs	r2, #255	; 0xff
 8006b94:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	22ff      	movs	r2, #255	; 0xff
 8006b9c:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	22ff      	movs	r2, #255	; 0xff
 8006ba4:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2210      	movs	r2, #16
 8006bac:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	221f      	movs	r2, #31
 8006bb4:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	221f      	movs	r2, #31
 8006bbc:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2210      	movs	r2, #16
 8006bc4:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2217      	movs	r2, #23
 8006bcc:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2217      	movs	r2, #23
 8006bd4:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2214      	movs	r2, #20
 8006bdc:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	22fc      	movs	r2, #252	; 0xfc
 8006be4:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	22fc      	movs	r2, #252	; 0xfc
 8006bec:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2204      	movs	r2, #4
 8006bf4:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	22f4      	movs	r2, #244	; 0xf4
 8006bfc:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	22f4      	movs	r2, #244	; 0xf4
 8006c04:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2214      	movs	r2, #20
 8006c0c:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2214      	movs	r2, #20
 8006c14:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2214      	movs	r2, #20
 8006c1c:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2217      	movs	r2, #23
 8006c24:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2217      	movs	r2, #23
 8006c2c:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2210      	movs	r2, #16
 8006c34:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2217      	movs	r2, #23
 8006c3c:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2217      	movs	r2, #23
 8006c44:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2214      	movs	r2, #20
 8006c4c:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2214      	movs	r2, #20
 8006c54:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2214      	movs	r2, #20
 8006c5c:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	22f4      	movs	r2, #244	; 0xf4
 8006c64:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	22f4      	movs	r2, #244	; 0xf4
 8006c6c:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2204      	movs	r2, #4
 8006c74:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	22f4      	movs	r2, #244	; 0xf4
 8006c7c:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	22f4      	movs	r2, #244	; 0xf4
 8006c84:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2214      	movs	r2, #20
 8006c8c:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	22ff      	movs	r2, #255	; 0xff
 8006c94:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	22ff      	movs	r2, #255	; 0xff
 8006c9c:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	22f7      	movs	r2, #247	; 0xf7
 8006ca4:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	22f7      	movs	r2, #247	; 0xf7
 8006cac:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2214      	movs	r2, #20
 8006cb4:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2214      	movs	r2, #20
 8006cbc:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2214      	movs	r2, #20
 8006cc4:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2214      	movs	r2, #20
 8006ccc:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2214      	movs	r2, #20
 8006cd4:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2214      	movs	r2, #20
 8006cdc:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2214      	movs	r2, #20
 8006ce4:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2214      	movs	r2, #20
 8006cec:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2214      	movs	r2, #20
 8006cf4:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2214      	movs	r2, #20
 8006cfc:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2214      	movs	r2, #20
 8006d04:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	22f7      	movs	r2, #247	; 0xf7
 8006d0c:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	22f7      	movs	r2, #247	; 0xf7
 8006d14:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	22f7      	movs	r2, #247	; 0xf7
 8006d1c:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	22f7      	movs	r2, #247	; 0xf7
 8006d24:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2214      	movs	r2, #20
 8006d2c:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2214      	movs	r2, #20
 8006d34:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2214      	movs	r2, #20
 8006d3c:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2214      	movs	r2, #20
 8006d44:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2217      	movs	r2, #23
 8006d4c:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2217      	movs	r2, #23
 8006d54:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2214      	movs	r2, #20
 8006d5c:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2214      	movs	r2, #20
 8006d64:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2214      	movs	r2, #20
 8006d6c:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2210      	movs	r2, #16
 8006d74:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2210      	movs	r2, #16
 8006d7c:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	221f      	movs	r2, #31
 8006d84:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	221f      	movs	r2, #31
 8006d8c:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2210      	movs	r2, #16
 8006d94:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	221f      	movs	r2, #31
 8006d9c:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	221f      	movs	r2, #31
 8006da4:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2210      	movs	r2, #16
 8006dac:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2214      	movs	r2, #20
 8006db4:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2214      	movs	r2, #20
 8006dbc:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2214      	movs	r2, #20
 8006dc4:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	22f4      	movs	r2, #244	; 0xf4
 8006dcc:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	22f4      	movs	r2, #244	; 0xf4
 8006dd4:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2214      	movs	r2, #20
 8006ddc:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2214      	movs	r2, #20
 8006de4:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2214      	movs	r2, #20
 8006dec:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2210      	movs	r2, #16
 8006df4:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2210      	movs	r2, #16
 8006dfc:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	22f0      	movs	r2, #240	; 0xf0
 8006e04:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	22f0      	movs	r2, #240	; 0xf0
 8006e0c:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2210      	movs	r2, #16
 8006e14:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	22f0      	movs	r2, #240	; 0xf0
 8006e1c:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	22f0      	movs	r2, #240	; 0xf0
 8006e24:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2210      	movs	r2, #16
 8006e2c:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	221f      	movs	r2, #31
 8006e34:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	221f      	movs	r2, #31
 8006e3c:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2210      	movs	r2, #16
 8006e44:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	221f      	movs	r2, #31
 8006e4c:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	221f      	movs	r2, #31
 8006e54:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2210      	movs	r2, #16
 8006e5c:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	221f      	movs	r2, #31
 8006e64:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	221f      	movs	r2, #31
 8006e6c:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2214      	movs	r2, #20
 8006e74:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2214      	movs	r2, #20
 8006e7c:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2214      	movs	r2, #20
 8006e84:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	22fc      	movs	r2, #252	; 0xfc
 8006e8c:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	22fc      	movs	r2, #252	; 0xfc
 8006e94:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2214      	movs	r2, #20
 8006e9c:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2214      	movs	r2, #20
 8006ea4:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2214      	movs	r2, #20
 8006eac:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	22f0      	movs	r2, #240	; 0xf0
 8006eb4:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	22f0      	movs	r2, #240	; 0xf0
 8006ebc:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2210      	movs	r2, #16
 8006ec4:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	22f0      	movs	r2, #240	; 0xf0
 8006ecc:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	22f0      	movs	r2, #240	; 0xf0
 8006ed4:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2210      	movs	r2, #16
 8006edc:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2210      	movs	r2, #16
 8006ee4:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2210      	movs	r2, #16
 8006eec:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	22ff      	movs	r2, #255	; 0xff
 8006ef4:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	22ff      	movs	r2, #255	; 0xff
 8006efc:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2210      	movs	r2, #16
 8006f04:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	22ff      	movs	r2, #255	; 0xff
 8006f0c:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	22ff      	movs	r2, #255	; 0xff
 8006f14:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2210      	movs	r2, #16
 8006f1c:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2214      	movs	r2, #20
 8006f24:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2214      	movs	r2, #20
 8006f2c:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2214      	movs	r2, #20
 8006f34:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	22ff      	movs	r2, #255	; 0xff
 8006f3c:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	22ff      	movs	r2, #255	; 0xff
 8006f44:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2214      	movs	r2, #20
 8006f4c:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2214      	movs	r2, #20
 8006f54:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2214      	movs	r2, #20
 8006f5c:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2210      	movs	r2, #16
 8006f64:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2210      	movs	r2, #16
 8006f6c:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2210      	movs	r2, #16
 8006f74:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	221f      	movs	r2, #31
 8006f7c:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	221f      	movs	r2, #31
 8006f84:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	22f0      	movs	r2, #240	; 0xf0
 8006f8c:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	22f0      	movs	r2, #240	; 0xf0
 8006f94:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2210      	movs	r2, #16
 8006f9c:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2210      	movs	r2, #16
 8006fa4:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2210      	movs	r2, #16
 8006fac:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	22ff      	movs	r2, #255	; 0xff
 8006fb4:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	22ff      	movs	r2, #255	; 0xff
 8006fbc:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	22ff      	movs	r2, #255	; 0xff
 8006fc4:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	22ff      	movs	r2, #255	; 0xff
 8006fcc:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	22ff      	movs	r2, #255	; 0xff
 8006fd4:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	22ff      	movs	r2, #255	; 0xff
 8006fdc:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	22ff      	movs	r2, #255	; 0xff
 8006fe4:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	22ff      	movs	r2, #255	; 0xff
 8006fec:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	22f0      	movs	r2, #240	; 0xf0
 8006ff4:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	22f0      	movs	r2, #240	; 0xf0
 8006ffc:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	22f0      	movs	r2, #240	; 0xf0
 8007004:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	22f0      	movs	r2, #240	; 0xf0
 800700c:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	22f0      	movs	r2, #240	; 0xf0
 8007014:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	22f0      	movs	r2, #240	; 0xf0
 800701c:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	22f0      	movs	r2, #240	; 0xf0
 8007024:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	22f0      	movs	r2, #240	; 0xf0
 800702c:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	22ff      	movs	r2, #255	; 0xff
 8007034:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	22ff      	movs	r2, #255	; 0xff
 800703c:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	22ff      	movs	r2, #255	; 0xff
 8007044:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	22ff      	movs	r2, #255	; 0xff
 800704c:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	22ff      	movs	r2, #255	; 0xff
 8007054:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	22ff      	movs	r2, #255	; 0xff
 800705c:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	22ff      	movs	r2, #255	; 0xff
 8007064:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	22ff      	movs	r2, #255	; 0xff
 800706c:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	220f      	movs	r2, #15
 8007074:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	220f      	movs	r2, #15
 800707c:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	220f      	movs	r2, #15
 8007084:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	220f      	movs	r2, #15
 800708c:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	220f      	movs	r2, #15
 8007094:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	220f      	movs	r2, #15
 800709c:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	220f      	movs	r2, #15
 80070a4:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	220f      	movs	r2, #15
 80070ac:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2238      	movs	r2, #56	; 0x38
 80070b4:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	227c      	movs	r2, #124	; 0x7c
 80070bc:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2244      	movs	r2, #68	; 0x44
 80070c4:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	226c      	movs	r2, #108	; 0x6c
 80070cc:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2238      	movs	r2, #56	; 0x38
 80070d4:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	226c      	movs	r2, #108	; 0x6c
 80070dc:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2244      	movs	r2, #68	; 0x44
 80070e4:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	22fc      	movs	r2, #252	; 0xfc
 80070ec:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	22fe      	movs	r2, #254	; 0xfe
 80070f4:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	222a      	movs	r2, #42	; 0x2a
 80070fc:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	222a      	movs	r2, #42	; 0x2a
 8007104:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	223e      	movs	r2, #62	; 0x3e
 800710c:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2214      	movs	r2, #20
 8007114:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	227e      	movs	r2, #126	; 0x7e
 800711c:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	227e      	movs	r2, #126	; 0x7e
 8007124:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2202      	movs	r2, #2
 800712c:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2202      	movs	r2, #2
 8007134:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2206      	movs	r2, #6
 800713c:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2206      	movs	r2, #6
 8007144:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2202      	movs	r2, #2
 800714c:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	227e      	movs	r2, #126	; 0x7e
 8007154:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	227e      	movs	r2, #126	; 0x7e
 800715c:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2202      	movs	r2, #2
 8007164:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	227e      	movs	r2, #126	; 0x7e
 800716c:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	227e      	movs	r2, #126	; 0x7e
 8007174:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2263      	movs	r2, #99	; 0x63
 8007184:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2277      	movs	r2, #119	; 0x77
 800718c:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	225d      	movs	r2, #93	; 0x5d
 8007194:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2249      	movs	r2, #73	; 0x49
 800719c:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2263      	movs	r2, #99	; 0x63
 80071a4:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2263      	movs	r2, #99	; 0x63
 80071ac:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2238      	movs	r2, #56	; 0x38
 80071b4:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	227c      	movs	r2, #124	; 0x7c
 80071bc:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2244      	movs	r2, #68	; 0x44
 80071c4:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	227c      	movs	r2, #124	; 0x7c
 80071cc:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	223c      	movs	r2, #60	; 0x3c
 80071d4:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2204      	movs	r2, #4
 80071dc:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2204      	movs	r2, #4
 80071e4:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2280      	movs	r2, #128	; 0x80
 80071ec:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	22fe      	movs	r2, #254	; 0xfe
 80071f4:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	227e      	movs	r2, #126	; 0x7e
 80071fc:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2220      	movs	r2, #32
 8007204:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2220      	movs	r2, #32
 800720c:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	223e      	movs	r2, #62	; 0x3e
 8007214:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	221e      	movs	r2, #30
 800721c:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2204      	movs	r2, #4
 8007224:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2206      	movs	r2, #6
 800722c:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	227e      	movs	r2, #126	; 0x7e
 800723c:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	227c      	movs	r2, #124	; 0x7c
 8007244:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2206      	movs	r2, #6
 800724c:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2202      	movs	r2, #2
 8007254:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2299      	movs	r2, #153	; 0x99
 800725c:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	22bd      	movs	r2, #189	; 0xbd
 8007264:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	22e7      	movs	r2, #231	; 0xe7
 800726c:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	22e7      	movs	r2, #231	; 0xe7
 8007274:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	22bd      	movs	r2, #189	; 0xbd
 800727c:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2299      	movs	r2, #153	; 0x99
 8007284:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	221c      	movs	r2, #28
 800728c:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	223e      	movs	r2, #62	; 0x3e
 8007294:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	226b      	movs	r2, #107	; 0x6b
 800729c:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2249      	movs	r2, #73	; 0x49
 80072a4:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	226b      	movs	r2, #107	; 0x6b
 80072ac:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	223e      	movs	r2, #62	; 0x3e
 80072b4:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	221c      	movs	r2, #28
 80072bc:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	224c      	movs	r2, #76	; 0x4c
 80072c4:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	227e      	movs	r2, #126	; 0x7e
 80072cc:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2273      	movs	r2, #115	; 0x73
 80072d4:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2273      	movs	r2, #115	; 0x73
 80072e4:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	227e      	movs	r2, #126	; 0x7e
 80072ec:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	224c      	movs	r2, #76	; 0x4c
 80072f4:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2230      	movs	r2, #48	; 0x30
 80072fc:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2278      	movs	r2, #120	; 0x78
 8007304:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	224a      	movs	r2, #74	; 0x4a
 800730c:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	224f      	movs	r2, #79	; 0x4f
 8007314:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	227d      	movs	r2, #125	; 0x7d
 800731c:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2239      	movs	r2, #57	; 0x39
 8007324:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2218      	movs	r2, #24
 800732c:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	223c      	movs	r2, #60	; 0x3c
 8007334:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2224      	movs	r2, #36	; 0x24
 800733c:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	223c      	movs	r2, #60	; 0x3c
 8007344:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	223c      	movs	r2, #60	; 0x3c
 800734c:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2224      	movs	r2, #36	; 0x24
 8007354:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	223c      	movs	r2, #60	; 0x3c
 800735c:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2218      	movs	r2, #24
 8007364:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2298      	movs	r2, #152	; 0x98
 800736c:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	22fc      	movs	r2, #252	; 0xfc
 8007374:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2264      	movs	r2, #100	; 0x64
 800737c:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	223c      	movs	r2, #60	; 0x3c
 8007384:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	223e      	movs	r2, #62	; 0x3e
 800738c:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2227      	movs	r2, #39	; 0x27
 8007394:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	223d      	movs	r2, #61	; 0x3d
 800739c:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2218      	movs	r2, #24
 80073a4:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	221c      	movs	r2, #28
 80073ac:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	223e      	movs	r2, #62	; 0x3e
 80073b4:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	226b      	movs	r2, #107	; 0x6b
 80073bc:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2249      	movs	r2, #73	; 0x49
 80073c4:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2249      	movs	r2, #73	; 0x49
 80073cc:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	227e      	movs	r2, #126	; 0x7e
 80073d4:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	227f      	movs	r2, #127	; 0x7f
 80073dc:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	227f      	movs	r2, #127	; 0x7f
 80073f4:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	227e      	movs	r2, #126	; 0x7e
 80073fc:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	222a      	movs	r2, #42	; 0x2a
 8007404:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	222a      	movs	r2, #42	; 0x2a
 800740c:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	222a      	movs	r2, #42	; 0x2a
 8007414:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	222a      	movs	r2, #42	; 0x2a
 800741c:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	222a      	movs	r2, #42	; 0x2a
 8007424:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	222a      	movs	r2, #42	; 0x2a
 800742c:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2244      	movs	r2, #68	; 0x44
 8007434:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2244      	movs	r2, #68	; 0x44
 800743c:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	225f      	movs	r2, #95	; 0x5f
 8007444:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	225f      	movs	r2, #95	; 0x5f
 800744c:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2244      	movs	r2, #68	; 0x44
 8007454:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2244      	movs	r2, #68	; 0x44
 800745c:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2240      	movs	r2, #64	; 0x40
 8007464:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2251      	movs	r2, #81	; 0x51
 800746c:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	225b      	movs	r2, #91	; 0x5b
 8007474:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	224e      	movs	r2, #78	; 0x4e
 800747c:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2244      	movs	r2, #68	; 0x44
 8007484:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2240      	movs	r2, #64	; 0x40
 800748c:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2240      	movs	r2, #64	; 0x40
 8007494:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2244      	movs	r2, #68	; 0x44
 800749c:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	224e      	movs	r2, #78	; 0x4e
 80074a4:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	225b      	movs	r2, #91	; 0x5b
 80074ac:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2251      	movs	r2, #81	; 0x51
 80074b4:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2240      	movs	r2, #64	; 0x40
 80074bc:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	22fe      	movs	r2, #254	; 0xfe
 80074c4:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	22ff      	movs	r2, #255	; 0xff
 80074cc:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2207      	movs	r2, #7
 80074dc:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2206      	movs	r2, #6
 80074e4:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2260      	movs	r2, #96	; 0x60
 80074ec:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	22e0      	movs	r2, #224	; 0xe0
 80074f4:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2280      	movs	r2, #128	; 0x80
 80074fc:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	22ff      	movs	r2, #255	; 0xff
 8007504:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	227f      	movs	r2, #127	; 0x7f
 800750c:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2208      	movs	r2, #8
 8007514:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2208      	movs	r2, #8
 800751c:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	226b      	movs	r2, #107	; 0x6b
 8007524:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	226b      	movs	r2, #107	; 0x6b
 800752c:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2208      	movs	r2, #8
 8007534:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2208      	movs	r2, #8
 800753c:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2224      	movs	r2, #36	; 0x24
 8007544:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2236      	movs	r2, #54	; 0x36
 800754c:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2212      	movs	r2, #18
 8007554:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2236      	movs	r2, #54	; 0x36
 800755c:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2224      	movs	r2, #36	; 0x24
 8007564:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2236      	movs	r2, #54	; 0x36
 800756c:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2212      	movs	r2, #18
 8007574:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2206      	movs	r2, #6
 800757c:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	220f      	movs	r2, #15
 8007584:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2209      	movs	r2, #9
 800758c:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	220f      	movs	r2, #15
 8007594:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2206      	movs	r2, #6
 800759c:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2218      	movs	r2, #24
 80075a4:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2218      	movs	r2, #24
 80075ac:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2210      	movs	r2, #16
 80075b4:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2210      	movs	r2, #16
 80075bc:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2210      	movs	r2, #16
 80075c4:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2230      	movs	r2, #48	; 0x30
 80075cc:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2270      	movs	r2, #112	; 0x70
 80075d4:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	22c0      	movs	r2, #192	; 0xc0
 80075dc:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	22ff      	movs	r2, #255	; 0xff
 80075e4:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	22ff      	movs	r2, #255	; 0xff
 80075ec:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	221f      	movs	r2, #31
 8007604:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	221f      	movs	r2, #31
 800760c:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	221f      	movs	r2, #31
 800761c:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	221e      	movs	r2, #30
 8007624:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2219      	movs	r2, #25
 800762c:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	221d      	movs	r2, #29
 8007634:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2217      	movs	r2, #23
 800763c:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2212      	movs	r2, #18
 8007644:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	223c      	movs	r2, #60	; 0x3c
 800764c:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	223c      	movs	r2, #60	; 0x3c
 8007654:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	223c      	movs	r2, #60	; 0x3c
 800765c:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	223c      	movs	r2, #60	; 0x3c
 8007664:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f603 0326 	addw	r3, r3, #2086	; 0x826
 800766e:	f240 12db 	movw	r2, #475	; 0x1db
 8007672:	2100      	movs	r1, #0
 8007674:	4618      	mov	r0, r3
 8007676:	f006 fcf5 	bl	800e064 <memset>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	225f      	movs	r2, #95	; 0x5f
 800767e:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2207      	movs	r2, #7
 8007686:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2207      	movs	r2, #7
 800768e:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2214      	movs	r2, #20
 8007696:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	227f      	movs	r2, #127	; 0x7f
 800769e:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2214      	movs	r2, #20
 80076a6:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	227f      	movs	r2, #127	; 0x7f
 80076ae:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2214      	movs	r2, #20
 80076b6:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2224      	movs	r2, #36	; 0x24
 80076be:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	222a      	movs	r2, #42	; 0x2a
 80076c6:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	227f      	movs	r2, #127	; 0x7f
 80076ce:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	222a      	movs	r2, #42	; 0x2a
 80076d6:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2212      	movs	r2, #18
 80076de:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2223      	movs	r2, #35	; 0x23
 80076e6:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2213      	movs	r2, #19
 80076ee:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2208      	movs	r2, #8
 80076f6:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2264      	movs	r2, #100	; 0x64
 80076fe:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2262      	movs	r2, #98	; 0x62
 8007706:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2236      	movs	r2, #54	; 0x36
 800770e:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2249      	movs	r2, #73	; 0x49
 8007716:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2255      	movs	r2, #85	; 0x55
 800771e:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2222      	movs	r2, #34	; 0x22
 8007726:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2250      	movs	r2, #80	; 0x50
 800772e:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2205      	movs	r2, #5
 8007736:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2203      	movs	r2, #3
 800773e:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	221c      	movs	r2, #28
 8007746:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2222      	movs	r2, #34	; 0x22
 800774e:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2241      	movs	r2, #65	; 0x41
 8007756:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2241      	movs	r2, #65	; 0x41
 800775e:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2222      	movs	r2, #34	; 0x22
 8007766:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	221c      	movs	r2, #28
 800776e:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2208      	movs	r2, #8
 8007776:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	222a      	movs	r2, #42	; 0x2a
 800777e:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	221c      	movs	r2, #28
 8007786:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	222a      	movs	r2, #42	; 0x2a
 800778e:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2208      	movs	r2, #8
 8007796:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2208      	movs	r2, #8
 800779e:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2208      	movs	r2, #8
 80077a6:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	223e      	movs	r2, #62	; 0x3e
 80077ae:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2208      	movs	r2, #8
 80077b6:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2208      	movs	r2, #8
 80077be:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2250      	movs	r2, #80	; 0x50
 80077c6:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2230      	movs	r2, #48	; 0x30
 80077ce:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2208      	movs	r2, #8
 80077d6:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2208      	movs	r2, #8
 80077de:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2208      	movs	r2, #8
 80077e6:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2208      	movs	r2, #8
 80077ee:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2208      	movs	r2, #8
 80077f6:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2230      	movs	r2, #48	; 0x30
 80077fe:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2230      	movs	r2, #48	; 0x30
 8007806:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2220      	movs	r2, #32
 800780e:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2210      	movs	r2, #16
 8007816:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2208      	movs	r2, #8
 800781e:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2204      	movs	r2, #4
 8007826:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2202      	movs	r2, #2
 800782e:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	223e      	movs	r2, #62	; 0x3e
 8007836:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2251      	movs	r2, #81	; 0x51
 800783e:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2249      	movs	r2, #73	; 0x49
 8007846:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2245      	movs	r2, #69	; 0x45
 800784e:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	223e      	movs	r2, #62	; 0x3e
 8007856:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2242      	movs	r2, #66	; 0x42
 800785e:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	227f      	movs	r2, #127	; 0x7f
 8007866:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2240      	movs	r2, #64	; 0x40
 800786e:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2242      	movs	r2, #66	; 0x42
 8007876:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2261      	movs	r2, #97	; 0x61
 800787e:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2251      	movs	r2, #81	; 0x51
 8007886:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2249      	movs	r2, #73	; 0x49
 800788e:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2246      	movs	r2, #70	; 0x46
 8007896:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2221      	movs	r2, #33	; 0x21
 800789e:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2241      	movs	r2, #65	; 0x41
 80078a6:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2245      	movs	r2, #69	; 0x45
 80078ae:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	224b      	movs	r2, #75	; 0x4b
 80078b6:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2231      	movs	r2, #49	; 0x31
 80078be:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2218      	movs	r2, #24
 80078c6:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2214      	movs	r2, #20
 80078ce:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2212      	movs	r2, #18
 80078d6:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	227f      	movs	r2, #127	; 0x7f
 80078de:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2210      	movs	r2, #16
 80078e6:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2227      	movs	r2, #39	; 0x27
 80078ee:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2245      	movs	r2, #69	; 0x45
 80078f6:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2245      	movs	r2, #69	; 0x45
 80078fe:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2245      	movs	r2, #69	; 0x45
 8007906:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2239      	movs	r2, #57	; 0x39
 800790e:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	223c      	movs	r2, #60	; 0x3c
 8007916:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	224a      	movs	r2, #74	; 0x4a
 800791e:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2249      	movs	r2, #73	; 0x49
 8007926:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2249      	movs	r2, #73	; 0x49
 800792e:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2230      	movs	r2, #48	; 0x30
 8007936:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2271      	movs	r2, #113	; 0x71
 8007946:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2209      	movs	r2, #9
 800794e:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2205      	movs	r2, #5
 8007956:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2203      	movs	r2, #3
 800795e:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2236      	movs	r2, #54	; 0x36
 8007966:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2249      	movs	r2, #73	; 0x49
 800796e:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2249      	movs	r2, #73	; 0x49
 8007976:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2249      	movs	r2, #73	; 0x49
 800797e:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2236      	movs	r2, #54	; 0x36
 8007986:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2206      	movs	r2, #6
 800798e:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2249      	movs	r2, #73	; 0x49
 8007996:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2249      	movs	r2, #73	; 0x49
 800799e:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2229      	movs	r2, #41	; 0x29
 80079a6:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	221e      	movs	r2, #30
 80079ae:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2236      	movs	r2, #54	; 0x36
 80079b6:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2236      	movs	r2, #54	; 0x36
 80079be:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2256      	movs	r2, #86	; 0x56
 80079c6:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2236      	movs	r2, #54	; 0x36
 80079ce:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2208      	movs	r2, #8
 80079d6:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2214      	movs	r2, #20
 80079de:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2222      	movs	r2, #34	; 0x22
 80079e6:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2241      	movs	r2, #65	; 0x41
 80079ee:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2214      	movs	r2, #20
 80079f6:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2214      	movs	r2, #20
 80079fe:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2214      	movs	r2, #20
 8007a06:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2214      	movs	r2, #20
 8007a0e:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2214      	movs	r2, #20
 8007a16:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2241      	movs	r2, #65	; 0x41
 8007a1e:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2222      	movs	r2, #34	; 0x22
 8007a26:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2214      	movs	r2, #20
 8007a2e:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2208      	movs	r2, #8
 8007a36:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2202      	movs	r2, #2
 8007a3e:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2201      	movs	r2, #1
 8007a46:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2251      	movs	r2, #81	; 0x51
 8007a4e:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2209      	movs	r2, #9
 8007a56:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2206      	movs	r2, #6
 8007a5e:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2232      	movs	r2, #50	; 0x32
 8007a66:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2249      	movs	r2, #73	; 0x49
 8007a6e:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2279      	movs	r2, #121	; 0x79
 8007a76:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2241      	movs	r2, #65	; 0x41
 8007a7e:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	223e      	movs	r2, #62	; 0x3e
 8007a86:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	227e      	movs	r2, #126	; 0x7e
 8007a8e:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2211      	movs	r2, #17
 8007a96:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2211      	movs	r2, #17
 8007a9e:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2211      	movs	r2, #17
 8007aa6:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	227e      	movs	r2, #126	; 0x7e
 8007aae:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	227f      	movs	r2, #127	; 0x7f
 8007ab6:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2249      	movs	r2, #73	; 0x49
 8007abe:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2249      	movs	r2, #73	; 0x49
 8007ac6:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2249      	movs	r2, #73	; 0x49
 8007ace:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2236      	movs	r2, #54	; 0x36
 8007ad6:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	223e      	movs	r2, #62	; 0x3e
 8007ade:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2241      	movs	r2, #65	; 0x41
 8007ae6:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2241      	movs	r2, #65	; 0x41
 8007aee:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2241      	movs	r2, #65	; 0x41
 8007af6:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2222      	movs	r2, #34	; 0x22
 8007afe:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	227f      	movs	r2, #127	; 0x7f
 8007b06:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2241      	movs	r2, #65	; 0x41
 8007b0e:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2241      	movs	r2, #65	; 0x41
 8007b16:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2222      	movs	r2, #34	; 0x22
 8007b1e:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	221c      	movs	r2, #28
 8007b26:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	227f      	movs	r2, #127	; 0x7f
 8007b2e:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2249      	movs	r2, #73	; 0x49
 8007b36:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2249      	movs	r2, #73	; 0x49
 8007b3e:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2249      	movs	r2, #73	; 0x49
 8007b46:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2241      	movs	r2, #65	; 0x41
 8007b4e:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	227f      	movs	r2, #127	; 0x7f
 8007b56:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2209      	movs	r2, #9
 8007b5e:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2209      	movs	r2, #9
 8007b66:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	223e      	movs	r2, #62	; 0x3e
 8007b7e:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2241      	movs	r2, #65	; 0x41
 8007b86:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2241      	movs	r2, #65	; 0x41
 8007b8e:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2251      	movs	r2, #81	; 0x51
 8007b96:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2232      	movs	r2, #50	; 0x32
 8007b9e:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	227f      	movs	r2, #127	; 0x7f
 8007ba6:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2208      	movs	r2, #8
 8007bae:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2208      	movs	r2, #8
 8007bb6:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2208      	movs	r2, #8
 8007bbe:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	227f      	movs	r2, #127	; 0x7f
 8007bc6:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2241      	movs	r2, #65	; 0x41
 8007bce:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	227f      	movs	r2, #127	; 0x7f
 8007bd6:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2241      	movs	r2, #65	; 0x41
 8007bde:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2220      	movs	r2, #32
 8007be6:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2240      	movs	r2, #64	; 0x40
 8007bee:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2241      	movs	r2, #65	; 0x41
 8007bf6:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	223f      	movs	r2, #63	; 0x3f
 8007bfe:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2201      	movs	r2, #1
 8007c06:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	227f      	movs	r2, #127	; 0x7f
 8007c0e:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2208      	movs	r2, #8
 8007c16:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2214      	movs	r2, #20
 8007c1e:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2222      	movs	r2, #34	; 0x22
 8007c26:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2241      	movs	r2, #65	; 0x41
 8007c2e:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	227f      	movs	r2, #127	; 0x7f
 8007c36:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2240      	movs	r2, #64	; 0x40
 8007c3e:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2240      	movs	r2, #64	; 0x40
 8007c46:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2240      	movs	r2, #64	; 0x40
 8007c4e:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2240      	movs	r2, #64	; 0x40
 8007c56:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	227f      	movs	r2, #127	; 0x7f
 8007c5e:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2202      	movs	r2, #2
 8007c66:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2204      	movs	r2, #4
 8007c6e:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2202      	movs	r2, #2
 8007c76:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	227f      	movs	r2, #127	; 0x7f
 8007c7e:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	227f      	movs	r2, #127	; 0x7f
 8007c86:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2204      	movs	r2, #4
 8007c8e:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2208      	movs	r2, #8
 8007c96:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2210      	movs	r2, #16
 8007c9e:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	227f      	movs	r2, #127	; 0x7f
 8007ca6:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	223e      	movs	r2, #62	; 0x3e
 8007cae:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2241      	movs	r2, #65	; 0x41
 8007cb6:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2241      	movs	r2, #65	; 0x41
 8007cbe:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2241      	movs	r2, #65	; 0x41
 8007cc6:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	223e      	movs	r2, #62	; 0x3e
 8007cce:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	227f      	movs	r2, #127	; 0x7f
 8007cd6:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2209      	movs	r2, #9
 8007cde:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2209      	movs	r2, #9
 8007ce6:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2209      	movs	r2, #9
 8007cee:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2206      	movs	r2, #6
 8007cf6:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	223e      	movs	r2, #62	; 0x3e
 8007cfe:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2241      	movs	r2, #65	; 0x41
 8007d06:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2251      	movs	r2, #81	; 0x51
 8007d0e:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2221      	movs	r2, #33	; 0x21
 8007d16:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	225e      	movs	r2, #94	; 0x5e
 8007d1e:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	227f      	movs	r2, #127	; 0x7f
 8007d26:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2209      	movs	r2, #9
 8007d2e:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2219      	movs	r2, #25
 8007d36:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2229      	movs	r2, #41	; 0x29
 8007d3e:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2246      	movs	r2, #70	; 0x46
 8007d46:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2246      	movs	r2, #70	; 0x46
 8007d4e:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2249      	movs	r2, #73	; 0x49
 8007d56:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2249      	movs	r2, #73	; 0x49
 8007d5e:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2249      	movs	r2, #73	; 0x49
 8007d66:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2231      	movs	r2, #49	; 0x31
 8007d6e:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	227f      	movs	r2, #127	; 0x7f
 8007d86:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	223f      	movs	r2, #63	; 0x3f
 8007d9e:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2240      	movs	r2, #64	; 0x40
 8007da6:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2240      	movs	r2, #64	; 0x40
 8007dae:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2240      	movs	r2, #64	; 0x40
 8007db6:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	223f      	movs	r2, #63	; 0x3f
 8007dbe:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	221f      	movs	r2, #31
 8007dc6:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2220      	movs	r2, #32
 8007dce:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2240      	movs	r2, #64	; 0x40
 8007dd6:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2220      	movs	r2, #32
 8007dde:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	221f      	movs	r2, #31
 8007de6:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	227f      	movs	r2, #127	; 0x7f
 8007dee:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2220      	movs	r2, #32
 8007df6:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2218      	movs	r2, #24
 8007dfe:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2220      	movs	r2, #32
 8007e06:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	227f      	movs	r2, #127	; 0x7f
 8007e0e:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2263      	movs	r2, #99	; 0x63
 8007e16:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2214      	movs	r2, #20
 8007e1e:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2208      	movs	r2, #8
 8007e26:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2214      	movs	r2, #20
 8007e2e:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2263      	movs	r2, #99	; 0x63
 8007e36:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2203      	movs	r2, #3
 8007e3e:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2204      	movs	r2, #4
 8007e46:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2278      	movs	r2, #120	; 0x78
 8007e4e:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2204      	movs	r2, #4
 8007e56:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2203      	movs	r2, #3
 8007e5e:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2261      	movs	r2, #97	; 0x61
 8007e66:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2251      	movs	r2, #81	; 0x51
 8007e6e:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2249      	movs	r2, #73	; 0x49
 8007e76:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2245      	movs	r2, #69	; 0x45
 8007e7e:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2243      	movs	r2, #67	; 0x43
 8007e86:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	227f      	movs	r2, #127	; 0x7f
 8007e8e:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2241      	movs	r2, #65	; 0x41
 8007e96:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2241      	movs	r2, #65	; 0x41
 8007e9e:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2202      	movs	r2, #2
 8007ea6:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2204      	movs	r2, #4
 8007eae:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2208      	movs	r2, #8
 8007eb6:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2210      	movs	r2, #16
 8007ebe:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2220      	movs	r2, #32
 8007ec6:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2241      	movs	r2, #65	; 0x41
 8007ece:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2241      	movs	r2, #65	; 0x41
 8007ed6:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	227f      	movs	r2, #127	; 0x7f
 8007ede:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2204      	movs	r2, #4
 8007ee6:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2202      	movs	r2, #2
 8007eee:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2202      	movs	r2, #2
 8007efe:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2204      	movs	r2, #4
 8007f06:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2240      	movs	r2, #64	; 0x40
 8007f0e:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2240      	movs	r2, #64	; 0x40
 8007f16:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2240      	movs	r2, #64	; 0x40
 8007f1e:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2240      	movs	r2, #64	; 0x40
 8007f26:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2240      	movs	r2, #64	; 0x40
 8007f2e:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2202      	movs	r2, #2
 8007f3e:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2204      	movs	r2, #4
 8007f46:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2220      	movs	r2, #32
 8007f4e:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2254      	movs	r2, #84	; 0x54
 8007f56:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2254      	movs	r2, #84	; 0x54
 8007f5e:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2254      	movs	r2, #84	; 0x54
 8007f66:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2278      	movs	r2, #120	; 0x78
 8007f6e:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	227f      	movs	r2, #127	; 0x7f
 8007f76:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2248      	movs	r2, #72	; 0x48
 8007f7e:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2244      	movs	r2, #68	; 0x44
 8007f86:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2244      	movs	r2, #68	; 0x44
 8007f8e:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2238      	movs	r2, #56	; 0x38
 8007f96:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2238      	movs	r2, #56	; 0x38
 8007f9e:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2244      	movs	r2, #68	; 0x44
 8007fa6:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2244      	movs	r2, #68	; 0x44
 8007fae:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2244      	movs	r2, #68	; 0x44
 8007fb6:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2220      	movs	r2, #32
 8007fbe:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2238      	movs	r2, #56	; 0x38
 8007fc6:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2244      	movs	r2, #68	; 0x44
 8007fce:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2244      	movs	r2, #68	; 0x44
 8007fd6:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2248      	movs	r2, #72	; 0x48
 8007fde:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	227f      	movs	r2, #127	; 0x7f
 8007fe6:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2238      	movs	r2, #56	; 0x38
 8007fee:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2254      	movs	r2, #84	; 0x54
 8007ff6:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2254      	movs	r2, #84	; 0x54
 8007ffe:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2254      	movs	r2, #84	; 0x54
 8008006:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2218      	movs	r2, #24
 800800e:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2208      	movs	r2, #8
 8008016:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	227e      	movs	r2, #126	; 0x7e
 800801e:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2209      	movs	r2, #9
 8008026:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2202      	movs	r2, #2
 8008036:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2208      	movs	r2, #8
 800803e:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2214      	movs	r2, #20
 8008046:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2254      	movs	r2, #84	; 0x54
 800804e:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2254      	movs	r2, #84	; 0x54
 8008056:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	223c      	movs	r2, #60	; 0x3c
 800805e:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	227f      	movs	r2, #127	; 0x7f
 8008066:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2208      	movs	r2, #8
 800806e:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2204      	movs	r2, #4
 8008076:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2204      	movs	r2, #4
 800807e:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2278      	movs	r2, #120	; 0x78
 8008086:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2244      	movs	r2, #68	; 0x44
 800808e:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	227d      	movs	r2, #125	; 0x7d
 8008096:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2240      	movs	r2, #64	; 0x40
 800809e:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2220      	movs	r2, #32
 80080a6:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2240      	movs	r2, #64	; 0x40
 80080ae:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2244      	movs	r2, #68	; 0x44
 80080b6:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	223d      	movs	r2, #61	; 0x3d
 80080be:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	227f      	movs	r2, #127	; 0x7f
 80080c6:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2210      	movs	r2, #16
 80080ce:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2228      	movs	r2, #40	; 0x28
 80080d6:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2244      	movs	r2, #68	; 0x44
 80080de:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2241      	movs	r2, #65	; 0x41
 80080e6:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	227f      	movs	r2, #127	; 0x7f
 80080ee:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2240      	movs	r2, #64	; 0x40
 80080f6:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	227c      	movs	r2, #124	; 0x7c
 80080fe:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2204      	movs	r2, #4
 8008106:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2218      	movs	r2, #24
 800810e:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2204      	movs	r2, #4
 8008116:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2278      	movs	r2, #120	; 0x78
 800811e:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	227c      	movs	r2, #124	; 0x7c
 8008126:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2208      	movs	r2, #8
 800812e:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2204      	movs	r2, #4
 8008136:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2204      	movs	r2, #4
 800813e:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2278      	movs	r2, #120	; 0x78
 8008146:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2238      	movs	r2, #56	; 0x38
 800814e:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2244      	movs	r2, #68	; 0x44
 8008156:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2244      	movs	r2, #68	; 0x44
 800815e:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2244      	movs	r2, #68	; 0x44
 8008166:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2238      	movs	r2, #56	; 0x38
 800816e:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	227c      	movs	r2, #124	; 0x7c
 8008176:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2214      	movs	r2, #20
 800817e:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2214      	movs	r2, #20
 8008186:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2214      	movs	r2, #20
 800818e:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2208      	movs	r2, #8
 8008196:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2208      	movs	r2, #8
 800819e:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2214      	movs	r2, #20
 80081a6:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2214      	movs	r2, #20
 80081ae:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2218      	movs	r2, #24
 80081b6:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	227c      	movs	r2, #124	; 0x7c
 80081be:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	227c      	movs	r2, #124	; 0x7c
 80081c6:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2208      	movs	r2, #8
 80081ce:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2204      	movs	r2, #4
 80081d6:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2204      	movs	r2, #4
 80081de:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2208      	movs	r2, #8
 80081e6:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2248      	movs	r2, #72	; 0x48
 80081ee:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2254      	movs	r2, #84	; 0x54
 80081f6:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2254      	movs	r2, #84	; 0x54
 80081fe:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2254      	movs	r2, #84	; 0x54
 8008206:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2220      	movs	r2, #32
 800820e:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2204      	movs	r2, #4
 8008216:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	223f      	movs	r2, #63	; 0x3f
 800821e:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2244      	movs	r2, #68	; 0x44
 8008226:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2240      	movs	r2, #64	; 0x40
 800822e:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2220      	movs	r2, #32
 8008236:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	223c      	movs	r2, #60	; 0x3c
 800823e:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2240      	movs	r2, #64	; 0x40
 8008246:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2240      	movs	r2, #64	; 0x40
 800824e:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2220      	movs	r2, #32
 8008256:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	227c      	movs	r2, #124	; 0x7c
 800825e:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	221c      	movs	r2, #28
 8008266:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2220      	movs	r2, #32
 800826e:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2240      	movs	r2, #64	; 0x40
 8008276:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2220      	movs	r2, #32
 800827e:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	221c      	movs	r2, #28
 8008286:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	223c      	movs	r2, #60	; 0x3c
 800828e:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2240      	movs	r2, #64	; 0x40
 8008296:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2230      	movs	r2, #48	; 0x30
 800829e:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2240      	movs	r2, #64	; 0x40
 80082a6:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	223c      	movs	r2, #60	; 0x3c
 80082ae:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2244      	movs	r2, #68	; 0x44
 80082b6:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2228      	movs	r2, #40	; 0x28
 80082be:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2210      	movs	r2, #16
 80082c6:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2228      	movs	r2, #40	; 0x28
 80082ce:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2244      	movs	r2, #68	; 0x44
 80082d6:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	220c      	movs	r2, #12
 80082de:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2250      	movs	r2, #80	; 0x50
 80082e6:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2250      	movs	r2, #80	; 0x50
 80082ee:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2250      	movs	r2, #80	; 0x50
 80082f6:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	223c      	movs	r2, #60	; 0x3c
 80082fe:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2244      	movs	r2, #68	; 0x44
 8008306:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2264      	movs	r2, #100	; 0x64
 800830e:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2254      	movs	r2, #84	; 0x54
 8008316:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	224c      	movs	r2, #76	; 0x4c
 800831e:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2244      	movs	r2, #68	; 0x44
 8008326:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2208      	movs	r2, #8
 800832e:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2236      	movs	r2, #54	; 0x36
 8008336:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2241      	movs	r2, #65	; 0x41
 800833e:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	227f      	movs	r2, #127	; 0x7f
 8008346:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2241      	movs	r2, #65	; 0x41
 800834e:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2236      	movs	r2, #54	; 0x36
 8008356:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2208      	movs	r2, #8
 800835e:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4618      	mov	r0, r3
 8008366:	3708      	adds	r7, #8
 8008368:	46bd      	mov	sp, r7
 800836a:	bdb0      	pop	{r4, r5, r7, pc}

0800836c <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 800836c:	b580      	push	{r7, lr}
 800836e:	b082      	sub	sp, #8
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	4a05      	ldr	r2, [pc, #20]	; (800838c <_ZN4GLCDD1Ev+0x20>)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	601a      	str	r2, [r3, #0]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4618      	mov	r0, r3
 800837e:	f7fb fe25 	bl	8003fcc <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	4618      	mov	r0, r3
 8008386:	3708      	adds	r7, #8
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}
 800838c:	0800f690 	.word	0x0800f690

08008390 <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
}
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7ff ffe7 	bl	800836c <_ZN4GLCDD1Ev>
 800839e:	f640 2104 	movw	r1, #2564	; 0xa04
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f005 fe11 	bl	800dfca <_ZdlPvj>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	4618      	mov	r0, r3
 80083ac:	3708      	adds	r7, #8
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
	...

080083b4 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80083bc:	2200      	movs	r2, #0
 80083be:	2110      	movs	r1, #16
 80083c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80083c4:	f001 fb90 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80083c8:	2200      	movs	r2, #0
 80083ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80083ce:	480c      	ldr	r0, [pc, #48]	; (8008400 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 80083d0:	f001 fb8a 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80083d4:	2200      	movs	r2, #0
 80083d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80083da:	4809      	ldr	r0, [pc, #36]	; (8008400 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 80083dc:	f001 fb84 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 80083e0:	2200      	movs	r2, #0
 80083e2:	2104      	movs	r1, #4
 80083e4:	4807      	ldr	r0, [pc, #28]	; (8008404 <_ZN4GLCD9m_ctrloffEv+0x50>)
 80083e6:	f001 fb7f 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80083ea:	2200      	movs	r2, #0
 80083ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80083f0:	4803      	ldr	r0, [pc, #12]	; (8008400 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 80083f2:	f001 fb79 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 80083f6:	bf00      	nop
 80083f8:	3708      	adds	r7, #8
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	48000800 	.word	0x48000800
 8008404:	48000c00 	.word	0x48000c00

08008408 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8008408:	b480      	push	{r7}
 800840a:	b087      	sub	sp, #28
 800840c:	af00      	add	r7, sp, #0
 800840e:	60f8      	str	r0, [r7, #12]
 8008410:	60b9      	str	r1, [r7, #8]
 8008412:	4613      	mov	r3, r2
 8008414:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 8008416:	2300      	movs	r3, #0
 8008418:	617b      	str	r3, [r7, #20]
 800841a:	697a      	ldr	r2, [r7, #20]
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	429a      	cmp	r2, r3
 8008420:	d20d      	bcs.n	800843e <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 8008422:	2300      	movs	r3, #0
 8008424:	613b      	str	r3, [r7, #16]
 8008426:	79fb      	ldrb	r3, [r7, #7]
 8008428:	693a      	ldr	r2, [r7, #16]
 800842a:	429a      	cmp	r2, r3
 800842c:	d203      	bcs.n	8008436 <_ZN4GLCD7m_delayEjh+0x2e>
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	3301      	adds	r3, #1
 8008432:	613b      	str	r3, [r7, #16]
 8008434:	e7f7      	b.n	8008426 <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	3301      	adds	r3, #1
 800843a:	617b      	str	r3, [r7, #20]
 800843c:	e7ed      	b.n	800841a <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
	...

0800844c <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	460b      	mov	r3, r1
 8008456:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	78fa      	ldrb	r2, [r7, #3]
 800845c:	2100      	movs	r1, #0
 800845e:	4618      	mov	r0, r3
 8008460:	f7fb ffe8 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008464:	4603      	mov	r3, r0
 8008466:	461a      	mov	r2, r3
 8008468:	2108      	movs	r1, #8
 800846a:	482f      	ldr	r0, [pc, #188]	; (8008528 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800846c:	f001 fb3c 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	78fa      	ldrb	r2, [r7, #3]
 8008474:	2101      	movs	r1, #1
 8008476:	4618      	mov	r0, r3
 8008478:	f7fb ffdc 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 800847c:	4603      	mov	r3, r0
 800847e:	461a      	mov	r2, r3
 8008480:	2104      	movs	r1, #4
 8008482:	4829      	ldr	r0, [pc, #164]	; (8008528 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8008484:	f001 fb30 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	78fa      	ldrb	r2, [r7, #3]
 800848c:	2102      	movs	r1, #2
 800848e:	4618      	mov	r0, r3
 8008490:	f7fb ffd0 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008494:	4603      	mov	r3, r0
 8008496:	461a      	mov	r2, r3
 8008498:	2102      	movs	r1, #2
 800849a:	4823      	ldr	r0, [pc, #140]	; (8008528 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800849c:	f001 fb24 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	78fa      	ldrb	r2, [r7, #3]
 80084a4:	2103      	movs	r1, #3
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7fb ffc4 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80084ac:	4603      	mov	r3, r0
 80084ae:	461a      	mov	r2, r3
 80084b0:	2101      	movs	r1, #1
 80084b2:	481d      	ldr	r0, [pc, #116]	; (8008528 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80084b4:	f001 fb18 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	78fa      	ldrb	r2, [r7, #3]
 80084bc:	2104      	movs	r1, #4
 80084be:	4618      	mov	r0, r3
 80084c0:	f7fb ffb8 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80084c4:	4603      	mov	r3, r0
 80084c6:	461a      	mov	r2, r3
 80084c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80084cc:	4816      	ldr	r0, [pc, #88]	; (8008528 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80084ce:	f001 fb0b 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	78fa      	ldrb	r2, [r7, #3]
 80084d6:	2105      	movs	r1, #5
 80084d8:	4618      	mov	r0, r3
 80084da:	f7fb ffab 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80084de:	4603      	mov	r3, r0
 80084e0:	461a      	mov	r2, r3
 80084e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80084e6:	4810      	ldr	r0, [pc, #64]	; (8008528 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80084e8:	f001 fafe 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	78fa      	ldrb	r2, [r7, #3]
 80084f0:	2106      	movs	r1, #6
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7fb ff9e 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80084f8:	4603      	mov	r3, r0
 80084fa:	461a      	mov	r2, r3
 80084fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008500:	4809      	ldr	r0, [pc, #36]	; (8008528 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8008502:	f001 faf1 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	78fa      	ldrb	r2, [r7, #3]
 800850a:	2107      	movs	r1, #7
 800850c:	4618      	mov	r0, r3
 800850e:	f7fb ff91 	bl	8004434 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008512:	4603      	mov	r3, r0
 8008514:	461a      	mov	r2, r3
 8008516:	2120      	movs	r1, #32
 8008518:	4804      	ldr	r0, [pc, #16]	; (800852c <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 800851a:	f001 fae5 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 800851e:	bf00      	nop
 8008520:	3708      	adds	r7, #8
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop
 8008528:	48000800 	.word	0x48000800
 800852c:	48000400 	.word	0x48000400

08008530 <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7ff ff3b 	bl	80083b4 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 800853e:	213f      	movs	r1, #63	; 0x3f
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f7ff ff83 	bl	800844c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008546:	2201      	movs	r2, #1
 8008548:	2104      	movs	r1, #4
 800854a:	4815      	ldr	r0, [pc, #84]	; (80085a0 <_ZN4GLCD11m_displayonEv+0x70>)
 800854c:	f001 facc 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008550:	2201      	movs	r2, #1
 8008552:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008556:	4813      	ldr	r0, [pc, #76]	; (80085a4 <_ZN4GLCD11m_displayonEv+0x74>)
 8008558:	f001 fac6 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800855c:	2200      	movs	r2, #0
 800855e:	2110      	movs	r1, #16
 8008560:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008564:	f001 fac0 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008568:	2200      	movs	r2, #0
 800856a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800856e:	480d      	ldr	r0, [pc, #52]	; (80085a4 <_ZN4GLCD11m_displayonEv+0x74>)
 8008570:	f001 faba 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008574:	2201      	movs	r2, #1
 8008576:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800857a:	480a      	ldr	r0, [pc, #40]	; (80085a4 <_ZN4GLCD11m_displayonEv+0x74>)
 800857c:	f001 fab4 	bl	8009ae8 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8008580:	2264      	movs	r2, #100	; 0x64
 8008582:	210a      	movs	r1, #10
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f7ff ff3f 	bl	8008408 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800858a:	2200      	movs	r2, #0
 800858c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008590:	4804      	ldr	r0, [pc, #16]	; (80085a4 <_ZN4GLCD11m_displayonEv+0x74>)
 8008592:	f001 faa9 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 8008596:	bf00      	nop
 8008598:	3708      	adds	r7, #8
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	48000c00 	.word	0x48000c00
 80085a4:	48000800 	.word	0x48000800

080085a8 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	460b      	mov	r3, r1
 80085b2:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 80085b4:	78fb      	ldrb	r3, [r7, #3]
 80085b6:	2b3f      	cmp	r3, #63	; 0x3f
 80085b8:	d839      	bhi.n	800862e <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7ff fefa 	bl	80083b4 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	78fa      	ldrb	r2, [r7, #3]
 80085c4:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 80085c6:	78fb      	ldrb	r3, [r7, #3]
 80085c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	4619      	mov	r1, r3
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f7ff ff38 	bl	800844c <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80085dc:	2201      	movs	r2, #1
 80085de:	2104      	movs	r1, #4
 80085e0:	4831      	ldr	r0, [pc, #196]	; (80086a8 <_ZN4GLCD11m_setcolumnEh+0x100>)
 80085e2:	f001 fa81 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80085e6:	2200      	movs	r2, #0
 80085e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80085ec:	482f      	ldr	r0, [pc, #188]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 80085ee:	f001 fa7b 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80085f2:	2200      	movs	r2, #0
 80085f4:	2110      	movs	r1, #16
 80085f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80085fa:	f001 fa75 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80085fe:	2200      	movs	r2, #0
 8008600:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008604:	4829      	ldr	r0, [pc, #164]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008606:	f001 fa6f 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800860a:	2201      	movs	r2, #1
 800860c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008610:	4826      	ldr	r0, [pc, #152]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008612:	f001 fa69 	bl	8009ae8 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 8008616:	2264      	movs	r2, #100	; 0x64
 8008618:	210a      	movs	r1, #10
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f7ff fef4 	bl	8008408 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008620:	2200      	movs	r2, #0
 8008622:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008626:	4821      	ldr	r0, [pc, #132]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008628:	f001 fa5e 	bl	8009ae8 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 800862c:	e038      	b.n	80086a0 <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	78fa      	ldrb	r2, [r7, #3]
 8008632:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 8008634:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008638:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800863c:	b25b      	sxtb	r3, r3
 800863e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008642:	b25b      	sxtb	r3, r3
 8008644:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 8008646:	7bfb      	ldrb	r3, [r7, #15]
 8008648:	4619      	mov	r1, r3
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f7ff fefe 	bl	800844c <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8008650:	2200      	movs	r2, #0
 8008652:	2104      	movs	r1, #4
 8008654:	4814      	ldr	r0, [pc, #80]	; (80086a8 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8008656:	f001 fa47 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800865a:	2201      	movs	r2, #1
 800865c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008660:	4812      	ldr	r0, [pc, #72]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008662:	f001 fa41 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8008666:	2200      	movs	r2, #0
 8008668:	2110      	movs	r1, #16
 800866a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800866e:	f001 fa3b 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008672:	2200      	movs	r2, #0
 8008674:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008678:	480c      	ldr	r0, [pc, #48]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 800867a:	f001 fa35 	bl	8009ae8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800867e:	2201      	movs	r2, #1
 8008680:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008684:	4809      	ldr	r0, [pc, #36]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008686:	f001 fa2f 	bl	8009ae8 <HAL_GPIO_WritePin>
		m_delay(10,100);
 800868a:	2264      	movs	r2, #100	; 0x64
 800868c:	210a      	movs	r1, #10
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7ff feba 	bl	8008408 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008694:	2200      	movs	r2, #0
 8008696:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800869a:	4804      	ldr	r0, [pc, #16]	; (80086ac <_ZN4GLCD11m_setcolumnEh+0x104>)
 800869c:	f001 fa24 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 80086a0:	bf00      	nop
 80086a2:	3710      	adds	r7, #16
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	48000c00 	.word	0x48000c00
 80086ac:	48000800 	.word	0x48000800

080086b0 <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	460b      	mov	r3, r1
 80086ba:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f7ff fe79 	bl	80083b4 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 80086c2:	78fb      	ldrb	r3, [r7, #3]
 80086c4:	f063 0347 	orn	r3, r3, #71	; 0x47
 80086c8:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 80086ca:	7bfb      	ldrb	r3, [r7, #15]
 80086cc:	4619      	mov	r1, r3
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7ff febc 	bl	800844c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80086d4:	2201      	movs	r2, #1
 80086d6:	2104      	movs	r1, #4
 80086d8:	4814      	ldr	r0, [pc, #80]	; (800872c <_ZN4GLCD9m_setpageEh+0x7c>)
 80086da:	f001 fa05 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 80086de:	2201      	movs	r2, #1
 80086e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80086e4:	4812      	ldr	r0, [pc, #72]	; (8008730 <_ZN4GLCD9m_setpageEh+0x80>)
 80086e6:	f001 f9ff 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80086ea:	2200      	movs	r2, #0
 80086ec:	2110      	movs	r1, #16
 80086ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80086f2:	f001 f9f9 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80086f6:	2200      	movs	r2, #0
 80086f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80086fc:	480c      	ldr	r0, [pc, #48]	; (8008730 <_ZN4GLCD9m_setpageEh+0x80>)
 80086fe:	f001 f9f3 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008702:	2201      	movs	r2, #1
 8008704:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008708:	4809      	ldr	r0, [pc, #36]	; (8008730 <_ZN4GLCD9m_setpageEh+0x80>)
 800870a:	f001 f9ed 	bl	8009ae8 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 800870e:	2264      	movs	r2, #100	; 0x64
 8008710:	210a      	movs	r1, #10
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7ff fe78 	bl	8008408 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008718:	2200      	movs	r2, #0
 800871a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800871e:	4804      	ldr	r0, [pc, #16]	; (8008730 <_ZN4GLCD9m_setpageEh+0x80>)
 8008720:	f001 f9e2 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 8008724:	bf00      	nop
 8008726:	3710      	adds	r7, #16
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}
 800872c:	48000c00 	.word	0x48000c00
 8008730:	48000800 	.word	0x48000800

08008734 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	460b      	mov	r3, r1
 800873e:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff fe37 	bl	80083b4 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 8008746:	78fb      	ldrb	r3, [r7, #3]
 8008748:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800874c:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 800874e:	7bfb      	ldrb	r3, [r7, #15]
 8008750:	4619      	mov	r1, r3
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f7ff fe7a 	bl	800844c <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008758:	2201      	movs	r2, #1
 800875a:	2104      	movs	r1, #4
 800875c:	4814      	ldr	r0, [pc, #80]	; (80087b0 <_ZN4GLCD14m_setstartlineEh+0x7c>)
 800875e:	f001 f9c3 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008762:	2201      	movs	r2, #1
 8008764:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008768:	4812      	ldr	r0, [pc, #72]	; (80087b4 <_ZN4GLCD14m_setstartlineEh+0x80>)
 800876a:	f001 f9bd 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800876e:	2200      	movs	r2, #0
 8008770:	2110      	movs	r1, #16
 8008772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008776:	f001 f9b7 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800877a:	2200      	movs	r2, #0
 800877c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008780:	480c      	ldr	r0, [pc, #48]	; (80087b4 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8008782:	f001 f9b1 	bl	8009ae8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008786:	2201      	movs	r2, #1
 8008788:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800878c:	4809      	ldr	r0, [pc, #36]	; (80087b4 <_ZN4GLCD14m_setstartlineEh+0x80>)
 800878e:	f001 f9ab 	bl	8009ae8 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8008792:	2264      	movs	r2, #100	; 0x64
 8008794:	210a      	movs	r1, #10
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f7ff fe36 	bl	8008408 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800879c:	2200      	movs	r2, #0
 800879e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80087a2:	4804      	ldr	r0, [pc, #16]	; (80087b4 <_ZN4GLCD14m_setstartlineEh+0x80>)
 80087a4:	f001 f9a0 	bl	8009ae8 <HAL_GPIO_WritePin>
}
 80087a8:	bf00      	nop
 80087aa:	3710      	adds	r7, #16
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	48000c00 	.word	0x48000c00
 80087b4:	48000800 	.word	0x48000800

080087b8 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	4613      	mov	r3, r2
 80087c4:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 80087c6:	2300      	movs	r3, #0
 80087c8:	82fb      	strh	r3, [r7, #22]
 80087ca:	8afa      	ldrh	r2, [r7, #22]
 80087cc:	88fb      	ldrh	r3, [r7, #6]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	f080 8085 	bcs.w	80088de <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	7f1b      	ldrb	r3, [r3, #28]
 80087d8:	2b3f      	cmp	r3, #63	; 0x3f
 80087da:	d838      	bhi.n	800884e <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 80087dc:	8afb      	ldrh	r3, [r7, #22]
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	4413      	add	r3, r2
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 80087e6:	7d7b      	ldrb	r3, [r7, #21]
 80087e8:	4619      	mov	r1, r3
 80087ea:	68f8      	ldr	r0, [r7, #12]
 80087ec:	f7ff fe2e 	bl	800844c <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80087f0:	2201      	movs	r2, #1
 80087f2:	2104      	movs	r1, #4
 80087f4:	483b      	ldr	r0, [pc, #236]	; (80088e4 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 80087f6:	f001 f977 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 80087fa:	2200      	movs	r2, #0
 80087fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008800:	4839      	ldr	r0, [pc, #228]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008802:	f001 f971 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8008806:	2201      	movs	r2, #1
 8008808:	2110      	movs	r1, #16
 800880a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800880e:	f001 f96b 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008812:	2200      	movs	r2, #0
 8008814:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008818:	4833      	ldr	r0, [pc, #204]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800881a:	f001 f965 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800881e:	2201      	movs	r2, #1
 8008820:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008824:	4830      	ldr	r0, [pc, #192]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008826:	f001 f95f 	bl	8009ae8 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 800882a:	2264      	movs	r2, #100	; 0x64
 800882c:	210a      	movs	r1, #10
 800882e:	68f8      	ldr	r0, [r7, #12]
 8008830:	f7ff fdea 	bl	8008408 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008834:	2200      	movs	r2, #0
 8008836:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800883a:	482b      	ldr	r0, [pc, #172]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800883c:	f001 f954 	bl	8009ae8 <HAL_GPIO_WritePin>
			c++;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	7f1b      	ldrb	r3, [r3, #28]
 8008844:	3301      	adds	r3, #1
 8008846:	b2da      	uxtb	r2, r3
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	771a      	strb	r2, [r3, #28]
 800884c:	e03d      	b.n	80088ca <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	7f1b      	ldrb	r3, [r3, #28]
 8008852:	4619      	mov	r1, r3
 8008854:	68f8      	ldr	r0, [r7, #12]
 8008856:	f7ff fea7 	bl	80085a8 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 800885a:	8afb      	ldrh	r3, [r7, #22]
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	4413      	add	r3, r2
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8008864:	7d7b      	ldrb	r3, [r7, #21]
 8008866:	4619      	mov	r1, r3
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f7ff fdef 	bl	800844c <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 800886e:	2200      	movs	r2, #0
 8008870:	2104      	movs	r1, #4
 8008872:	481c      	ldr	r0, [pc, #112]	; (80088e4 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8008874:	f001 f938 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008878:	2201      	movs	r2, #1
 800887a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800887e:	481a      	ldr	r0, [pc, #104]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008880:	f001 f932 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8008884:	2201      	movs	r2, #1
 8008886:	2110      	movs	r1, #16
 8008888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800888c:	f001 f92c 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008890:	2200      	movs	r2, #0
 8008892:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008896:	4814      	ldr	r0, [pc, #80]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008898:	f001 f926 	bl	8009ae8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800889c:	2201      	movs	r2, #1
 800889e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80088a2:	4811      	ldr	r0, [pc, #68]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80088a4:	f001 f920 	bl	8009ae8 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 80088a8:	2264      	movs	r2, #100	; 0x64
 80088aa:	210a      	movs	r1, #10
 80088ac:	68f8      	ldr	r0, [r7, #12]
 80088ae:	f7ff fdab 	bl	8008408 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80088b2:	2200      	movs	r2, #0
 80088b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80088b8:	480b      	ldr	r0, [pc, #44]	; (80088e8 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80088ba:	f001 f915 	bl	8009ae8 <HAL_GPIO_WritePin>
			c++;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	7f1b      	ldrb	r3, [r3, #28]
 80088c2:	3301      	adds	r3, #1
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	7f1b      	ldrb	r3, [r3, #28]
 80088ce:	b25b      	sxtb	r3, r3
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	db03      	blt.n	80088dc <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 80088d4:	8afb      	ldrh	r3, [r7, #22]
 80088d6:	3301      	adds	r3, #1
 80088d8:	82fb      	strh	r3, [r7, #22]
 80088da:	e776      	b.n	80087ca <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 80088dc:	bf00      	nop
	}
}
 80088de:	3718      	adds	r7, #24
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}
 80088e4:	48000c00 	.word	0x48000c00
 80088e8:	48000800 	.word	0x48000800

080088ec <_ZN4GLCD10m_lcdputs1EhhPh>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,unsigned char *str)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b086      	sub	sp, #24
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	607b      	str	r3, [r7, #4]
 80088f6:	460b      	mov	r3, r1
 80088f8:	72fb      	strb	r3, [r7, #11]
 80088fa:	4613      	mov	r3, r2
 80088fc:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 80088fe:	7afb      	ldrb	r3, [r7, #11]
 8008900:	4619      	mov	r1, r3
 8008902:	68f8      	ldr	r0, [r7, #12]
 8008904:	f7ff fe50 	bl	80085a8 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 8008908:	7abb      	ldrb	r3, [r7, #10]
 800890a:	4619      	mov	r1, r3
 800890c:	68f8      	ldr	r0, [r7, #12]
 800890e:	f7ff fecf 	bl	80086b0 <_ZN4GLCD9m_setpageEh>
	for(i=0;str[i]!=0;i++)
 8008912:	2300      	movs	r3, #0
 8008914:	75fb      	strb	r3, [r7, #23]
 8008916:	7dfb      	ldrb	r3, [r7, #23]
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	4413      	add	r3, r2
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d015      	beq.n	800894e <_ZN4GLCD10m_lcdputs1EhhPh+0x62>
	{
		a=(*(str+i));
 8008922:	7dfb      	ldrb	r3, [r7, #23]
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	4413      	add	r3, r2
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	82bb      	strh	r3, [r7, #20]
		a*=8;
 800892c:	8abb      	ldrh	r3, [r7, #20]
 800892e:	00db      	lsls	r3, r3, #3
 8008930:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 8008932:	8abb      	ldrh	r3, [r7, #20]
 8008934:	3318      	adds	r3, #24
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	4413      	add	r3, r2
 800893a:	3306      	adds	r3, #6
 800893c:	2208      	movs	r2, #8
 800893e:	4619      	mov	r1, r3
 8008940:	68f8      	ldr	r0, [r7, #12]
 8008942:	f7ff ff39 	bl	80087b8 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;str[i]!=0;i++)
 8008946:	7dfb      	ldrb	r3, [r7, #23]
 8008948:	3301      	adds	r3, #1
 800894a:	75fb      	strb	r3, [r7, #23]
 800894c:	e7e3      	b.n	8008916 <_ZN4GLCD10m_lcdputs1EhhPh+0x2a>
	}
}
 800894e:	bf00      	nop
 8008950:	3718      	adds	r7, #24
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}

08008956 <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 8008956:	b580      	push	{r7, lr}
 8008958:	b084      	sub	sp, #16
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 800895e:	2300      	movs	r3, #0
 8008960:	73fb      	strb	r3, [r7, #15]
 8008962:	7bfb      	ldrb	r3, [r7, #15]
 8008964:	2b07      	cmp	r3, #7
 8008966:	d81d      	bhi.n	80089a4 <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 8008968:	7bfb      	ldrb	r3, [r7, #15]
 800896a:	4619      	mov	r1, r3
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f7ff fe9f 	bl	80086b0 <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 8008972:	2100      	movs	r1, #0
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7ff fe17 	bl	80085a8 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 800897a:	2300      	movs	r3, #0
 800897c:	73bb      	strb	r3, [r7, #14]
 800897e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008982:	2b00      	cmp	r3, #0
 8008984:	db0a      	blt.n	800899c <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	331d      	adds	r3, #29
 800898a:	2201      	movs	r2, #1
 800898c:	4619      	mov	r1, r3
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f7ff ff12 	bl	80087b8 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 8008994:	7bbb      	ldrb	r3, [r7, #14]
 8008996:	3301      	adds	r3, #1
 8008998:	73bb      	strb	r3, [r7, #14]
 800899a:	e7f0      	b.n	800897e <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 800899c:	7bfb      	ldrb	r3, [r7, #15]
 800899e:	3301      	adds	r3, #1
 80089a0:	73fb      	strb	r3, [r7, #15]
 80089a2:	e7de      	b.n	8008962 <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 80089a4:	bf00      	nop
 80089a6:	3710      	adds	r7, #16
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	4a04      	ldr	r2, [pc, #16]	; (80089c8 <_ZN10W5500ClassC1Ev+0x1c>)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4618      	mov	r0, r3
 80089be:	370c      	adds	r7, #12
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr
 80089c8:	0800f6a0 	.word	0x0800f6a0

080089cc <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 80089cc:	b480      	push	{r7}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	4a04      	ldr	r2, [pc, #16]	; (80089e8 <_ZN10W5500ClassD1Ev+0x1c>)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4618      	mov	r0, r3
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr
 80089e8:	0800f6a0 	.word	0x0800f6a0

080089ec <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b082      	sub	sp, #8
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
}
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f7ff ffe9 	bl	80089cc <_ZN10W5500ClassD1Ev>
 80089fa:	2104      	movs	r1, #4
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f005 fae4 	bl	800dfca <_ZdlPvj>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4618      	mov	r0, r3
 8008a06:	3708      	adds	r7, #8
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <_Z41__static_initialization_and_destruction_0ii>:
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d107      	bne.n	8008a2c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d102      	bne.n	8008a2c <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 8008a26:	4809      	ldr	r0, [pc, #36]	; (8008a4c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008a28:	f7ff ffc0 	bl	80089ac <_ZN10W5500ClassC1Ev>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d107      	bne.n	8008a42 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d102      	bne.n	8008a42 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8008a3c:	4803      	ldr	r0, [pc, #12]	; (8008a4c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008a3e:	f7ff ffc5 	bl	80089cc <_ZN10W5500ClassD1Ev>
}
 8008a42:	bf00      	nop
 8008a44:	3708      	adds	r7, #8
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop
 8008a4c:	20002d70 	.word	0x20002d70

08008a50 <_GLOBAL__sub_I_w5500>:
 8008a50:	b580      	push	{r7, lr}
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008a58:	2001      	movs	r0, #1
 8008a5a:	f7ff ffd7 	bl	8008a0c <_Z41__static_initialization_and_destruction_0ii>
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <_GLOBAL__sub_D_w5500>:
 8008a60:	b580      	push	{r7, lr}
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008a68:	2000      	movs	r0, #0
 8008a6a:	f7ff ffcf 	bl	8008a0c <_Z41__static_initialization_and_destruction_0ii>
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <_ZN9ModbusrtuC1Ev>:
uint16_t Ip_config_Server_Port;
uint16_t Ip_config_Server_Port_K1;
uint8_t No_Of_Meter_K1,No_Of_Meter;

uint8_t TxSeqComplete;
Modbusrtu::Modbusrtu() {
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	4a04      	ldr	r2, [pc, #16]	; (8008a8c <_ZN9ModbusrtuC1Ev+0x1c>)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4618      	mov	r0, r3
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr
 8008a8c:	0800f6b0 	.word	0x0800f6b0

08008a90 <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 8008a90:	b480      	push	{r7}
 8008a92:	b083      	sub	sp, #12
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	4a04      	ldr	r2, [pc, #16]	; (8008aac <_ZN9ModbusrtuD1Ev+0x1c>)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	370c      	adds	r7, #12
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr
 8008aac:	0800f6b0 	.word	0x0800f6b0

08008ab0 <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
}
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f7ff ffe9 	bl	8008a90 <_ZN9ModbusrtuD1Ev>
 8008abe:	2118      	movs	r1, #24
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f005 fa82 	bl	800dfca <_ZdlPvj>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3708      	adds	r7, #8
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <_ZN9Modbusrtu9dwinFrameEv>:

void Modbusrtu::dwinFrame(void)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
	test=test+1;
 8008ad8:	4b4d      	ldr	r3, [pc, #308]	; (8008c10 <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	3301      	adds	r3, #1
 8008ade:	b2da      	uxtb	r2, r3
 8008ae0:	4b4b      	ldr	r3, [pc, #300]	; (8008c10 <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 8008ae2:	701a      	strb	r2, [r3, #0]
	switch(Cntid)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	791b      	ldrb	r3, [r3, #4]
 8008ae8:	2b02      	cmp	r3, #2
 8008aea:	d060      	beq.n	8008bae <_ZN9Modbusrtu9dwinFrameEv+0xde>
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	dc7d      	bgt.n	8008bec <_ZN9Modbusrtu9dwinFrameEv+0x11c>
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d002      	beq.n	8008afa <_ZN9Modbusrtu9dwinFrameEv+0x2a>
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d02d      	beq.n	8008b54 <_ZN9Modbusrtu9dwinFrameEv+0x84>
 8008af8:	e078      	b.n	8008bec <_ZN9Modbusrtu9dwinFrameEv+0x11c>
	{
	case 0:
		u8ModbusRegister[0] = START_BYTE_1;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	225a      	movs	r2, #90	; 0x5a
 8008afe:	725a      	strb	r2, [r3, #9]
		u8ModbusRegister[1] = START_BYTE_2;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	22a5      	movs	r2, #165	; 0xa5
 8008b04:	729a      	strb	r2, [r3, #10]
		u8ModbusRegister[2] = multipleWriteRequestH;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	220b      	movs	r2, #11
 8008b0a:	72da      	strb	r2, [r3, #11]
		u8ModbusRegister[3] = multipleWriteRequestL;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2282      	movs	r2, #130	; 0x82
 8008b10:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[4] = 0x20;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2220      	movs	r2, #32
 8008b16:	735a      	strb	r2, [r3, #13]
		u8ModbusRegister[5] = 0x00;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	739a      	strb	r2, [r3, #14]
		u8ModbusRegister[6] = 0x00;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2200      	movs	r2, #0
 8008b22:	73da      	strb	r2, [r3, #15]
		u8ModbusRegister[7] = test;
 8008b24:	4b3a      	ldr	r3, [pc, #232]	; (8008c10 <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 8008b26:	781a      	ldrb	r2, [r3, #0]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[8] = 0;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[9] = httpc_isConnected;
 8008b32:	4b38      	ldr	r3, [pc, #224]	; (8008c14 <_ZN9Modbusrtu9dwinFrameEv+0x144>)
 8008b34:	781a      	ldrb	r2, [r3, #0]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[10] = 0;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[11] = 1;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2201      	movs	r2, #1
 8008b44:	751a      	strb	r2, [r3, #20]
		noOfData=12;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	220c      	movs	r2, #12
 8008b4a:	721a      	strb	r2, [r3, #8]
		Cntid=1;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	711a      	strb	r2, [r3, #4]
	break;
 8008b52:	e04f      	b.n	8008bf4 <_ZN9Modbusrtu9dwinFrameEv+0x124>
	case 1:
			u8ModbusRegister[0] = START_BYTE_1;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	225a      	movs	r2, #90	; 0x5a
 8008b58:	725a      	strb	r2, [r3, #9]
			u8ModbusRegister[1] = START_BYTE_2;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	22a5      	movs	r2, #165	; 0xa5
 8008b5e:	729a      	strb	r2, [r3, #10]
			u8ModbusRegister[2] = multipleWriteRequestH;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	220b      	movs	r2, #11
 8008b64:	72da      	strb	r2, [r3, #11]
			u8ModbusRegister[3] = multipleWriteRequestL;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2282      	movs	r2, #130	; 0x82
 8008b6a:	731a      	strb	r2, [r3, #12]
			u8ModbusRegister[4] = 0x20;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2220      	movs	r2, #32
 8008b70:	735a      	strb	r2, [r3, #13]
			u8ModbusRegister[5] = 0x00;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	739a      	strb	r2, [r3, #14]
			u8ModbusRegister[6] = 0x00;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	73da      	strb	r2, [r3, #15]
			u8ModbusRegister[7] = test;
 8008b7e:	4b24      	ldr	r3, [pc, #144]	; (8008c10 <_ZN9Modbusrtu9dwinFrameEv+0x140>)
 8008b80:	781a      	ldrb	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[8] = 0;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[9] = httpc_isConnected;
 8008b8c:	4b21      	ldr	r3, [pc, #132]	; (8008c14 <_ZN9Modbusrtu9dwinFrameEv+0x144>)
 8008b8e:	781a      	ldrb	r2, [r3, #0]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[10] = 0;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[11] = 1;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	751a      	strb	r2, [r3, #20]
			noOfData=12;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	220c      	movs	r2, #12
 8008ba4:	721a      	strb	r2, [r3, #8]
			Cntid=2;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2202      	movs	r2, #2
 8008baa:	711a      	strb	r2, [r3, #4]
	break;
 8008bac:	e022      	b.n	8008bf4 <_ZN9Modbusrtu9dwinFrameEv+0x124>
	case 2:
		u8ModbusRegister[0] = START_BYTE_1;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	225a      	movs	r2, #90	; 0x5a
 8008bb2:	725a      	strb	r2, [r3, #9]
		u8ModbusRegister[1] = START_BYTE_2;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	22a5      	movs	r2, #165	; 0xa5
 8008bb8:	729a      	strb	r2, [r3, #10]
		u8ModbusRegister[2] = multipleReadRequestH;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2204      	movs	r2, #4
 8008bbe:	72da      	strb	r2, [r3, #11]
		u8ModbusRegister[3] = multipleReadRequestL;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2283      	movs	r2, #131	; 0x83
 8008bc4:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[4] = 0x30;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2230      	movs	r2, #48	; 0x30
 8008bca:	735a      	strb	r2, [r3, #13]
		u8ModbusRegister[5] = 0x00;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	739a      	strb	r2, [r3, #14]
		u8ModbusRegister[6] = 0x16;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2216      	movs	r2, #22
 8008bd6:	73da      	strb	r2, [r3, #15]
		//HAL_UART_Receive_IT(&hlpuart1,testarray,25);
		Rx_Dwin_Point=0;
 8008bd8:	4b0f      	ldr	r3, [pc, #60]	; (8008c18 <_ZN9Modbusrtu9dwinFrameEv+0x148>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	701a      	strb	r2, [r3, #0]
		noOfData=7;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2207      	movs	r2, #7
 8008be2:	721a      	strb	r2, [r3, #8]
		Cntid=0;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	711a      	strb	r2, [r3, #4]
	break;
 8008bea:	e003      	b.n	8008bf4 <_ZN9Modbusrtu9dwinFrameEv+0x124>
	default:
		Cntid=0;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	711a      	strb	r2, [r3, #4]
	break;
 8008bf2:	bf00      	nop
	}
	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&hlpuart1,u8ModbusRegister,noOfData);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f103 0109 	add.w	r1, r3, #9
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	7a1b      	ldrb	r3, [r3, #8]
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	461a      	mov	r2, r3
 8008c02:	4806      	ldr	r0, [pc, #24]	; (8008c1c <_ZN9Modbusrtu9dwinFrameEv+0x14c>)
 8008c04:	f003 fe88 	bl	800c918 <HAL_UART_Transmit_IT>

}
 8008c08:	bf00      	nop
 8008c0a:	3708      	adds	r7, #8
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}
 8008c10:	20002d74 	.word	0x20002d74
 8008c14:	20000901 	.word	0x20000901
 8008c18:	20000117 	.word	0x20000117
 8008c1c:	20000590 	.word	0x20000590

08008c20 <_ZN9Modbusrtu11dwinDecoderEv>:

void Modbusrtu::dwinDecoder(void)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b083      	sub	sp, #12
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
	if(Rx_Dwin_Complete == 0){return;}
 8008c28:	4b85      	ldr	r3, [pc, #532]	; (8008e40 <_ZN9Modbusrtu11dwinDecoderEv+0x220>)
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 8159 	beq.w	8008ee4 <_ZN9Modbusrtu11dwinDecoderEv+0x2c4>
	Rx_Dwin_Complete=0;
 8008c32:	4b83      	ldr	r3, [pc, #524]	; (8008e40 <_ZN9Modbusrtu11dwinDecoderEv+0x220>)
 8008c34:	2200      	movs	r2, #0
 8008c36:	701a      	strb	r2, [r3, #0]

	if(Rx_Dwin_Data_Buff[43] !=0 )
 8008c38:	4b82      	ldr	r3, [pc, #520]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008c3a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	f000 8151 	beq.w	8008ee6 <_ZN9Modbusrtu11dwinDecoderEv+0x2c6>
	{
		for(d=0,x=1;d<=3;d++,x=x+2)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	759a      	strb	r2, [r3, #22]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	75da      	strb	r2, [r3, #23]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	7d9b      	ldrb	r3, [r3, #22]
 8008c54:	2b03      	cmp	r3, #3
 8008c56:	d81b      	bhi.n	8008c90 <_ZN9Modbusrtu11dwinDecoderEv+0x70>
		{
			if(Ip_config_Ip[d]!=Rx_Dwin_Data_Buff[x])
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	7d9b      	ldrb	r3, [r3, #22]
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	4b7a      	ldr	r3, [pc, #488]	; (8008e48 <_ZN9Modbusrtu11dwinDecoderEv+0x228>)
 8008c60:	5c9a      	ldrb	r2, [r3, r2]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	7ddb      	ldrb	r3, [r3, #23]
 8008c66:	4619      	mov	r1, r3
 8008c68:	4b76      	ldr	r3, [pc, #472]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008c6a:	5c5b      	ldrb	r3, [r3, r1]
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d002      	beq.n	8008c76 <_ZN9Modbusrtu11dwinDecoderEv+0x56>
			{
				Update_Dwin_Set_Data =1;
 8008c70:	4b76      	ldr	r3, [pc, #472]	; (8008e4c <_ZN9Modbusrtu11dwinDecoderEv+0x22c>)
 8008c72:	2201      	movs	r2, #1
 8008c74:	701a      	strb	r2, [r3, #0]
		for(d=0,x=1;d<=3;d++,x=x+2)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	7d9b      	ldrb	r3, [r3, #22]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	b2da      	uxtb	r2, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	759a      	strb	r2, [r3, #22]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	7ddb      	ldrb	r3, [r3, #23]
 8008c86:	3302      	adds	r3, #2
 8008c88:	b2da      	uxtb	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	75da      	strb	r2, [r3, #23]
 8008c8e:	e7df      	b.n	8008c50 <_ZN9Modbusrtu11dwinDecoderEv+0x30>
			}
		}
		Ip_config_Ip[0] = Rx_Dwin_Data_Buff[1];
 8008c90:	4b6c      	ldr	r3, [pc, #432]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008c92:	785a      	ldrb	r2, [r3, #1]
 8008c94:	4b6c      	ldr	r3, [pc, #432]	; (8008e48 <_ZN9Modbusrtu11dwinDecoderEv+0x228>)
 8008c96:	701a      	strb	r2, [r3, #0]
		Ip_config_Ip[1] = Rx_Dwin_Data_Buff[3];
 8008c98:	4b6a      	ldr	r3, [pc, #424]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008c9a:	78da      	ldrb	r2, [r3, #3]
 8008c9c:	4b6a      	ldr	r3, [pc, #424]	; (8008e48 <_ZN9Modbusrtu11dwinDecoderEv+0x228>)
 8008c9e:	705a      	strb	r2, [r3, #1]
		Ip_config_Ip[2] = Rx_Dwin_Data_Buff[5];
 8008ca0:	4b68      	ldr	r3, [pc, #416]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008ca2:	795a      	ldrb	r2, [r3, #5]
 8008ca4:	4b68      	ldr	r3, [pc, #416]	; (8008e48 <_ZN9Modbusrtu11dwinDecoderEv+0x228>)
 8008ca6:	709a      	strb	r2, [r3, #2]
		Ip_config_Ip[3] = Rx_Dwin_Data_Buff[7];
 8008ca8:	4b66      	ldr	r3, [pc, #408]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008caa:	79da      	ldrb	r2, [r3, #7]
 8008cac:	4b66      	ldr	r3, [pc, #408]	; (8008e48 <_ZN9Modbusrtu11dwinDecoderEv+0x228>)
 8008cae:	70da      	strb	r2, [r3, #3]
		for(d=0,x=9;d<=3;d++,x=x+2)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	759a      	strb	r2, [r3, #22]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2209      	movs	r2, #9
 8008cba:	75da      	strb	r2, [r3, #23]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	7d9b      	ldrb	r3, [r3, #22]
 8008cc0:	2b03      	cmp	r3, #3
 8008cc2:	d81b      	bhi.n	8008cfc <_ZN9Modbusrtu11dwinDecoderEv+0xdc>
		{
			if(Ip_Config_Subnet[d]!=Rx_Dwin_Data_Buff[x])
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	7d9b      	ldrb	r3, [r3, #22]
 8008cc8:	461a      	mov	r2, r3
 8008cca:	4b61      	ldr	r3, [pc, #388]	; (8008e50 <_ZN9Modbusrtu11dwinDecoderEv+0x230>)
 8008ccc:	5c9a      	ldrb	r2, [r3, r2]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	7ddb      	ldrb	r3, [r3, #23]
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	4b5b      	ldr	r3, [pc, #364]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008cd6:	5c5b      	ldrb	r3, [r3, r1]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d002      	beq.n	8008ce2 <_ZN9Modbusrtu11dwinDecoderEv+0xc2>
			{
				Update_Dwin_Set_Data =1;
 8008cdc:	4b5b      	ldr	r3, [pc, #364]	; (8008e4c <_ZN9Modbusrtu11dwinDecoderEv+0x22c>)
 8008cde:	2201      	movs	r2, #1
 8008ce0:	701a      	strb	r2, [r3, #0]
		for(d=0,x=9;d<=3;d++,x=x+2)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	7d9b      	ldrb	r3, [r3, #22]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	b2da      	uxtb	r2, r3
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	759a      	strb	r2, [r3, #22]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	7ddb      	ldrb	r3, [r3, #23]
 8008cf2:	3302      	adds	r3, #2
 8008cf4:	b2da      	uxtb	r2, r3
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	75da      	strb	r2, [r3, #23]
 8008cfa:	e7df      	b.n	8008cbc <_ZN9Modbusrtu11dwinDecoderEv+0x9c>
			}
		}
		Ip_Config_Subnet[0] = Rx_Dwin_Data_Buff[9];
 8008cfc:	4b51      	ldr	r3, [pc, #324]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008cfe:	7a5a      	ldrb	r2, [r3, #9]
 8008d00:	4b53      	ldr	r3, [pc, #332]	; (8008e50 <_ZN9Modbusrtu11dwinDecoderEv+0x230>)
 8008d02:	701a      	strb	r2, [r3, #0]
		Ip_Config_Subnet[1] = Rx_Dwin_Data_Buff[11];
 8008d04:	4b4f      	ldr	r3, [pc, #316]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d06:	7ada      	ldrb	r2, [r3, #11]
 8008d08:	4b51      	ldr	r3, [pc, #324]	; (8008e50 <_ZN9Modbusrtu11dwinDecoderEv+0x230>)
 8008d0a:	705a      	strb	r2, [r3, #1]
		Ip_Config_Subnet[2] = Rx_Dwin_Data_Buff[13];
 8008d0c:	4b4d      	ldr	r3, [pc, #308]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d0e:	7b5a      	ldrb	r2, [r3, #13]
 8008d10:	4b4f      	ldr	r3, [pc, #316]	; (8008e50 <_ZN9Modbusrtu11dwinDecoderEv+0x230>)
 8008d12:	709a      	strb	r2, [r3, #2]
		Ip_Config_Subnet[3] = Rx_Dwin_Data_Buff[15];
 8008d14:	4b4b      	ldr	r3, [pc, #300]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d16:	7bda      	ldrb	r2, [r3, #15]
 8008d18:	4b4d      	ldr	r3, [pc, #308]	; (8008e50 <_ZN9Modbusrtu11dwinDecoderEv+0x230>)
 8008d1a:	70da      	strb	r2, [r3, #3]
		for(d=0,x=17;d<=3;d++,x=x+2)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	759a      	strb	r2, [r3, #22]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2211      	movs	r2, #17
 8008d26:	75da      	strb	r2, [r3, #23]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	7d9b      	ldrb	r3, [r3, #22]
 8008d2c:	2b03      	cmp	r3, #3
 8008d2e:	d81b      	bhi.n	8008d68 <_ZN9Modbusrtu11dwinDecoderEv+0x148>
		{
			if(Ip_config_gateway[d]!=Rx_Dwin_Data_Buff[x])
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	7d9b      	ldrb	r3, [r3, #22]
 8008d34:	461a      	mov	r2, r3
 8008d36:	4b47      	ldr	r3, [pc, #284]	; (8008e54 <_ZN9Modbusrtu11dwinDecoderEv+0x234>)
 8008d38:	5c9a      	ldrb	r2, [r3, r2]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	7ddb      	ldrb	r3, [r3, #23]
 8008d3e:	4619      	mov	r1, r3
 8008d40:	4b40      	ldr	r3, [pc, #256]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d42:	5c5b      	ldrb	r3, [r3, r1]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d002      	beq.n	8008d4e <_ZN9Modbusrtu11dwinDecoderEv+0x12e>
			{
				Update_Dwin_Set_Data =1;
 8008d48:	4b40      	ldr	r3, [pc, #256]	; (8008e4c <_ZN9Modbusrtu11dwinDecoderEv+0x22c>)
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	701a      	strb	r2, [r3, #0]
		for(d=0,x=17;d<=3;d++,x=x+2)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	7d9b      	ldrb	r3, [r3, #22]
 8008d52:	3301      	adds	r3, #1
 8008d54:	b2da      	uxtb	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	759a      	strb	r2, [r3, #22]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	7ddb      	ldrb	r3, [r3, #23]
 8008d5e:	3302      	adds	r3, #2
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	75da      	strb	r2, [r3, #23]
 8008d66:	e7df      	b.n	8008d28 <_ZN9Modbusrtu11dwinDecoderEv+0x108>
			}
		}
		Ip_config_gateway[0] = Rx_Dwin_Data_Buff[17];
 8008d68:	4b36      	ldr	r3, [pc, #216]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d6a:	7c5a      	ldrb	r2, [r3, #17]
 8008d6c:	4b39      	ldr	r3, [pc, #228]	; (8008e54 <_ZN9Modbusrtu11dwinDecoderEv+0x234>)
 8008d6e:	701a      	strb	r2, [r3, #0]
		Ip_config_gateway[1] = Rx_Dwin_Data_Buff[19];
 8008d70:	4b34      	ldr	r3, [pc, #208]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d72:	7cda      	ldrb	r2, [r3, #19]
 8008d74:	4b37      	ldr	r3, [pc, #220]	; (8008e54 <_ZN9Modbusrtu11dwinDecoderEv+0x234>)
 8008d76:	705a      	strb	r2, [r3, #1]
		Ip_config_gateway[2] = Rx_Dwin_Data_Buff[21];
 8008d78:	4b32      	ldr	r3, [pc, #200]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d7a:	7d5a      	ldrb	r2, [r3, #21]
 8008d7c:	4b35      	ldr	r3, [pc, #212]	; (8008e54 <_ZN9Modbusrtu11dwinDecoderEv+0x234>)
 8008d7e:	709a      	strb	r2, [r3, #2]
		Ip_config_gateway[3] = Rx_Dwin_Data_Buff[23];
 8008d80:	4b30      	ldr	r3, [pc, #192]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008d82:	7dda      	ldrb	r2, [r3, #23]
 8008d84:	4b33      	ldr	r3, [pc, #204]	; (8008e54 <_ZN9Modbusrtu11dwinDecoderEv+0x234>)
 8008d86:	70da      	strb	r2, [r3, #3]
		for(d=0,x=25;d<=3;d++,x=x+2)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	759a      	strb	r2, [r3, #22]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2219      	movs	r2, #25
 8008d92:	75da      	strb	r2, [r3, #23]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	7d9b      	ldrb	r3, [r3, #22]
 8008d98:	2b03      	cmp	r3, #3
 8008d9a:	d81b      	bhi.n	8008dd4 <_ZN9Modbusrtu11dwinDecoderEv+0x1b4>
		{
			if(Ip_config_DNS[d]!=Rx_Dwin_Data_Buff[x])
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	7d9b      	ldrb	r3, [r3, #22]
 8008da0:	461a      	mov	r2, r3
 8008da2:	4b2d      	ldr	r3, [pc, #180]	; (8008e58 <_ZN9Modbusrtu11dwinDecoderEv+0x238>)
 8008da4:	5c9a      	ldrb	r2, [r3, r2]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	7ddb      	ldrb	r3, [r3, #23]
 8008daa:	4619      	mov	r1, r3
 8008dac:	4b25      	ldr	r3, [pc, #148]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008dae:	5c5b      	ldrb	r3, [r3, r1]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d002      	beq.n	8008dba <_ZN9Modbusrtu11dwinDecoderEv+0x19a>
			{
				Update_Dwin_Set_Data =1;
 8008db4:	4b25      	ldr	r3, [pc, #148]	; (8008e4c <_ZN9Modbusrtu11dwinDecoderEv+0x22c>)
 8008db6:	2201      	movs	r2, #1
 8008db8:	701a      	strb	r2, [r3, #0]
		for(d=0,x=25;d<=3;d++,x=x+2)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	7d9b      	ldrb	r3, [r3, #22]
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	b2da      	uxtb	r2, r3
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	759a      	strb	r2, [r3, #22]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	7ddb      	ldrb	r3, [r3, #23]
 8008dca:	3302      	adds	r3, #2
 8008dcc:	b2da      	uxtb	r2, r3
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	75da      	strb	r2, [r3, #23]
 8008dd2:	e7df      	b.n	8008d94 <_ZN9Modbusrtu11dwinDecoderEv+0x174>
			}
		}
		Ip_config_DNS[0] = Rx_Dwin_Data_Buff[25];
 8008dd4:	4b1b      	ldr	r3, [pc, #108]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008dd6:	7e5a      	ldrb	r2, [r3, #25]
 8008dd8:	4b1f      	ldr	r3, [pc, #124]	; (8008e58 <_ZN9Modbusrtu11dwinDecoderEv+0x238>)
 8008dda:	701a      	strb	r2, [r3, #0]
		Ip_config_DNS[1] = Rx_Dwin_Data_Buff[27];
 8008ddc:	4b19      	ldr	r3, [pc, #100]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008dde:	7eda      	ldrb	r2, [r3, #27]
 8008de0:	4b1d      	ldr	r3, [pc, #116]	; (8008e58 <_ZN9Modbusrtu11dwinDecoderEv+0x238>)
 8008de2:	705a      	strb	r2, [r3, #1]
		Ip_config_DNS[2] = Rx_Dwin_Data_Buff[29];
 8008de4:	4b17      	ldr	r3, [pc, #92]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008de6:	7f5a      	ldrb	r2, [r3, #29]
 8008de8:	4b1b      	ldr	r3, [pc, #108]	; (8008e58 <_ZN9Modbusrtu11dwinDecoderEv+0x238>)
 8008dea:	709a      	strb	r2, [r3, #2]
		Ip_config_DNS[3] = Rx_Dwin_Data_Buff[31];
 8008dec:	4b15      	ldr	r3, [pc, #84]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008dee:	7fda      	ldrb	r2, [r3, #31]
 8008df0:	4b19      	ldr	r3, [pc, #100]	; (8008e58 <_ZN9Modbusrtu11dwinDecoderEv+0x238>)
 8008df2:	70da      	strb	r2, [r3, #3]
		for(d=0,x=33;d<=3;d++,x=x+2)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	759a      	strb	r2, [r3, #22]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2221      	movs	r2, #33	; 0x21
 8008dfe:	75da      	strb	r2, [r3, #23]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	7d9b      	ldrb	r3, [r3, #22]
 8008e04:	2b03      	cmp	r3, #3
 8008e06:	d82b      	bhi.n	8008e60 <_ZN9Modbusrtu11dwinDecoderEv+0x240>
		{
			if(Ip_config_Server[d]!=Rx_Dwin_Data_Buff[x])
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	7d9b      	ldrb	r3, [r3, #22]
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	4b13      	ldr	r3, [pc, #76]	; (8008e5c <_ZN9Modbusrtu11dwinDecoderEv+0x23c>)
 8008e10:	5c9a      	ldrb	r2, [r3, r2]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	7ddb      	ldrb	r3, [r3, #23]
 8008e16:	4619      	mov	r1, r3
 8008e18:	4b0a      	ldr	r3, [pc, #40]	; (8008e44 <_ZN9Modbusrtu11dwinDecoderEv+0x224>)
 8008e1a:	5c5b      	ldrb	r3, [r3, r1]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d002      	beq.n	8008e26 <_ZN9Modbusrtu11dwinDecoderEv+0x206>
			{
				Update_Dwin_Set_Data =1;
 8008e20:	4b0a      	ldr	r3, [pc, #40]	; (8008e4c <_ZN9Modbusrtu11dwinDecoderEv+0x22c>)
 8008e22:	2201      	movs	r2, #1
 8008e24:	701a      	strb	r2, [r3, #0]
		for(d=0,x=33;d<=3;d++,x=x+2)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	7d9b      	ldrb	r3, [r3, #22]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	b2da      	uxtb	r2, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	759a      	strb	r2, [r3, #22]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	7ddb      	ldrb	r3, [r3, #23]
 8008e36:	3302      	adds	r3, #2
 8008e38:	b2da      	uxtb	r2, r3
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	75da      	strb	r2, [r3, #23]
 8008e3e:	e7df      	b.n	8008e00 <_ZN9Modbusrtu11dwinDecoderEv+0x1e0>
 8008e40:	20000119 	.word	0x20000119
 8008e44:	2000011c 	.word	0x2000011c
 8008e48:	20002d78 	.word	0x20002d78
 8008e4c:	20002d8c 	.word	0x20002d8c
 8008e50:	20002d7c 	.word	0x20002d7c
 8008e54:	20002d80 	.word	0x20002d80
 8008e58:	20002d84 	.word	0x20002d84
 8008e5c:	20002d88 	.word	0x20002d88
			}
		}
		Ip_config_Server[0] = Rx_Dwin_Data_Buff[33];
 8008e60:	4b23      	ldr	r3, [pc, #140]	; (8008ef0 <_ZN9Modbusrtu11dwinDecoderEv+0x2d0>)
 8008e62:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8008e66:	4b23      	ldr	r3, [pc, #140]	; (8008ef4 <_ZN9Modbusrtu11dwinDecoderEv+0x2d4>)
 8008e68:	701a      	strb	r2, [r3, #0]
		Ip_config_Server[1] = Rx_Dwin_Data_Buff[35];
 8008e6a:	4b21      	ldr	r3, [pc, #132]	; (8008ef0 <_ZN9Modbusrtu11dwinDecoderEv+0x2d0>)
 8008e6c:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8008e70:	4b20      	ldr	r3, [pc, #128]	; (8008ef4 <_ZN9Modbusrtu11dwinDecoderEv+0x2d4>)
 8008e72:	705a      	strb	r2, [r3, #1]
		Ip_config_Server[2] = Rx_Dwin_Data_Buff[37];
 8008e74:	4b1e      	ldr	r3, [pc, #120]	; (8008ef0 <_ZN9Modbusrtu11dwinDecoderEv+0x2d0>)
 8008e76:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8008e7a:	4b1e      	ldr	r3, [pc, #120]	; (8008ef4 <_ZN9Modbusrtu11dwinDecoderEv+0x2d4>)
 8008e7c:	709a      	strb	r2, [r3, #2]
		Ip_config_Server[3] = Rx_Dwin_Data_Buff[39];
 8008e7e:	4b1c      	ldr	r3, [pc, #112]	; (8008ef0 <_ZN9Modbusrtu11dwinDecoderEv+0x2d0>)
 8008e80:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8008e84:	4b1b      	ldr	r3, [pc, #108]	; (8008ef4 <_ZN9Modbusrtu11dwinDecoderEv+0x2d4>)
 8008e86:	70da      	strb	r2, [r3, #3]
		Ip_config_Server_Port_K1 = ((Rx_Dwin_Data_Buff[40]<<8)|(Rx_Dwin_Data_Buff[41]));
 8008e88:	4b19      	ldr	r3, [pc, #100]	; (8008ef0 <_ZN9Modbusrtu11dwinDecoderEv+0x2d0>)
 8008e8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e8e:	021b      	lsls	r3, r3, #8
 8008e90:	b21a      	sxth	r2, r3
 8008e92:	4b17      	ldr	r3, [pc, #92]	; (8008ef0 <_ZN9Modbusrtu11dwinDecoderEv+0x2d0>)
 8008e94:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8008e98:	b21b      	sxth	r3, r3
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	b21b      	sxth	r3, r3
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	4b15      	ldr	r3, [pc, #84]	; (8008ef8 <_ZN9Modbusrtu11dwinDecoderEv+0x2d8>)
 8008ea2:	801a      	strh	r2, [r3, #0]
		if(Ip_config_Server_Port != Ip_config_Server_Port_K1)
 8008ea4:	4b15      	ldr	r3, [pc, #84]	; (8008efc <_ZN9Modbusrtu11dwinDecoderEv+0x2dc>)
 8008ea6:	881a      	ldrh	r2, [r3, #0]
 8008ea8:	4b13      	ldr	r3, [pc, #76]	; (8008ef8 <_ZN9Modbusrtu11dwinDecoderEv+0x2d8>)
 8008eaa:	881b      	ldrh	r3, [r3, #0]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d006      	beq.n	8008ebe <_ZN9Modbusrtu11dwinDecoderEv+0x29e>
		{
			Ip_config_Server_Port = Ip_config_Server_Port_K1;
 8008eb0:	4b11      	ldr	r3, [pc, #68]	; (8008ef8 <_ZN9Modbusrtu11dwinDecoderEv+0x2d8>)
 8008eb2:	881a      	ldrh	r2, [r3, #0]
 8008eb4:	4b11      	ldr	r3, [pc, #68]	; (8008efc <_ZN9Modbusrtu11dwinDecoderEv+0x2dc>)
 8008eb6:	801a      	strh	r2, [r3, #0]
			Update_Dwin_Set_Data =1;
 8008eb8:	4b11      	ldr	r3, [pc, #68]	; (8008f00 <_ZN9Modbusrtu11dwinDecoderEv+0x2e0>)
 8008eba:	2201      	movs	r2, #1
 8008ebc:	701a      	strb	r2, [r3, #0]
		}
		No_Of_Meter_K1 		= Rx_Dwin_Data_Buff[43];
 8008ebe:	4b0c      	ldr	r3, [pc, #48]	; (8008ef0 <_ZN9Modbusrtu11dwinDecoderEv+0x2d0>)
 8008ec0:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8008ec4:	4b0f      	ldr	r3, [pc, #60]	; (8008f04 <_ZN9Modbusrtu11dwinDecoderEv+0x2e4>)
 8008ec6:	701a      	strb	r2, [r3, #0]
		if(No_Of_Meter != No_Of_Meter_K1)
 8008ec8:	4b0f      	ldr	r3, [pc, #60]	; (8008f08 <_ZN9Modbusrtu11dwinDecoderEv+0x2e8>)
 8008eca:	781a      	ldrb	r2, [r3, #0]
 8008ecc:	4b0d      	ldr	r3, [pc, #52]	; (8008f04 <_ZN9Modbusrtu11dwinDecoderEv+0x2e4>)
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d008      	beq.n	8008ee6 <_ZN9Modbusrtu11dwinDecoderEv+0x2c6>
		{
			No_Of_Meter 		= No_Of_Meter_K1;
 8008ed4:	4b0b      	ldr	r3, [pc, #44]	; (8008f04 <_ZN9Modbusrtu11dwinDecoderEv+0x2e4>)
 8008ed6:	781a      	ldrb	r2, [r3, #0]
 8008ed8:	4b0b      	ldr	r3, [pc, #44]	; (8008f08 <_ZN9Modbusrtu11dwinDecoderEv+0x2e8>)
 8008eda:	701a      	strb	r2, [r3, #0]
			Update_Dwin_Set_Data =1;
 8008edc:	4b08      	ldr	r3, [pc, #32]	; (8008f00 <_ZN9Modbusrtu11dwinDecoderEv+0x2e0>)
 8008ede:	2201      	movs	r2, #1
 8008ee0:	701a      	strb	r2, [r3, #0]
 8008ee2:	e000      	b.n	8008ee6 <_ZN9Modbusrtu11dwinDecoderEv+0x2c6>
	if(Rx_Dwin_Complete == 0){return;}
 8008ee4:	bf00      	nop
		}
	}
}
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr
 8008ef0:	2000011c 	.word	0x2000011c
 8008ef4:	20002d88 	.word	0x20002d88
 8008ef8:	20002d90 	.word	0x20002d90
 8008efc:	20002d8e 	.word	0x20002d8e
 8008f00:	20002d8c 	.word	0x20002d8c
 8008f04:	20002d92 	.word	0x20002d92
 8008f08:	20002d93 	.word	0x20002d93

08008f0c <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_IT(&huart1,u8rxbuf,9);
}
 8008f14:	bf00      	nop
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <_ZN14OfflineStorageC1Ev>:
/*check for change in data*/
extern uint8_t Trigger_Memory_Update,Trigger_Memory_Furnaceno;
extern SpectrumResult SpectrumResult_furnace[4];


OfflineStorage::OfflineStorage() {
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	4a04      	ldr	r2, [pc, #16]	; (8008f3c <_ZN14OfflineStorageC1Ev+0x1c>)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4618      	mov	r0, r3
 8008f32:	370c      	adds	r7, #12
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr
 8008f3c:	0800f6c0 	.word	0x0800f6c0

08008f40 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 8008f40:	b480      	push	{r7}
 8008f42:	b083      	sub	sp, #12
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	4a04      	ldr	r2, [pc, #16]	; (8008f5c <_ZN14OfflineStorageD1Ev+0x1c>)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4618      	mov	r0, r3
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr
 8008f5c:	0800f6c0 	.word	0x0800f6c0

08008f60 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
}
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f7ff ffe9 	bl	8008f40 <_ZN14OfflineStorageD1Ev>
 8008f6e:	2144      	movs	r1, #68	; 0x44
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f005 f82a 	bl	800dfca <_ZdlPvj>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3708      	adds	r7, #8
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
	m_writesetdata();
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 f805 	bl	8008f98 <_ZN14OfflineStorage14m_writesetdataEv>
}
 8008f8e:	bf00      	nop
 8008f90:	3708      	adds	r7, #8
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
	...

08008f98 <_ZN14OfflineStorage14m_writesetdataEv>:

void OfflineStorage::m_writesetdata(){
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
	if(Trigger_Memory_Update)
 8008fa0:	4b61      	ldr	r3, [pc, #388]	; (8009128 <_ZN14OfflineStorage14m_writesetdataEv+0x190>)
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d036      	beq.n	8009016 <_ZN14OfflineStorage14m_writesetdataEv+0x7e>
	{
		Trigger_Memory_Update=0;
 8008fa8:	4b5f      	ldr	r3, [pc, #380]	; (8009128 <_ZN14OfflineStorage14m_writesetdataEv+0x190>)
 8008faa:	2200      	movs	r2, #0
 8008fac:	701a      	strb	r2, [r3, #0]

		sectorselect = Trigger_Memory_Furnaceno*2;
 8008fae:	4b5f      	ldr	r3, [pc, #380]	; (800912c <_ZN14OfflineStorage14m_writesetdataEv+0x194>)
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	005b      	lsls	r3, r3, #1
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	605a      	str	r2, [r3, #4]
		W25qxx_EraseSector(sectorselect);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7f8 fd0c 	bl	80019dc <W25qxx_EraseSector>
		W25qxx_WriteSector(&SpectrumResult_furnace[Trigger_Memory_Furnaceno].result_spectrum[0],sectorselect,0,218);
 8008fc4:	4b59      	ldr	r3, [pc, #356]	; (800912c <_ZN14OfflineStorage14m_writesetdataEv+0x194>)
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008fce:	fb02 f303 	mul.w	r3, r2, r3
 8008fd2:	4a57      	ldr	r2, [pc, #348]	; (8009130 <_ZN14OfflineStorage14m_writesetdataEv+0x198>)
 8008fd4:	1898      	adds	r0, r3, r2
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6859      	ldr	r1, [r3, #4]
 8008fda:	23da      	movs	r3, #218	; 0xda
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f7f8 fdef 	bl	8001bc0 <W25qxx_WriteSector>
		W25qxx_EraseSector(sectorselect+1);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7f8 fcf7 	bl	80019dc <W25qxx_EraseSector>
		W25qxx_WriteSector(&SpectrumResult_furnace[Trigger_Memory_Furnaceno].result_spectrum[218],(sectorselect+1),0,200);
 8008fee:	4b4f      	ldr	r3, [pc, #316]	; (800912c <_ZN14OfflineStorage14m_writesetdataEv+0x194>)
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008ff8:	fb02 f303 	mul.w	r3, r2, r3
 8008ffc:	33da      	adds	r3, #218	; 0xda
 8008ffe:	4a4c      	ldr	r2, [pc, #304]	; (8009130 <_ZN14OfflineStorage14m_writesetdataEv+0x198>)
 8009000:	1898      	adds	r0, r3, r2
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	1c59      	adds	r1, r3, #1
 8009008:	23c8      	movs	r3, #200	; 0xc8
 800900a:	2200      	movs	r2, #0
 800900c:	f7f8 fdd8 	bl	8001bc0 <W25qxx_WriteSector>
		Trigger_Memory_Furnaceno=0;
 8009010:	4b46      	ldr	r3, [pc, #280]	; (800912c <_ZN14OfflineStorage14m_writesetdataEv+0x194>)
 8009012:	2200      	movs	r2, #0
 8009014:	701a      	strb	r2, [r3, #0]
	}
	if(Update_Dwin_Set_Data)
 8009016:	4b47      	ldr	r3, [pc, #284]	; (8009134 <_ZN14OfflineStorage14m_writesetdataEv+0x19c>)
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d07f      	beq.n	800911e <_ZN14OfflineStorage14m_writesetdataEv+0x186>
	{
		Update_Dwin_Set_Data=0;
 800901e:	4b45      	ldr	r3, [pc, #276]	; (8009134 <_ZN14OfflineStorage14m_writesetdataEv+0x19c>)
 8009020:	2200      	movs	r2, #0
 8009022:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(100);
 8009024:	2064      	movs	r0, #100	; 0x64
 8009026:	f7f8 fcd9 	bl	80019dc <W25qxx_EraseSector>
		m_writeDwinBuf[0] = Ip_config_Ip[0];
 800902a:	4b43      	ldr	r3, [pc, #268]	; (8009138 <_ZN14OfflineStorage14m_writesetdataEv+0x1a0>)
 800902c:	781a      	ldrb	r2, [r3, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		m_writeDwinBuf[1] = Ip_config_Ip[1];
 8009034:	4b40      	ldr	r3, [pc, #256]	; (8009138 <_ZN14OfflineStorage14m_writesetdataEv+0x1a0>)
 8009036:	785a      	ldrb	r2, [r3, #1]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		m_writeDwinBuf[2] = Ip_config_Ip[2];
 800903e:	4b3e      	ldr	r3, [pc, #248]	; (8009138 <_ZN14OfflineStorage14m_writesetdataEv+0x1a0>)
 8009040:	789a      	ldrb	r2, [r3, #2]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		m_writeDwinBuf[3] = Ip_config_Ip[3];
 8009048:	4b3b      	ldr	r3, [pc, #236]	; (8009138 <_ZN14OfflineStorage14m_writesetdataEv+0x1a0>)
 800904a:	78da      	ldrb	r2, [r3, #3]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

		m_writeDwinBuf[4] = Ip_Config_Subnet[0];
 8009052:	4b3a      	ldr	r3, [pc, #232]	; (800913c <_ZN14OfflineStorage14m_writesetdataEv+0x1a4>)
 8009054:	781a      	ldrb	r2, [r3, #0]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		m_writeDwinBuf[5] = Ip_Config_Subnet[1];
 800905c:	4b37      	ldr	r3, [pc, #220]	; (800913c <_ZN14OfflineStorage14m_writesetdataEv+0x1a4>)
 800905e:	785a      	ldrb	r2, [r3, #1]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		m_writeDwinBuf[6] = Ip_Config_Subnet[2];
 8009066:	4b35      	ldr	r3, [pc, #212]	; (800913c <_ZN14OfflineStorage14m_writesetdataEv+0x1a4>)
 8009068:	789a      	ldrb	r2, [r3, #2]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		m_writeDwinBuf[7] = Ip_Config_Subnet[3];
 8009070:	4b32      	ldr	r3, [pc, #200]	; (800913c <_ZN14OfflineStorage14m_writesetdataEv+0x1a4>)
 8009072:	78da      	ldrb	r2, [r3, #3]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

		m_writeDwinBuf[8] = Ip_config_gateway[0];
 800907a:	4b31      	ldr	r3, [pc, #196]	; (8009140 <_ZN14OfflineStorage14m_writesetdataEv+0x1a8>)
 800907c:	781a      	ldrb	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		m_writeDwinBuf[9] = Ip_config_gateway[1];
 8009084:	4b2e      	ldr	r3, [pc, #184]	; (8009140 <_ZN14OfflineStorage14m_writesetdataEv+0x1a8>)
 8009086:	785a      	ldrb	r2, [r3, #1]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		m_writeDwinBuf[10] = Ip_config_gateway[2];
 800908e:	4b2c      	ldr	r3, [pc, #176]	; (8009140 <_ZN14OfflineStorage14m_writesetdataEv+0x1a8>)
 8009090:	789a      	ldrb	r2, [r3, #2]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		m_writeDwinBuf[11] = Ip_config_gateway[3];
 8009098:	4b29      	ldr	r3, [pc, #164]	; (8009140 <_ZN14OfflineStorage14m_writesetdataEv+0x1a8>)
 800909a:	78da      	ldrb	r2, [r3, #3]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

		m_writeDwinBuf[12] = Ip_config_DNS[0];
 80090a2:	4b28      	ldr	r3, [pc, #160]	; (8009144 <_ZN14OfflineStorage14m_writesetdataEv+0x1ac>)
 80090a4:	781a      	ldrb	r2, [r3, #0]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
		m_writeDwinBuf[13] = Ip_config_DNS[1];
 80090ac:	4b25      	ldr	r3, [pc, #148]	; (8009144 <_ZN14OfflineStorage14m_writesetdataEv+0x1ac>)
 80090ae:	785a      	ldrb	r2, [r3, #1]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
		m_writeDwinBuf[14] = Ip_config_DNS[2];
 80090b6:	4b23      	ldr	r3, [pc, #140]	; (8009144 <_ZN14OfflineStorage14m_writesetdataEv+0x1ac>)
 80090b8:	789a      	ldrb	r2, [r3, #2]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		m_writeDwinBuf[15] = Ip_config_DNS[3];
 80090c0:	4b20      	ldr	r3, [pc, #128]	; (8009144 <_ZN14OfflineStorage14m_writesetdataEv+0x1ac>)
 80090c2:	78da      	ldrb	r2, [r3, #3]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		m_writeDwinBuf[16] = Ip_config_Server[0];
 80090ca:	4b1f      	ldr	r3, [pc, #124]	; (8009148 <_ZN14OfflineStorage14m_writesetdataEv+0x1b0>)
 80090cc:	781a      	ldrb	r2, [r3, #0]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
		m_writeDwinBuf[17] = Ip_config_Server[1];
 80090d4:	4b1c      	ldr	r3, [pc, #112]	; (8009148 <_ZN14OfflineStorage14m_writesetdataEv+0x1b0>)
 80090d6:	785a      	ldrb	r2, [r3, #1]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		m_writeDwinBuf[18] = Ip_config_Server[2];
 80090de:	4b1a      	ldr	r3, [pc, #104]	; (8009148 <_ZN14OfflineStorage14m_writesetdataEv+0x1b0>)
 80090e0:	789a      	ldrb	r2, [r3, #2]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		m_writeDwinBuf[19] = Ip_config_Server[3];
 80090e8:	4b17      	ldr	r3, [pc, #92]	; (8009148 <_ZN14OfflineStorage14m_writesetdataEv+0x1b0>)
 80090ea:	78da      	ldrb	r2, [r3, #3]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

		m_writeDwinBuf[20] = (unsigned char)(Ip_config_Server_Port>>8)&0x00ff;
 80090f2:	4b16      	ldr	r3, [pc, #88]	; (800914c <_ZN14OfflineStorage14m_writesetdataEv+0x1b4>)
 80090f4:	881b      	ldrh	r3, [r3, #0]
 80090f6:	0a1b      	lsrs	r3, r3, #8
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	b2da      	uxtb	r2, r3
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		m_writeDwinBuf[21] = (unsigned char)(Ip_config_Server_Port)&0x00ff;
 8009102:	4b12      	ldr	r3, [pc, #72]	; (800914c <_ZN14OfflineStorage14m_writesetdataEv+0x1b4>)
 8009104:	881b      	ldrh	r3, [r3, #0]
 8009106:	b2da      	uxtb	r2, r3
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
		W25qxx_WriteSector(m_writeDwinBuf,100,0,22);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8009114:	2316      	movs	r3, #22
 8009116:	2200      	movs	r2, #0
 8009118:	2164      	movs	r1, #100	; 0x64
 800911a:	f7f8 fd51 	bl	8001bc0 <W25qxx_WriteSector>
	}
}
 800911e:	bf00      	nop
 8009120:	3708      	adds	r7, #8
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	20002d6d 	.word	0x20002d6d
 800912c:	20002d6e 	.word	0x20002d6e
 8009130:	2000259c 	.word	0x2000259c
 8009134:	20002d8c 	.word	0x20002d8c
 8009138:	20002d78 	.word	0x20002d78
 800913c:	20002d7c 	.word	0x20002d7c
 8009140:	20002d80 	.word	0x20002d80
 8009144:	20002d84 	.word	0x20002d84
 8009148:	20002d88 	.word	0x20002d88
 800914c:	20002d8e 	.word	0x20002d8e

08009150 <_ZN14OfflineStorage19ReadOfflinedataInitEv>:


void OfflineStorage::ReadOfflinedataInit()
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(&SpectrumResult_furnace[0].result_spectrum[0],0,0,218);
 8009158:	23da      	movs	r3, #218	; 0xda
 800915a:	2200      	movs	r2, #0
 800915c:	2100      	movs	r1, #0
 800915e:	484a      	ldr	r0, [pc, #296]	; (8009288 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x138>)
 8009160:	f7f8 fe0e 	bl	8001d80 <W25qxx_ReadSector>
	W25qxx_ReadSector(&SpectrumResult_furnace[0].result_spectrum[218],1,0,200);
 8009164:	23c8      	movs	r3, #200	; 0xc8
 8009166:	2200      	movs	r2, #0
 8009168:	2101      	movs	r1, #1
 800916a:	4848      	ldr	r0, [pc, #288]	; (800928c <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x13c>)
 800916c:	f7f8 fe08 	bl	8001d80 <W25qxx_ReadSector>


	W25qxx_ReadSector(&SpectrumResult_furnace[1].result_spectrum[0],2,0,218);
 8009170:	23da      	movs	r3, #218	; 0xda
 8009172:	2200      	movs	r2, #0
 8009174:	2102      	movs	r1, #2
 8009176:	4846      	ldr	r0, [pc, #280]	; (8009290 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x140>)
 8009178:	f7f8 fe02 	bl	8001d80 <W25qxx_ReadSector>
	W25qxx_ReadSector(&SpectrumResult_furnace[1].result_spectrum[218],3,0,200);
 800917c:	23c8      	movs	r3, #200	; 0xc8
 800917e:	2200      	movs	r2, #0
 8009180:	2103      	movs	r1, #3
 8009182:	4844      	ldr	r0, [pc, #272]	; (8009294 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x144>)
 8009184:	f7f8 fdfc 	bl	8001d80 <W25qxx_ReadSector>

	W25qxx_ReadSector(&SpectrumResult_furnace[2].result_spectrum[0],4,0,218);
 8009188:	23da      	movs	r3, #218	; 0xda
 800918a:	2200      	movs	r2, #0
 800918c:	2104      	movs	r1, #4
 800918e:	4842      	ldr	r0, [pc, #264]	; (8009298 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x148>)
 8009190:	f7f8 fdf6 	bl	8001d80 <W25qxx_ReadSector>
	W25qxx_ReadSector(&SpectrumResult_furnace[2].result_spectrum[218],5,0,200);
 8009194:	23c8      	movs	r3, #200	; 0xc8
 8009196:	2200      	movs	r2, #0
 8009198:	2105      	movs	r1, #5
 800919a:	4840      	ldr	r0, [pc, #256]	; (800929c <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x14c>)
 800919c:	f7f8 fdf0 	bl	8001d80 <W25qxx_ReadSector>

	W25qxx_ReadSector(&SpectrumResult_furnace[3].result_spectrum[0],6,0,218);
 80091a0:	23da      	movs	r3, #218	; 0xda
 80091a2:	2200      	movs	r2, #0
 80091a4:	2106      	movs	r1, #6
 80091a6:	483e      	ldr	r0, [pc, #248]	; (80092a0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x150>)
 80091a8:	f7f8 fdea 	bl	8001d80 <W25qxx_ReadSector>
	W25qxx_ReadSector(&SpectrumResult_furnace[3].result_spectrum[218],7,0,200);
 80091ac:	23c8      	movs	r3, #200	; 0xc8
 80091ae:	2200      	movs	r2, #0
 80091b0:	2107      	movs	r1, #7
 80091b2:	483c      	ldr	r0, [pc, #240]	; (80092a4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x154>)
 80091b4:	f7f8 fde4 	bl	8001d80 <W25qxx_ReadSector>

	W25qxx_ReadSector(m_readFlashBuf,100,0,22);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f103 0008 	add.w	r0, r3, #8
 80091be:	2316      	movs	r3, #22
 80091c0:	2200      	movs	r2, #0
 80091c2:	2164      	movs	r1, #100	; 0x64
 80091c4:	f7f8 fddc 	bl	8001d80 <W25qxx_ReadSector>

	 Ip_config_Ip[0] = m_readFlashBuf[0];
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	7a1a      	ldrb	r2, [r3, #8]
 80091cc:	4b36      	ldr	r3, [pc, #216]	; (80092a8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x158>)
 80091ce:	701a      	strb	r2, [r3, #0]
	 Ip_config_Ip[1] = m_readFlashBuf[1];
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	7a5a      	ldrb	r2, [r3, #9]
 80091d4:	4b34      	ldr	r3, [pc, #208]	; (80092a8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x158>)
 80091d6:	705a      	strb	r2, [r3, #1]
	 Ip_config_Ip[2] = m_readFlashBuf[2];
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	7a9a      	ldrb	r2, [r3, #10]
 80091dc:	4b32      	ldr	r3, [pc, #200]	; (80092a8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x158>)
 80091de:	709a      	strb	r2, [r3, #2]
	 Ip_config_Ip[3] = m_readFlashBuf[3];
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	7ada      	ldrb	r2, [r3, #11]
 80091e4:	4b30      	ldr	r3, [pc, #192]	; (80092a8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x158>)
 80091e6:	70da      	strb	r2, [r3, #3]

	 Ip_Config_Subnet[0]= m_readFlashBuf[4];
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	7b1a      	ldrb	r2, [r3, #12]
 80091ec:	4b2f      	ldr	r3, [pc, #188]	; (80092ac <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x15c>)
 80091ee:	701a      	strb	r2, [r3, #0]
	 Ip_Config_Subnet[1]= m_readFlashBuf[5];
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	7b5a      	ldrb	r2, [r3, #13]
 80091f4:	4b2d      	ldr	r3, [pc, #180]	; (80092ac <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x15c>)
 80091f6:	705a      	strb	r2, [r3, #1]
	 Ip_Config_Subnet[2]= m_readFlashBuf[6];
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	7b9a      	ldrb	r2, [r3, #14]
 80091fc:	4b2b      	ldr	r3, [pc, #172]	; (80092ac <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x15c>)
 80091fe:	709a      	strb	r2, [r3, #2]
	 Ip_Config_Subnet[3]= m_readFlashBuf[7];
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	7bda      	ldrb	r2, [r3, #15]
 8009204:	4b29      	ldr	r3, [pc, #164]	; (80092ac <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x15c>)
 8009206:	70da      	strb	r2, [r3, #3]

	 Ip_config_gateway[0] = m_readFlashBuf[8];
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	7c1a      	ldrb	r2, [r3, #16]
 800920c:	4b28      	ldr	r3, [pc, #160]	; (80092b0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x160>)
 800920e:	701a      	strb	r2, [r3, #0]
	 Ip_config_gateway[1] = m_readFlashBuf[9];
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	7c5a      	ldrb	r2, [r3, #17]
 8009214:	4b26      	ldr	r3, [pc, #152]	; (80092b0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x160>)
 8009216:	705a      	strb	r2, [r3, #1]
	 Ip_config_gateway[2] = m_readFlashBuf[10];
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	7c9a      	ldrb	r2, [r3, #18]
 800921c:	4b24      	ldr	r3, [pc, #144]	; (80092b0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x160>)
 800921e:	709a      	strb	r2, [r3, #2]
	 Ip_config_gateway[3] = m_readFlashBuf[11];
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	7cda      	ldrb	r2, [r3, #19]
 8009224:	4b22      	ldr	r3, [pc, #136]	; (80092b0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x160>)
 8009226:	70da      	strb	r2, [r3, #3]

	 Ip_config_DNS[0] = m_readFlashBuf[12];
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	7d1a      	ldrb	r2, [r3, #20]
 800922c:	4b21      	ldr	r3, [pc, #132]	; (80092b4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x164>)
 800922e:	701a      	strb	r2, [r3, #0]
	 Ip_config_DNS[1] = m_readFlashBuf[13];
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	7d5a      	ldrb	r2, [r3, #21]
 8009234:	4b1f      	ldr	r3, [pc, #124]	; (80092b4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x164>)
 8009236:	705a      	strb	r2, [r3, #1]
	 Ip_config_DNS[2] = m_readFlashBuf[14];
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	7d9a      	ldrb	r2, [r3, #22]
 800923c:	4b1d      	ldr	r3, [pc, #116]	; (80092b4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x164>)
 800923e:	709a      	strb	r2, [r3, #2]
	 Ip_config_DNS[3] = m_readFlashBuf[15];
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	7dda      	ldrb	r2, [r3, #23]
 8009244:	4b1b      	ldr	r3, [pc, #108]	; (80092b4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x164>)
 8009246:	70da      	strb	r2, [r3, #3]

	 Ip_config_Server[0] = m_readFlashBuf[16];
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	7e1a      	ldrb	r2, [r3, #24]
 800924c:	4b1a      	ldr	r3, [pc, #104]	; (80092b8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x168>)
 800924e:	701a      	strb	r2, [r3, #0]
	 Ip_config_Server[1] = m_readFlashBuf[17];
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	7e5a      	ldrb	r2, [r3, #25]
 8009254:	4b18      	ldr	r3, [pc, #96]	; (80092b8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x168>)
 8009256:	705a      	strb	r2, [r3, #1]
	 Ip_config_Server[2] = m_readFlashBuf[18];
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	7e9a      	ldrb	r2, [r3, #26]
 800925c:	4b16      	ldr	r3, [pc, #88]	; (80092b8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x168>)
 800925e:	709a      	strb	r2, [r3, #2]
	 Ip_config_Server[3] = m_readFlashBuf[19];
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	7eda      	ldrb	r2, [r3, #27]
 8009264:	4b14      	ldr	r3, [pc, #80]	; (80092b8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x168>)
 8009266:	70da      	strb	r2, [r3, #3]

	 Ip_config_Server_Port = ((m_readFlashBuf[20]<<8)|(m_readFlashBuf[21]));
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	7f1b      	ldrb	r3, [r3, #28]
 800926c:	021b      	lsls	r3, r3, #8
 800926e:	b21a      	sxth	r2, r3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	7f5b      	ldrb	r3, [r3, #29]
 8009274:	b21b      	sxth	r3, r3
 8009276:	4313      	orrs	r3, r2
 8009278:	b21b      	sxth	r3, r3
 800927a:	b29a      	uxth	r2, r3
 800927c:	4b0f      	ldr	r3, [pc, #60]	; (80092bc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x16c>)
 800927e:	801a      	strh	r2, [r3, #0]

}
 8009280:	bf00      	nop
 8009282:	3708      	adds	r7, #8
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	2000259c 	.word	0x2000259c
 800928c:	20002676 	.word	0x20002676
 8009290:	20002790 	.word	0x20002790
 8009294:	2000286a 	.word	0x2000286a
 8009298:	20002984 	.word	0x20002984
 800929c:	20002a5e 	.word	0x20002a5e
 80092a0:	20002b78 	.word	0x20002b78
 80092a4:	20002c52 	.word	0x20002c52
 80092a8:	20002d78 	.word	0x20002d78
 80092ac:	20002d7c 	.word	0x20002d7c
 80092b0:	20002d80 	.word	0x20002d80
 80092b4:	20002d84 	.word	0x20002d84
 80092b8:	20002d88 	.word	0x20002d88
 80092bc:	20002d8e 	.word	0x20002d8e

080092c0 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	f5ad 5da5 	sub.w	sp, sp, #5280	; 0x14a0
 80092c6:	b086      	sub	sp, #24
 80092c8:	af00      	add	r7, sp, #0
	GLCD glcd;
 80092ca:	f607 23b4 	addw	r3, r7, #2740	; 0xab4
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7fb f8d0 	bl	8004474 <_ZN4GLCDC1Ev>
	DisplayRoutine displayRoutineInst;
 80092d4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80092d8:	3b10      	subs	r3, #16
 80092da:	4618      	mov	r0, r3
 80092dc:	f7fa fe96 	bl	800400c <_ZN14DisplayRoutineC1Ev>
	BusinessLogic businessLogicInst;
 80092e0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80092e4:	3b18      	subs	r3, #24
 80092e6:	4618      	mov	r0, r3
 80092e8:	f7fa fdde 	bl	8003ea8 <_ZN13BusinessLogicC1Ev>
	OfflineStorage offlineStorageInst;
 80092ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80092f0:	3b1c      	subs	r3, #28
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7ff fe14 	bl	8008f20 <_ZN14OfflineStorageC1Ev>
	Modbusrtu dwininst;
 80092f8:	f107 0318 	add.w	r3, r7, #24
 80092fc:	3b14      	subs	r3, #20
 80092fe:	4618      	mov	r0, r3
 8009300:	f7ff fbb6 	bl	8008a70 <_ZN9ModbusrtuC1Ev>

//	ESP8266 esp8266Inst;
//	SHIFT shiftInst;
	offlineStorageInst.ReadOfflinedataInit();
 8009304:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009308:	3b1c      	subs	r3, #28
 800930a:	4618      	mov	r0, r3
 800930c:	f7ff ff20 	bl	8009150 <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	displayRoutineInst.Init();
 8009310:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8009314:	3b10      	subs	r3, #16
 8009316:	4618      	mov	r0, r3
 8009318:	f7fb f874 	bl	8004404 <_ZN14DisplayRoutine4InitEv>

	wiz5500Init();
 800931c:	f7f9 ff4c 	bl	80031b8 <wiz5500Init>
//	esp8266Inst.Init();
//	ReadOnlineData();
	TxSeqComplete=1;
 8009320:	4b1c      	ldr	r3, [pc, #112]	; (8009394 <cppMain+0xd4>)
 8009322:	2201      	movs	r2, #1
 8009324:	701a      	strb	r2, [r3, #0]


	while(1)
	{

		if(Flag1MS)
 8009326:	4b1c      	ldr	r3, [pc, #112]	; (8009398 <cppMain+0xd8>)
 8009328:	781b      	ldrb	r3, [r3, #0]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d00e      	beq.n	800934c <cppMain+0x8c>
		{
			Flag1MS=0;
 800932e:	4b1a      	ldr	r3, [pc, #104]	; (8009398 <cppMain+0xd8>)
 8009330:	2200      	movs	r2, #0
 8009332:	701a      	strb	r2, [r3, #0]
			businessLogicInst.run();
 8009334:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8009338:	3b18      	subs	r3, #24
 800933a:	4618      	mov	r0, r3
 800933c:	f7fa fde4 	bl	8003f08 <_ZN13BusinessLogic3runEv>
			offlineStorageInst.run();
 8009340:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009344:	3b1c      	subs	r3, #28
 8009346:	4618      	mov	r0, r3
 8009348:	f7ff fe1a 	bl	8008f80 <_ZN14OfflineStorage3runEv>
		}
		if(Flag1Second)
 800934c:	4b13      	ldr	r3, [pc, #76]	; (800939c <cppMain+0xdc>)
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d016      	beq.n	8009382 <cppMain+0xc2>
		{
			Flag1Second=0;
 8009354:	4b11      	ldr	r3, [pc, #68]	; (800939c <cppMain+0xdc>)
 8009356:	2200      	movs	r2, #0
 8009358:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 800935a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800935e:	3b10      	subs	r3, #16
 8009360:	4618      	mov	r0, r3
 8009362:	f7fa fedb 	bl	800411c <_ZN14DisplayRoutine3runEv>
			ethernetHTTPRoutine();
 8009366:	f7f9 fffd 	bl	8003364 <ethernetHTTPRoutine>
			dwininst.dwinFrame();
 800936a:	f107 0318 	add.w	r3, r7, #24
 800936e:	3b14      	subs	r3, #20
 8009370:	4618      	mov	r0, r3
 8009372:	f7ff fbad 	bl	8008ad0 <_ZN9Modbusrtu9dwinFrameEv>
			dwininst.dwinDecoder();
 8009376:	f107 0318 	add.w	r3, r7, #24
 800937a:	3b14      	subs	r3, #20
 800937c:	4618      	mov	r0, r3
 800937e:	f7ff fc4f 	bl	8008c20 <_ZN9Modbusrtu11dwinDecoderEv>
		}
		if(Flag2Second)
 8009382:	4b07      	ldr	r3, [pc, #28]	; (80093a0 <cppMain+0xe0>)
 8009384:	781b      	ldrb	r3, [r3, #0]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d0cd      	beq.n	8009326 <cppMain+0x66>
		{
			Flag2Second=0;
 800938a:	4b05      	ldr	r3, [pc, #20]	; (80093a0 <cppMain+0xe0>)
 800938c:	2200      	movs	r2, #0
 800938e:	701a      	strb	r2, [r3, #0]
		if(Flag1MS)
 8009390:	e7c9      	b.n	8009326 <cppMain+0x66>
 8009392:	bf00      	nop
 8009394:	20002d94 	.word	0x20002d94
 8009398:	20000104 	.word	0x20000104
 800939c:	20000105 	.word	0x20000105
 80093a0:	20000106 	.word	0x20000106

080093a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80093aa:	2300      	movs	r3, #0
 80093ac:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80093ae:	2003      	movs	r0, #3
 80093b0:	f000 f960 	bl	8009674 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80093b4:	200f      	movs	r0, #15
 80093b6:	f000 f80d 	bl	80093d4 <HAL_InitTick>
 80093ba:	4603      	mov	r3, r0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d002      	beq.n	80093c6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80093c0:	2301      	movs	r3, #1
 80093c2:	71fb      	strb	r3, [r7, #7]
 80093c4:	e001      	b.n	80093ca <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80093c6:	f7f7 fdc3 	bl	8000f50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80093ca:	79fb      	ldrb	r3, [r7, #7]
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3708      	adds	r7, #8
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80093dc:	2300      	movs	r3, #0
 80093de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80093e0:	4b17      	ldr	r3, [pc, #92]	; (8009440 <HAL_InitTick+0x6c>)
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d023      	beq.n	8009430 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80093e8:	4b16      	ldr	r3, [pc, #88]	; (8009444 <HAL_InitTick+0x70>)
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	4b14      	ldr	r3, [pc, #80]	; (8009440 <HAL_InitTick+0x6c>)
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	4619      	mov	r1, r3
 80093f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80093f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80093fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80093fe:	4618      	mov	r0, r3
 8009400:	f000 f96d 	bl	80096de <HAL_SYSTICK_Config>
 8009404:	4603      	mov	r3, r0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d10f      	bne.n	800942a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2b0f      	cmp	r3, #15
 800940e:	d809      	bhi.n	8009424 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009410:	2200      	movs	r2, #0
 8009412:	6879      	ldr	r1, [r7, #4]
 8009414:	f04f 30ff 	mov.w	r0, #4294967295
 8009418:	f000 f937 	bl	800968a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800941c:	4a0a      	ldr	r2, [pc, #40]	; (8009448 <HAL_InitTick+0x74>)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6013      	str	r3, [r2, #0]
 8009422:	e007      	b.n	8009434 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	73fb      	strb	r3, [r7, #15]
 8009428:	e004      	b.n	8009434 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	73fb      	strb	r3, [r7, #15]
 800942e:	e001      	b.n	8009434 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009434:	7bfb      	ldrb	r3, [r7, #15]
}
 8009436:	4618      	mov	r0, r3
 8009438:	3710      	adds	r7, #16
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20000080 	.word	0x20000080
 8009444:	20000000 	.word	0x20000000
 8009448:	2000007c 	.word	0x2000007c

0800944c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800944c:	b480      	push	{r7}
 800944e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009450:	4b06      	ldr	r3, [pc, #24]	; (800946c <HAL_IncTick+0x20>)
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	461a      	mov	r2, r3
 8009456:	4b06      	ldr	r3, [pc, #24]	; (8009470 <HAL_IncTick+0x24>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4413      	add	r3, r2
 800945c:	4a04      	ldr	r2, [pc, #16]	; (8009470 <HAL_IncTick+0x24>)
 800945e:	6013      	str	r3, [r2, #0]
}
 8009460:	bf00      	nop
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	20000080 	.word	0x20000080
 8009470:	20002da0 	.word	0x20002da0

08009474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009474:	b480      	push	{r7}
 8009476:	af00      	add	r7, sp, #0
  return uwTick;
 8009478:	4b03      	ldr	r3, [pc, #12]	; (8009488 <HAL_GetTick+0x14>)
 800947a:	681b      	ldr	r3, [r3, #0]
}
 800947c:	4618      	mov	r0, r3
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr
 8009486:	bf00      	nop
 8009488:	20002da0 	.word	0x20002da0

0800948c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b084      	sub	sp, #16
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009494:	f7ff ffee 	bl	8009474 <HAL_GetTick>
 8009498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a4:	d005      	beq.n	80094b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80094a6:	4b0a      	ldr	r3, [pc, #40]	; (80094d0 <HAL_Delay+0x44>)
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	461a      	mov	r2, r3
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	4413      	add	r3, r2
 80094b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80094b2:	bf00      	nop
 80094b4:	f7ff ffde 	bl	8009474 <HAL_GetTick>
 80094b8:	4602      	mov	r2, r0
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	1ad3      	subs	r3, r2, r3
 80094be:	68fa      	ldr	r2, [r7, #12]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d8f7      	bhi.n	80094b4 <HAL_Delay+0x28>
  {
  }
}
 80094c4:	bf00      	nop
 80094c6:	bf00      	nop
 80094c8:	3710      	adds	r7, #16
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	20000080 	.word	0x20000080

080094d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b085      	sub	sp, #20
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f003 0307 	and.w	r3, r3, #7
 80094e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80094e4:	4b0c      	ldr	r3, [pc, #48]	; (8009518 <__NVIC_SetPriorityGrouping+0x44>)
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80094f0:	4013      	ands	r3, r2
 80094f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80094fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009506:	4a04      	ldr	r2, [pc, #16]	; (8009518 <__NVIC_SetPriorityGrouping+0x44>)
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	60d3      	str	r3, [r2, #12]
}
 800950c:	bf00      	nop
 800950e:	3714      	adds	r7, #20
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr
 8009518:	e000ed00 	.word	0xe000ed00

0800951c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800951c:	b480      	push	{r7}
 800951e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009520:	4b04      	ldr	r3, [pc, #16]	; (8009534 <__NVIC_GetPriorityGrouping+0x18>)
 8009522:	68db      	ldr	r3, [r3, #12]
 8009524:	0a1b      	lsrs	r3, r3, #8
 8009526:	f003 0307 	and.w	r3, r3, #7
}
 800952a:	4618      	mov	r0, r3
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr
 8009534:	e000ed00 	.word	0xe000ed00

08009538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	4603      	mov	r3, r0
 8009540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009546:	2b00      	cmp	r3, #0
 8009548:	db0b      	blt.n	8009562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800954a:	79fb      	ldrb	r3, [r7, #7]
 800954c:	f003 021f 	and.w	r2, r3, #31
 8009550:	4907      	ldr	r1, [pc, #28]	; (8009570 <__NVIC_EnableIRQ+0x38>)
 8009552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009556:	095b      	lsrs	r3, r3, #5
 8009558:	2001      	movs	r0, #1
 800955a:	fa00 f202 	lsl.w	r2, r0, r2
 800955e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009562:	bf00      	nop
 8009564:	370c      	adds	r7, #12
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	e000e100 	.word	0xe000e100

08009574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
 800957a:	4603      	mov	r3, r0
 800957c:	6039      	str	r1, [r7, #0]
 800957e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009584:	2b00      	cmp	r3, #0
 8009586:	db0a      	blt.n	800959e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	b2da      	uxtb	r2, r3
 800958c:	490c      	ldr	r1, [pc, #48]	; (80095c0 <__NVIC_SetPriority+0x4c>)
 800958e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009592:	0112      	lsls	r2, r2, #4
 8009594:	b2d2      	uxtb	r2, r2
 8009596:	440b      	add	r3, r1
 8009598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800959c:	e00a      	b.n	80095b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	4908      	ldr	r1, [pc, #32]	; (80095c4 <__NVIC_SetPriority+0x50>)
 80095a4:	79fb      	ldrb	r3, [r7, #7]
 80095a6:	f003 030f 	and.w	r3, r3, #15
 80095aa:	3b04      	subs	r3, #4
 80095ac:	0112      	lsls	r2, r2, #4
 80095ae:	b2d2      	uxtb	r2, r2
 80095b0:	440b      	add	r3, r1
 80095b2:	761a      	strb	r2, [r3, #24]
}
 80095b4:	bf00      	nop
 80095b6:	370c      	adds	r7, #12
 80095b8:	46bd      	mov	sp, r7
 80095ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095be:	4770      	bx	lr
 80095c0:	e000e100 	.word	0xe000e100
 80095c4:	e000ed00 	.word	0xe000ed00

080095c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b089      	sub	sp, #36	; 0x24
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f003 0307 	and.w	r3, r3, #7
 80095da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	f1c3 0307 	rsb	r3, r3, #7
 80095e2:	2b04      	cmp	r3, #4
 80095e4:	bf28      	it	cs
 80095e6:	2304      	movcs	r3, #4
 80095e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	3304      	adds	r3, #4
 80095ee:	2b06      	cmp	r3, #6
 80095f0:	d902      	bls.n	80095f8 <NVIC_EncodePriority+0x30>
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	3b03      	subs	r3, #3
 80095f6:	e000      	b.n	80095fa <NVIC_EncodePriority+0x32>
 80095f8:	2300      	movs	r3, #0
 80095fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80095fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009600:	69bb      	ldr	r3, [r7, #24]
 8009602:	fa02 f303 	lsl.w	r3, r2, r3
 8009606:	43da      	mvns	r2, r3
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	401a      	ands	r2, r3
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009610:	f04f 31ff 	mov.w	r1, #4294967295
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	fa01 f303 	lsl.w	r3, r1, r3
 800961a:	43d9      	mvns	r1, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009620:	4313      	orrs	r3, r2
         );
}
 8009622:	4618      	mov	r0, r3
 8009624:	3724      	adds	r7, #36	; 0x24
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr
	...

08009630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b082      	sub	sp, #8
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	3b01      	subs	r3, #1
 800963c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009640:	d301      	bcc.n	8009646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009642:	2301      	movs	r3, #1
 8009644:	e00f      	b.n	8009666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009646:	4a0a      	ldr	r2, [pc, #40]	; (8009670 <SysTick_Config+0x40>)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	3b01      	subs	r3, #1
 800964c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800964e:	210f      	movs	r1, #15
 8009650:	f04f 30ff 	mov.w	r0, #4294967295
 8009654:	f7ff ff8e 	bl	8009574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009658:	4b05      	ldr	r3, [pc, #20]	; (8009670 <SysTick_Config+0x40>)
 800965a:	2200      	movs	r2, #0
 800965c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800965e:	4b04      	ldr	r3, [pc, #16]	; (8009670 <SysTick_Config+0x40>)
 8009660:	2207      	movs	r2, #7
 8009662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009664:	2300      	movs	r3, #0
}
 8009666:	4618      	mov	r0, r3
 8009668:	3708      	adds	r7, #8
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	e000e010 	.word	0xe000e010

08009674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f7ff ff29 	bl	80094d4 <__NVIC_SetPriorityGrouping>
}
 8009682:	bf00      	nop
 8009684:	3708      	adds	r7, #8
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b086      	sub	sp, #24
 800968e:	af00      	add	r7, sp, #0
 8009690:	4603      	mov	r3, r0
 8009692:	60b9      	str	r1, [r7, #8]
 8009694:	607a      	str	r2, [r7, #4]
 8009696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8009698:	2300      	movs	r3, #0
 800969a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800969c:	f7ff ff3e 	bl	800951c <__NVIC_GetPriorityGrouping>
 80096a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80096a2:	687a      	ldr	r2, [r7, #4]
 80096a4:	68b9      	ldr	r1, [r7, #8]
 80096a6:	6978      	ldr	r0, [r7, #20]
 80096a8:	f7ff ff8e 	bl	80095c8 <NVIC_EncodePriority>
 80096ac:	4602      	mov	r2, r0
 80096ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096b2:	4611      	mov	r1, r2
 80096b4:	4618      	mov	r0, r3
 80096b6:	f7ff ff5d 	bl	8009574 <__NVIC_SetPriority>
}
 80096ba:	bf00      	nop
 80096bc:	3718      	adds	r7, #24
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b082      	sub	sp, #8
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	4603      	mov	r3, r0
 80096ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80096cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7ff ff31 	bl	8009538 <__NVIC_EnableIRQ>
}
 80096d6:	bf00      	nop
 80096d8:	3708      	adds	r7, #8
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	b082      	sub	sp, #8
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f7ff ffa2 	bl	8009630 <SysTick_Config>
 80096ec:	4603      	mov	r3, r0
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3708      	adds	r7, #8
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}

080096f6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80096f6:	b480      	push	{r7}
 80096f8:	b085      	sub	sp, #20
 80096fa:	af00      	add	r7, sp, #0
 80096fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096fe:	2300      	movs	r3, #0
 8009700:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b02      	cmp	r3, #2
 800970c:	d008      	beq.n	8009720 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2204      	movs	r2, #4
 8009712:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800971c:	2301      	movs	r3, #1
 800971e:	e022      	b.n	8009766 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f022 020e 	bic.w	r2, r2, #14
 800972e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	681a      	ldr	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f022 0201 	bic.w	r2, r2, #1
 800973e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009744:	f003 021c 	and.w	r2, r3, #28
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800974c:	2101      	movs	r1, #1
 800974e:	fa01 f202 	lsl.w	r2, r1, r2
 8009752:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8009764:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8009766:	4618      	mov	r0, r3
 8009768:	3714      	adds	r7, #20
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr

08009772 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b084      	sub	sp, #16
 8009776:	af00      	add	r7, sp, #0
 8009778:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800977a:	2300      	movs	r3, #0
 800977c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009784:	b2db      	uxtb	r3, r3
 8009786:	2b02      	cmp	r3, #2
 8009788:	d005      	beq.n	8009796 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2204      	movs	r2, #4
 800978e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	73fb      	strb	r3, [r7, #15]
 8009794:	e029      	b.n	80097ea <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f022 020e 	bic.w	r2, r2, #14
 80097a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f022 0201 	bic.w	r2, r2, #1
 80097b4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097ba:	f003 021c 	and.w	r2, r3, #28
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097c2:	2101      	movs	r1, #1
 80097c4:	fa01 f202 	lsl.w	r2, r1, r2
 80097c8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2201      	movs	r2, #1
 80097ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d003      	beq.n	80097ea <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	4798      	blx	r3
    }
  }
  return status;
 80097ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b087      	sub	sp, #28
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80097fe:	2300      	movs	r3, #0
 8009800:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009802:	e154      	b.n	8009aae <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	2101      	movs	r1, #1
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	fa01 f303 	lsl.w	r3, r1, r3
 8009810:	4013      	ands	r3, r2
 8009812:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2b00      	cmp	r3, #0
 8009818:	f000 8146 	beq.w	8009aa8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	f003 0303 	and.w	r3, r3, #3
 8009824:	2b01      	cmp	r3, #1
 8009826:	d005      	beq.n	8009834 <HAL_GPIO_Init+0x40>
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	f003 0303 	and.w	r3, r3, #3
 8009830:	2b02      	cmp	r3, #2
 8009832:	d130      	bne.n	8009896 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	005b      	lsls	r3, r3, #1
 800983e:	2203      	movs	r2, #3
 8009840:	fa02 f303 	lsl.w	r3, r2, r3
 8009844:	43db      	mvns	r3, r3
 8009846:	693a      	ldr	r2, [r7, #16]
 8009848:	4013      	ands	r3, r2
 800984a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	68da      	ldr	r2, [r3, #12]
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	005b      	lsls	r3, r3, #1
 8009854:	fa02 f303 	lsl.w	r3, r2, r3
 8009858:	693a      	ldr	r2, [r7, #16]
 800985a:	4313      	orrs	r3, r2
 800985c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	693a      	ldr	r2, [r7, #16]
 8009862:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800986a:	2201      	movs	r2, #1
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	fa02 f303 	lsl.w	r3, r2, r3
 8009872:	43db      	mvns	r3, r3
 8009874:	693a      	ldr	r2, [r7, #16]
 8009876:	4013      	ands	r3, r2
 8009878:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	091b      	lsrs	r3, r3, #4
 8009880:	f003 0201 	and.w	r2, r3, #1
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	fa02 f303 	lsl.w	r3, r2, r3
 800988a:	693a      	ldr	r2, [r7, #16]
 800988c:	4313      	orrs	r3, r2
 800988e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	693a      	ldr	r2, [r7, #16]
 8009894:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f003 0303 	and.w	r3, r3, #3
 800989e:	2b03      	cmp	r3, #3
 80098a0:	d017      	beq.n	80098d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80098a8:	697b      	ldr	r3, [r7, #20]
 80098aa:	005b      	lsls	r3, r3, #1
 80098ac:	2203      	movs	r2, #3
 80098ae:	fa02 f303 	lsl.w	r3, r2, r3
 80098b2:	43db      	mvns	r3, r3
 80098b4:	693a      	ldr	r2, [r7, #16]
 80098b6:	4013      	ands	r3, r2
 80098b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	689a      	ldr	r2, [r3, #8]
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	005b      	lsls	r3, r3, #1
 80098c2:	fa02 f303 	lsl.w	r3, r2, r3
 80098c6:	693a      	ldr	r2, [r7, #16]
 80098c8:	4313      	orrs	r3, r2
 80098ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	693a      	ldr	r2, [r7, #16]
 80098d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	f003 0303 	and.w	r3, r3, #3
 80098da:	2b02      	cmp	r3, #2
 80098dc:	d123      	bne.n	8009926 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	08da      	lsrs	r2, r3, #3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	3208      	adds	r2, #8
 80098e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	f003 0307 	and.w	r3, r3, #7
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	220f      	movs	r2, #15
 80098f6:	fa02 f303 	lsl.w	r3, r2, r3
 80098fa:	43db      	mvns	r3, r3
 80098fc:	693a      	ldr	r2, [r7, #16]
 80098fe:	4013      	ands	r3, r2
 8009900:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	691a      	ldr	r2, [r3, #16]
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f003 0307 	and.w	r3, r3, #7
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	fa02 f303 	lsl.w	r3, r2, r3
 8009912:	693a      	ldr	r2, [r7, #16]
 8009914:	4313      	orrs	r3, r2
 8009916:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	08da      	lsrs	r2, r3, #3
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	3208      	adds	r2, #8
 8009920:	6939      	ldr	r1, [r7, #16]
 8009922:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	005b      	lsls	r3, r3, #1
 8009930:	2203      	movs	r2, #3
 8009932:	fa02 f303 	lsl.w	r3, r2, r3
 8009936:	43db      	mvns	r3, r3
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	4013      	ands	r3, r2
 800993c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	f003 0203 	and.w	r2, r3, #3
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	005b      	lsls	r3, r3, #1
 800994a:	fa02 f303 	lsl.w	r3, r2, r3
 800994e:	693a      	ldr	r2, [r7, #16]
 8009950:	4313      	orrs	r3, r2
 8009952:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	693a      	ldr	r2, [r7, #16]
 8009958:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009962:	2b00      	cmp	r3, #0
 8009964:	f000 80a0 	beq.w	8009aa8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009968:	4b58      	ldr	r3, [pc, #352]	; (8009acc <HAL_GPIO_Init+0x2d8>)
 800996a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800996c:	4a57      	ldr	r2, [pc, #348]	; (8009acc <HAL_GPIO_Init+0x2d8>)
 800996e:	f043 0301 	orr.w	r3, r3, #1
 8009972:	6613      	str	r3, [r2, #96]	; 0x60
 8009974:	4b55      	ldr	r3, [pc, #340]	; (8009acc <HAL_GPIO_Init+0x2d8>)
 8009976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009978:	f003 0301 	and.w	r3, r3, #1
 800997c:	60bb      	str	r3, [r7, #8]
 800997e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8009980:	4a53      	ldr	r2, [pc, #332]	; (8009ad0 <HAL_GPIO_Init+0x2dc>)
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	089b      	lsrs	r3, r3, #2
 8009986:	3302      	adds	r3, #2
 8009988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800998c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f003 0303 	and.w	r3, r3, #3
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	220f      	movs	r2, #15
 8009998:	fa02 f303 	lsl.w	r3, r2, r3
 800999c:	43db      	mvns	r3, r3
 800999e:	693a      	ldr	r2, [r7, #16]
 80099a0:	4013      	ands	r3, r2
 80099a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80099aa:	d019      	beq.n	80099e0 <HAL_GPIO_Init+0x1ec>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a49      	ldr	r2, [pc, #292]	; (8009ad4 <HAL_GPIO_Init+0x2e0>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d013      	beq.n	80099dc <HAL_GPIO_Init+0x1e8>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	4a48      	ldr	r2, [pc, #288]	; (8009ad8 <HAL_GPIO_Init+0x2e4>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d00d      	beq.n	80099d8 <HAL_GPIO_Init+0x1e4>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a47      	ldr	r2, [pc, #284]	; (8009adc <HAL_GPIO_Init+0x2e8>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d007      	beq.n	80099d4 <HAL_GPIO_Init+0x1e0>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a46      	ldr	r2, [pc, #280]	; (8009ae0 <HAL_GPIO_Init+0x2ec>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d101      	bne.n	80099d0 <HAL_GPIO_Init+0x1dc>
 80099cc:	2304      	movs	r3, #4
 80099ce:	e008      	b.n	80099e2 <HAL_GPIO_Init+0x1ee>
 80099d0:	2307      	movs	r3, #7
 80099d2:	e006      	b.n	80099e2 <HAL_GPIO_Init+0x1ee>
 80099d4:	2303      	movs	r3, #3
 80099d6:	e004      	b.n	80099e2 <HAL_GPIO_Init+0x1ee>
 80099d8:	2302      	movs	r3, #2
 80099da:	e002      	b.n	80099e2 <HAL_GPIO_Init+0x1ee>
 80099dc:	2301      	movs	r3, #1
 80099de:	e000      	b.n	80099e2 <HAL_GPIO_Init+0x1ee>
 80099e0:	2300      	movs	r3, #0
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	f002 0203 	and.w	r2, r2, #3
 80099e8:	0092      	lsls	r2, r2, #2
 80099ea:	4093      	lsls	r3, r2
 80099ec:	693a      	ldr	r2, [r7, #16]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80099f2:	4937      	ldr	r1, [pc, #220]	; (8009ad0 <HAL_GPIO_Init+0x2dc>)
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	089b      	lsrs	r3, r3, #2
 80099f8:	3302      	adds	r3, #2
 80099fa:	693a      	ldr	r2, [r7, #16]
 80099fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009a00:	4b38      	ldr	r3, [pc, #224]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009a02:	689b      	ldr	r3, [r3, #8]
 8009a04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	43db      	mvns	r3, r3
 8009a0a:	693a      	ldr	r2, [r7, #16]
 8009a0c:	4013      	ands	r3, r2
 8009a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d003      	beq.n	8009a24 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	4313      	orrs	r3, r2
 8009a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009a24:	4a2f      	ldr	r2, [pc, #188]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009a2a:	4b2e      	ldr	r3, [pc, #184]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009a2c:	68db      	ldr	r3, [r3, #12]
 8009a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	43db      	mvns	r3, r3
 8009a34:	693a      	ldr	r2, [r7, #16]
 8009a36:	4013      	ands	r3, r2
 8009a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d003      	beq.n	8009a4e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8009a46:	693a      	ldr	r2, [r7, #16]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009a4e:	4a25      	ldr	r2, [pc, #148]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8009a54:	4b23      	ldr	r3, [pc, #140]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	43db      	mvns	r3, r3
 8009a5e:	693a      	ldr	r2, [r7, #16]
 8009a60:	4013      	ands	r3, r2
 8009a62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d003      	beq.n	8009a78 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8009a70:	693a      	ldr	r2, [r7, #16]
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009a78:	4a1a      	ldr	r2, [pc, #104]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8009a7e:	4b19      	ldr	r3, [pc, #100]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	43db      	mvns	r3, r3
 8009a88:	693a      	ldr	r2, [r7, #16]
 8009a8a:	4013      	ands	r3, r2
 8009a8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d003      	beq.n	8009aa2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8009a9a:	693a      	ldr	r2, [r7, #16]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009aa2:	4a10      	ldr	r2, [pc, #64]	; (8009ae4 <HAL_GPIO_Init+0x2f0>)
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	3301      	adds	r3, #1
 8009aac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f47f aea3 	bne.w	8009804 <HAL_GPIO_Init+0x10>
  }
}
 8009abe:	bf00      	nop
 8009ac0:	bf00      	nop
 8009ac2:	371c      	adds	r7, #28
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr
 8009acc:	40021000 	.word	0x40021000
 8009ad0:	40010000 	.word	0x40010000
 8009ad4:	48000400 	.word	0x48000400
 8009ad8:	48000800 	.word	0x48000800
 8009adc:	48000c00 	.word	0x48000c00
 8009ae0:	48001000 	.word	0x48001000
 8009ae4:	40010400 	.word	0x40010400

08009ae8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b083      	sub	sp, #12
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	460b      	mov	r3, r1
 8009af2:	807b      	strh	r3, [r7, #2]
 8009af4:	4613      	mov	r3, r2
 8009af6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009af8:	787b      	ldrb	r3, [r7, #1]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d003      	beq.n	8009b06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009afe:	887a      	ldrh	r2, [r7, #2]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009b04:	e002      	b.n	8009b0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009b06:	887a      	ldrh	r2, [r7, #2]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009b0c:	bf00      	nop
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b085      	sub	sp, #20
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	460b      	mov	r3, r1
 8009b22:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	695b      	ldr	r3, [r3, #20]
 8009b28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009b2a:	887a      	ldrh	r2, [r7, #2]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	4013      	ands	r3, r2
 8009b30:	041a      	lsls	r2, r3, #16
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	43d9      	mvns	r1, r3
 8009b36:	887b      	ldrh	r3, [r7, #2]
 8009b38:	400b      	ands	r3, r1
 8009b3a:	431a      	orrs	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	619a      	str	r2, [r3, #24]
}
 8009b40:	bf00      	nop
 8009b42:	3714      	adds	r7, #20
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b082      	sub	sp, #8
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d101      	bne.n	8009b5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	e081      	b.n	8009c62 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d106      	bne.n	8009b78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f7f7 fa10 	bl	8000f98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2224      	movs	r2, #36	; 0x24
 8009b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f022 0201 	bic.w	r2, r2, #1
 8009b8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	685a      	ldr	r2, [r3, #4]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009b9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	689a      	ldr	r2, [r3, #8]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009bac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	68db      	ldr	r3, [r3, #12]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d107      	bne.n	8009bc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	689a      	ldr	r2, [r3, #8]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009bc2:	609a      	str	r2, [r3, #8]
 8009bc4:	e006      	b.n	8009bd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	689a      	ldr	r2, [r3, #8]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8009bd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	2b02      	cmp	r3, #2
 8009bda:	d104      	bne.n	8009be6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009be4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	6812      	ldr	r2, [r2, #0]
 8009bf0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009bf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bf8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68da      	ldr	r2, [r3, #12]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009c08:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	691a      	ldr	r2, [r3, #16]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	695b      	ldr	r3, [r3, #20]
 8009c12:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	699b      	ldr	r3, [r3, #24]
 8009c1a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	430a      	orrs	r2, r1
 8009c22:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	69d9      	ldr	r1, [r3, #28]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6a1a      	ldr	r2, [r3, #32]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	430a      	orrs	r2, r1
 8009c32:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f042 0201 	orr.w	r2, r2, #1
 8009c42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009c60:	2300      	movs	r3, #0
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3708      	adds	r7, #8
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009c6a:	b480      	push	{r7}
 8009c6c:	b083      	sub	sp, #12
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
 8009c72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	2b20      	cmp	r3, #32
 8009c7e:	d138      	bne.n	8009cf2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d101      	bne.n	8009c8e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009c8a:	2302      	movs	r3, #2
 8009c8c:	e032      	b.n	8009cf4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2201      	movs	r2, #1
 8009c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2224      	movs	r2, #36	; 0x24
 8009c9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f022 0201 	bic.w	r2, r2, #1
 8009cac:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009cbc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	6819      	ldr	r1, [r3, #0]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	683a      	ldr	r2, [r7, #0]
 8009cca:	430a      	orrs	r2, r1
 8009ccc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f042 0201 	orr.w	r2, r2, #1
 8009cdc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2220      	movs	r2, #32
 8009ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	e000      	b.n	8009cf4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009cf2:	2302      	movs	r3, #2
  }
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	370c      	adds	r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b085      	sub	sp, #20
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	2b20      	cmp	r3, #32
 8009d14:	d139      	bne.n	8009d8a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d101      	bne.n	8009d24 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009d20:	2302      	movs	r3, #2
 8009d22:	e033      	b.n	8009d8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2224      	movs	r2, #36	; 0x24
 8009d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f022 0201 	bic.w	r2, r2, #1
 8009d42:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009d52:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	021b      	lsls	r3, r3, #8
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f042 0201 	orr.w	r2, r2, #1
 8009d74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2220      	movs	r2, #32
 8009d7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009d86:	2300      	movs	r3, #0
 8009d88:	e000      	b.n	8009d8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009d8a:	2302      	movs	r3, #2
  }
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3714      	adds	r7, #20
 8009d90:	46bd      	mov	sp, r7
 8009d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d96:	4770      	bx	lr

08009d98 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009d9c:	4b04      	ldr	r3, [pc, #16]	; (8009db0 <HAL_PWREx_GetVoltageRange+0x18>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr
 8009dae:	bf00      	nop
 8009db0:	40007000 	.word	0x40007000

08009db4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b085      	sub	sp, #20
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009dc2:	d130      	bne.n	8009e26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009dc4:	4b23      	ldr	r3, [pc, #140]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009dcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009dd0:	d038      	beq.n	8009e44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009dd2:	4b20      	ldr	r3, [pc, #128]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009dda:	4a1e      	ldr	r2, [pc, #120]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009ddc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009de0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009de2:	4b1d      	ldr	r3, [pc, #116]	; (8009e58 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	2232      	movs	r2, #50	; 0x32
 8009de8:	fb02 f303 	mul.w	r3, r2, r3
 8009dec:	4a1b      	ldr	r2, [pc, #108]	; (8009e5c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009dee:	fba2 2303 	umull	r2, r3, r2, r3
 8009df2:	0c9b      	lsrs	r3, r3, #18
 8009df4:	3301      	adds	r3, #1
 8009df6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009df8:	e002      	b.n	8009e00 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3b01      	subs	r3, #1
 8009dfe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e00:	4b14      	ldr	r3, [pc, #80]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e02:	695b      	ldr	r3, [r3, #20]
 8009e04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e0c:	d102      	bne.n	8009e14 <HAL_PWREx_ControlVoltageScaling+0x60>
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1f2      	bne.n	8009dfa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009e14:	4b0f      	ldr	r3, [pc, #60]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e16:	695b      	ldr	r3, [r3, #20]
 8009e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e20:	d110      	bne.n	8009e44 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009e22:	2303      	movs	r3, #3
 8009e24:	e00f      	b.n	8009e46 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009e26:	4b0b      	ldr	r3, [pc, #44]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009e2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e32:	d007      	beq.n	8009e44 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009e34:	4b07      	ldr	r3, [pc, #28]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009e3c:	4a05      	ldr	r2, [pc, #20]	; (8009e54 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009e3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e42:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	40007000 	.word	0x40007000
 8009e58:	20000000 	.word	0x20000000
 8009e5c:	431bde83 	.word	0x431bde83

08009e60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b088      	sub	sp, #32
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d102      	bne.n	8009e74 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	f000 bc02 	b.w	800a678 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e74:	4b96      	ldr	r3, [pc, #600]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	f003 030c 	and.w	r3, r3, #12
 8009e7c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009e7e:	4b94      	ldr	r3, [pc, #592]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	f003 0303 	and.w	r3, r3, #3
 8009e86:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f003 0310 	and.w	r3, r3, #16
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	f000 80e4 	beq.w	800a05e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009e96:	69bb      	ldr	r3, [r7, #24]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d007      	beq.n	8009eac <HAL_RCC_OscConfig+0x4c>
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	2b0c      	cmp	r3, #12
 8009ea0:	f040 808b 	bne.w	8009fba <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	f040 8087 	bne.w	8009fba <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009eac:	4b88      	ldr	r3, [pc, #544]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f003 0302 	and.w	r3, r3, #2
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d005      	beq.n	8009ec4 <HAL_RCC_OscConfig+0x64>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	699b      	ldr	r3, [r3, #24]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d101      	bne.n	8009ec4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e3d9      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6a1a      	ldr	r2, [r3, #32]
 8009ec8:	4b81      	ldr	r3, [pc, #516]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f003 0308 	and.w	r3, r3, #8
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d004      	beq.n	8009ede <HAL_RCC_OscConfig+0x7e>
 8009ed4:	4b7e      	ldr	r3, [pc, #504]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009edc:	e005      	b.n	8009eea <HAL_RCC_OscConfig+0x8a>
 8009ede:	4b7c      	ldr	r3, [pc, #496]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ee4:	091b      	lsrs	r3, r3, #4
 8009ee6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d223      	bcs.n	8009f36 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6a1b      	ldr	r3, [r3, #32]
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f000 fd8c 	bl	800aa10 <RCC_SetFlashLatencyFromMSIRange>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d001      	beq.n	8009f02 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8009efe:	2301      	movs	r3, #1
 8009f00:	e3ba      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009f02:	4b73      	ldr	r3, [pc, #460]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4a72      	ldr	r2, [pc, #456]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f08:	f043 0308 	orr.w	r3, r3, #8
 8009f0c:	6013      	str	r3, [r2, #0]
 8009f0e:	4b70      	ldr	r3, [pc, #448]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a1b      	ldr	r3, [r3, #32]
 8009f1a:	496d      	ldr	r1, [pc, #436]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009f20:	4b6b      	ldr	r3, [pc, #428]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	69db      	ldr	r3, [r3, #28]
 8009f2c:	021b      	lsls	r3, r3, #8
 8009f2e:	4968      	ldr	r1, [pc, #416]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f30:	4313      	orrs	r3, r2
 8009f32:	604b      	str	r3, [r1, #4]
 8009f34:	e025      	b.n	8009f82 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009f36:	4b66      	ldr	r3, [pc, #408]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a65      	ldr	r2, [pc, #404]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f3c:	f043 0308 	orr.w	r3, r3, #8
 8009f40:	6013      	str	r3, [r2, #0]
 8009f42:	4b63      	ldr	r3, [pc, #396]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6a1b      	ldr	r3, [r3, #32]
 8009f4e:	4960      	ldr	r1, [pc, #384]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f50:	4313      	orrs	r3, r2
 8009f52:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009f54:	4b5e      	ldr	r3, [pc, #376]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f56:	685b      	ldr	r3, [r3, #4]
 8009f58:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	69db      	ldr	r3, [r3, #28]
 8009f60:	021b      	lsls	r3, r3, #8
 8009f62:	495b      	ldr	r1, [pc, #364]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f64:	4313      	orrs	r3, r2
 8009f66:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009f68:	69bb      	ldr	r3, [r7, #24]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d109      	bne.n	8009f82 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	4618      	mov	r0, r3
 8009f74:	f000 fd4c 	bl	800aa10 <RCC_SetFlashLatencyFromMSIRange>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d001      	beq.n	8009f82 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e37a      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009f82:	f000 fc81 	bl	800a888 <HAL_RCC_GetSysClockFreq>
 8009f86:	4602      	mov	r2, r0
 8009f88:	4b51      	ldr	r3, [pc, #324]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	091b      	lsrs	r3, r3, #4
 8009f8e:	f003 030f 	and.w	r3, r3, #15
 8009f92:	4950      	ldr	r1, [pc, #320]	; (800a0d4 <HAL_RCC_OscConfig+0x274>)
 8009f94:	5ccb      	ldrb	r3, [r1, r3]
 8009f96:	f003 031f 	and.w	r3, r3, #31
 8009f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8009f9e:	4a4e      	ldr	r2, [pc, #312]	; (800a0d8 <HAL_RCC_OscConfig+0x278>)
 8009fa0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009fa2:	4b4e      	ldr	r3, [pc, #312]	; (800a0dc <HAL_RCC_OscConfig+0x27c>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f7ff fa14 	bl	80093d4 <HAL_InitTick>
 8009fac:	4603      	mov	r3, r0
 8009fae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009fb0:	7bfb      	ldrb	r3, [r7, #15]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d052      	beq.n	800a05c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8009fb6:	7bfb      	ldrb	r3, [r7, #15]
 8009fb8:	e35e      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	699b      	ldr	r3, [r3, #24]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d032      	beq.n	800a028 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009fc2:	4b43      	ldr	r3, [pc, #268]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	4a42      	ldr	r2, [pc, #264]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009fc8:	f043 0301 	orr.w	r3, r3, #1
 8009fcc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009fce:	f7ff fa51 	bl	8009474 <HAL_GetTick>
 8009fd2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009fd4:	e008      	b.n	8009fe8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009fd6:	f7ff fa4d 	bl	8009474 <HAL_GetTick>
 8009fda:	4602      	mov	r2, r0
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	1ad3      	subs	r3, r2, r3
 8009fe0:	2b02      	cmp	r3, #2
 8009fe2:	d901      	bls.n	8009fe8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	e347      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009fe8:	4b39      	ldr	r3, [pc, #228]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f003 0302 	and.w	r3, r3, #2
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d0f0      	beq.n	8009fd6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009ff4:	4b36      	ldr	r3, [pc, #216]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	4a35      	ldr	r2, [pc, #212]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 8009ffa:	f043 0308 	orr.w	r3, r3, #8
 8009ffe:	6013      	str	r3, [r2, #0]
 800a000:	4b33      	ldr	r3, [pc, #204]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6a1b      	ldr	r3, [r3, #32]
 800a00c:	4930      	ldr	r1, [pc, #192]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a00e:	4313      	orrs	r3, r2
 800a010:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a012:	4b2f      	ldr	r3, [pc, #188]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	69db      	ldr	r3, [r3, #28]
 800a01e:	021b      	lsls	r3, r3, #8
 800a020:	492b      	ldr	r1, [pc, #172]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a022:	4313      	orrs	r3, r2
 800a024:	604b      	str	r3, [r1, #4]
 800a026:	e01a      	b.n	800a05e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a028:	4b29      	ldr	r3, [pc, #164]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a28      	ldr	r2, [pc, #160]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a02e:	f023 0301 	bic.w	r3, r3, #1
 800a032:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a034:	f7ff fa1e 	bl	8009474 <HAL_GetTick>
 800a038:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a03a:	e008      	b.n	800a04e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a03c:	f7ff fa1a 	bl	8009474 <HAL_GetTick>
 800a040:	4602      	mov	r2, r0
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	1ad3      	subs	r3, r2, r3
 800a046:	2b02      	cmp	r3, #2
 800a048:	d901      	bls.n	800a04e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800a04a:	2303      	movs	r3, #3
 800a04c:	e314      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a04e:	4b20      	ldr	r3, [pc, #128]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f003 0302 	and.w	r3, r3, #2
 800a056:	2b00      	cmp	r3, #0
 800a058:	d1f0      	bne.n	800a03c <HAL_RCC_OscConfig+0x1dc>
 800a05a:	e000      	b.n	800a05e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a05c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f003 0301 	and.w	r3, r3, #1
 800a066:	2b00      	cmp	r3, #0
 800a068:	d073      	beq.n	800a152 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	2b08      	cmp	r3, #8
 800a06e:	d005      	beq.n	800a07c <HAL_RCC_OscConfig+0x21c>
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	2b0c      	cmp	r3, #12
 800a074:	d10e      	bne.n	800a094 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	2b03      	cmp	r3, #3
 800a07a:	d10b      	bne.n	800a094 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a07c:	4b14      	ldr	r3, [pc, #80]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a084:	2b00      	cmp	r3, #0
 800a086:	d063      	beq.n	800a150 <HAL_RCC_OscConfig+0x2f0>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d15f      	bne.n	800a150 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800a090:	2301      	movs	r3, #1
 800a092:	e2f1      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a09c:	d106      	bne.n	800a0ac <HAL_RCC_OscConfig+0x24c>
 800a09e:	4b0c      	ldr	r3, [pc, #48]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4a0b      	ldr	r2, [pc, #44]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a0a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a0a8:	6013      	str	r3, [r2, #0]
 800a0aa:	e025      	b.n	800a0f8 <HAL_RCC_OscConfig+0x298>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a0b4:	d114      	bne.n	800a0e0 <HAL_RCC_OscConfig+0x280>
 800a0b6:	4b06      	ldr	r3, [pc, #24]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a05      	ldr	r2, [pc, #20]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a0bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a0c0:	6013      	str	r3, [r2, #0]
 800a0c2:	4b03      	ldr	r3, [pc, #12]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a02      	ldr	r2, [pc, #8]	; (800a0d0 <HAL_RCC_OscConfig+0x270>)
 800a0c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a0cc:	6013      	str	r3, [r2, #0]
 800a0ce:	e013      	b.n	800a0f8 <HAL_RCC_OscConfig+0x298>
 800a0d0:	40021000 	.word	0x40021000
 800a0d4:	0800f610 	.word	0x0800f610
 800a0d8:	20000000 	.word	0x20000000
 800a0dc:	2000007c 	.word	0x2000007c
 800a0e0:	4ba0      	ldr	r3, [pc, #640]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a9f      	ldr	r2, [pc, #636]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a0e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a0ea:	6013      	str	r3, [r2, #0]
 800a0ec:	4b9d      	ldr	r3, [pc, #628]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a9c      	ldr	r2, [pc, #624]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a0f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a0f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d013      	beq.n	800a128 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a100:	f7ff f9b8 	bl	8009474 <HAL_GetTick>
 800a104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a106:	e008      	b.n	800a11a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a108:	f7ff f9b4 	bl	8009474 <HAL_GetTick>
 800a10c:	4602      	mov	r2, r0
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	2b64      	cmp	r3, #100	; 0x64
 800a114:	d901      	bls.n	800a11a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a116:	2303      	movs	r3, #3
 800a118:	e2ae      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a11a:	4b92      	ldr	r3, [pc, #584]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a122:	2b00      	cmp	r3, #0
 800a124:	d0f0      	beq.n	800a108 <HAL_RCC_OscConfig+0x2a8>
 800a126:	e014      	b.n	800a152 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a128:	f7ff f9a4 	bl	8009474 <HAL_GetTick>
 800a12c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a12e:	e008      	b.n	800a142 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a130:	f7ff f9a0 	bl	8009474 <HAL_GetTick>
 800a134:	4602      	mov	r2, r0
 800a136:	693b      	ldr	r3, [r7, #16]
 800a138:	1ad3      	subs	r3, r2, r3
 800a13a:	2b64      	cmp	r3, #100	; 0x64
 800a13c:	d901      	bls.n	800a142 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a13e:	2303      	movs	r3, #3
 800a140:	e29a      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a142:	4b88      	ldr	r3, [pc, #544]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1f0      	bne.n	800a130 <HAL_RCC_OscConfig+0x2d0>
 800a14e:	e000      	b.n	800a152 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f003 0302 	and.w	r3, r3, #2
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d060      	beq.n	800a220 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	2b04      	cmp	r3, #4
 800a162:	d005      	beq.n	800a170 <HAL_RCC_OscConfig+0x310>
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	2b0c      	cmp	r3, #12
 800a168:	d119      	bne.n	800a19e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	2b02      	cmp	r3, #2
 800a16e:	d116      	bne.n	800a19e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a170:	4b7c      	ldr	r3, [pc, #496]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d005      	beq.n	800a188 <HAL_RCC_OscConfig+0x328>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	68db      	ldr	r3, [r3, #12]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d101      	bne.n	800a188 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800a184:	2301      	movs	r3, #1
 800a186:	e277      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a188:	4b76      	ldr	r3, [pc, #472]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	691b      	ldr	r3, [r3, #16]
 800a194:	061b      	lsls	r3, r3, #24
 800a196:	4973      	ldr	r1, [pc, #460]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a198:	4313      	orrs	r3, r2
 800a19a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a19c:	e040      	b.n	800a220 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	68db      	ldr	r3, [r3, #12]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d023      	beq.n	800a1ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a1a6:	4b6f      	ldr	r3, [pc, #444]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4a6e      	ldr	r2, [pc, #440]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a1ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1b2:	f7ff f95f 	bl	8009474 <HAL_GetTick>
 800a1b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a1b8:	e008      	b.n	800a1cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a1ba:	f7ff f95b 	bl	8009474 <HAL_GetTick>
 800a1be:	4602      	mov	r2, r0
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	1ad3      	subs	r3, r2, r3
 800a1c4:	2b02      	cmp	r3, #2
 800a1c6:	d901      	bls.n	800a1cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a1c8:	2303      	movs	r3, #3
 800a1ca:	e255      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a1cc:	4b65      	ldr	r3, [pc, #404]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d0f0      	beq.n	800a1ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a1d8:	4b62      	ldr	r3, [pc, #392]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	691b      	ldr	r3, [r3, #16]
 800a1e4:	061b      	lsls	r3, r3, #24
 800a1e6:	495f      	ldr	r1, [pc, #380]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	604b      	str	r3, [r1, #4]
 800a1ec:	e018      	b.n	800a220 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a1ee:	4b5d      	ldr	r3, [pc, #372]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a5c      	ldr	r2, [pc, #368]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a1f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a1f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1fa:	f7ff f93b 	bl	8009474 <HAL_GetTick>
 800a1fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a200:	e008      	b.n	800a214 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a202:	f7ff f937 	bl	8009474 <HAL_GetTick>
 800a206:	4602      	mov	r2, r0
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	1ad3      	subs	r3, r2, r3
 800a20c:	2b02      	cmp	r3, #2
 800a20e:	d901      	bls.n	800a214 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a210:	2303      	movs	r3, #3
 800a212:	e231      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a214:	4b53      	ldr	r3, [pc, #332]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d1f0      	bne.n	800a202 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f003 0308 	and.w	r3, r3, #8
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d03c      	beq.n	800a2a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	695b      	ldr	r3, [r3, #20]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d01c      	beq.n	800a26e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a234:	4b4b      	ldr	r3, [pc, #300]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a236:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a23a:	4a4a      	ldr	r2, [pc, #296]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a23c:	f043 0301 	orr.w	r3, r3, #1
 800a240:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a244:	f7ff f916 	bl	8009474 <HAL_GetTick>
 800a248:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a24a:	e008      	b.n	800a25e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a24c:	f7ff f912 	bl	8009474 <HAL_GetTick>
 800a250:	4602      	mov	r2, r0
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	1ad3      	subs	r3, r2, r3
 800a256:	2b02      	cmp	r3, #2
 800a258:	d901      	bls.n	800a25e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a25a:	2303      	movs	r3, #3
 800a25c:	e20c      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a25e:	4b41      	ldr	r3, [pc, #260]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a260:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a264:	f003 0302 	and.w	r3, r3, #2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d0ef      	beq.n	800a24c <HAL_RCC_OscConfig+0x3ec>
 800a26c:	e01b      	b.n	800a2a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a26e:	4b3d      	ldr	r3, [pc, #244]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a270:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a274:	4a3b      	ldr	r2, [pc, #236]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a276:	f023 0301 	bic.w	r3, r3, #1
 800a27a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a27e:	f7ff f8f9 	bl	8009474 <HAL_GetTick>
 800a282:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a284:	e008      	b.n	800a298 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a286:	f7ff f8f5 	bl	8009474 <HAL_GetTick>
 800a28a:	4602      	mov	r2, r0
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	1ad3      	subs	r3, r2, r3
 800a290:	2b02      	cmp	r3, #2
 800a292:	d901      	bls.n	800a298 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800a294:	2303      	movs	r3, #3
 800a296:	e1ef      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a298:	4b32      	ldr	r3, [pc, #200]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a29a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a29e:	f003 0302 	and.w	r3, r3, #2
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d1ef      	bne.n	800a286 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f003 0304 	and.w	r3, r3, #4
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f000 80a6 	beq.w	800a400 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a2b8:	4b2a      	ldr	r3, [pc, #168]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a2ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10d      	bne.n	800a2e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a2c4:	4b27      	ldr	r3, [pc, #156]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a2c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2c8:	4a26      	ldr	r2, [pc, #152]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a2ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2ce:	6593      	str	r3, [r2, #88]	; 0x58
 800a2d0:	4b24      	ldr	r3, [pc, #144]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a2d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2d8:	60bb      	str	r3, [r7, #8]
 800a2da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a2e0:	4b21      	ldr	r3, [pc, #132]	; (800a368 <HAL_RCC_OscConfig+0x508>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d118      	bne.n	800a31e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a2ec:	4b1e      	ldr	r3, [pc, #120]	; (800a368 <HAL_RCC_OscConfig+0x508>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a1d      	ldr	r2, [pc, #116]	; (800a368 <HAL_RCC_OscConfig+0x508>)
 800a2f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a2f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a2f8:	f7ff f8bc 	bl	8009474 <HAL_GetTick>
 800a2fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a2fe:	e008      	b.n	800a312 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a300:	f7ff f8b8 	bl	8009474 <HAL_GetTick>
 800a304:	4602      	mov	r2, r0
 800a306:	693b      	ldr	r3, [r7, #16]
 800a308:	1ad3      	subs	r3, r2, r3
 800a30a:	2b02      	cmp	r3, #2
 800a30c:	d901      	bls.n	800a312 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a30e:	2303      	movs	r3, #3
 800a310:	e1b2      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a312:	4b15      	ldr	r3, [pc, #84]	; (800a368 <HAL_RCC_OscConfig+0x508>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d0f0      	beq.n	800a300 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	2b01      	cmp	r3, #1
 800a324:	d108      	bne.n	800a338 <HAL_RCC_OscConfig+0x4d8>
 800a326:	4b0f      	ldr	r3, [pc, #60]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a32c:	4a0d      	ldr	r2, [pc, #52]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a32e:	f043 0301 	orr.w	r3, r3, #1
 800a332:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a336:	e029      	b.n	800a38c <HAL_RCC_OscConfig+0x52c>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	689b      	ldr	r3, [r3, #8]
 800a33c:	2b05      	cmp	r3, #5
 800a33e:	d115      	bne.n	800a36c <HAL_RCC_OscConfig+0x50c>
 800a340:	4b08      	ldr	r3, [pc, #32]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a346:	4a07      	ldr	r2, [pc, #28]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a348:	f043 0304 	orr.w	r3, r3, #4
 800a34c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a350:	4b04      	ldr	r3, [pc, #16]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a356:	4a03      	ldr	r2, [pc, #12]	; (800a364 <HAL_RCC_OscConfig+0x504>)
 800a358:	f043 0301 	orr.w	r3, r3, #1
 800a35c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a360:	e014      	b.n	800a38c <HAL_RCC_OscConfig+0x52c>
 800a362:	bf00      	nop
 800a364:	40021000 	.word	0x40021000
 800a368:	40007000 	.word	0x40007000
 800a36c:	4b9a      	ldr	r3, [pc, #616]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a36e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a372:	4a99      	ldr	r2, [pc, #612]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a374:	f023 0301 	bic.w	r3, r3, #1
 800a378:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a37c:	4b96      	ldr	r3, [pc, #600]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a37e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a382:	4a95      	ldr	r2, [pc, #596]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a384:	f023 0304 	bic.w	r3, r3, #4
 800a388:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	689b      	ldr	r3, [r3, #8]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d016      	beq.n	800a3c2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a394:	f7ff f86e 	bl	8009474 <HAL_GetTick>
 800a398:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a39a:	e00a      	b.n	800a3b2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a39c:	f7ff f86a 	bl	8009474 <HAL_GetTick>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d901      	bls.n	800a3b2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a3ae:	2303      	movs	r3, #3
 800a3b0:	e162      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a3b2:	4b89      	ldr	r3, [pc, #548]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a3b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3b8:	f003 0302 	and.w	r3, r3, #2
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d0ed      	beq.n	800a39c <HAL_RCC_OscConfig+0x53c>
 800a3c0:	e015      	b.n	800a3ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3c2:	f7ff f857 	bl	8009474 <HAL_GetTick>
 800a3c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a3c8:	e00a      	b.n	800a3e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a3ca:	f7ff f853 	bl	8009474 <HAL_GetTick>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	1ad3      	subs	r3, r2, r3
 800a3d4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d901      	bls.n	800a3e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a3dc:	2303      	movs	r3, #3
 800a3de:	e14b      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a3e0:	4b7d      	ldr	r3, [pc, #500]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a3e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3e6:	f003 0302 	and.w	r3, r3, #2
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d1ed      	bne.n	800a3ca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a3ee:	7ffb      	ldrb	r3, [r7, #31]
 800a3f0:	2b01      	cmp	r3, #1
 800a3f2:	d105      	bne.n	800a400 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a3f4:	4b78      	ldr	r3, [pc, #480]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a3f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3f8:	4a77      	ldr	r2, [pc, #476]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a3fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a3fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f003 0320 	and.w	r3, r3, #32
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d03c      	beq.n	800a486 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a410:	2b00      	cmp	r3, #0
 800a412:	d01c      	beq.n	800a44e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a414:	4b70      	ldr	r3, [pc, #448]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a416:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a41a:	4a6f      	ldr	r2, [pc, #444]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a41c:	f043 0301 	orr.w	r3, r3, #1
 800a420:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a424:	f7ff f826 	bl	8009474 <HAL_GetTick>
 800a428:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a42a:	e008      	b.n	800a43e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a42c:	f7ff f822 	bl	8009474 <HAL_GetTick>
 800a430:	4602      	mov	r2, r0
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	2b02      	cmp	r3, #2
 800a438:	d901      	bls.n	800a43e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	e11c      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a43e:	4b66      	ldr	r3, [pc, #408]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a440:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a444:	f003 0302 	and.w	r3, r3, #2
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d0ef      	beq.n	800a42c <HAL_RCC_OscConfig+0x5cc>
 800a44c:	e01b      	b.n	800a486 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a44e:	4b62      	ldr	r3, [pc, #392]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a450:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a454:	4a60      	ldr	r2, [pc, #384]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a456:	f023 0301 	bic.w	r3, r3, #1
 800a45a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a45e:	f7ff f809 	bl	8009474 <HAL_GetTick>
 800a462:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a464:	e008      	b.n	800a478 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a466:	f7ff f805 	bl	8009474 <HAL_GetTick>
 800a46a:	4602      	mov	r2, r0
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	1ad3      	subs	r3, r2, r3
 800a470:	2b02      	cmp	r3, #2
 800a472:	d901      	bls.n	800a478 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800a474:	2303      	movs	r3, #3
 800a476:	e0ff      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a478:	4b57      	ldr	r3, [pc, #348]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a47a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a47e:	f003 0302 	and.w	r3, r3, #2
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1ef      	bne.n	800a466 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	f000 80f3 	beq.w	800a676 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a494:	2b02      	cmp	r3, #2
 800a496:	f040 80c9 	bne.w	800a62c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a49a:	4b4f      	ldr	r3, [pc, #316]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a49c:	68db      	ldr	r3, [r3, #12]
 800a49e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	f003 0203 	and.w	r2, r3, #3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	d12c      	bne.n	800a508 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d123      	bne.n	800a508 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ca:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d11b      	bne.n	800a508 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4da:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d113      	bne.n	800a508 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4ea:	085b      	lsrs	r3, r3, #1
 800a4ec:	3b01      	subs	r3, #1
 800a4ee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d109      	bne.n	800a508 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4fe:	085b      	lsrs	r3, r3, #1
 800a500:	3b01      	subs	r3, #1
 800a502:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a504:	429a      	cmp	r2, r3
 800a506:	d06b      	beq.n	800a5e0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a508:	69bb      	ldr	r3, [r7, #24]
 800a50a:	2b0c      	cmp	r3, #12
 800a50c:	d062      	beq.n	800a5d4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a50e:	4b32      	ldr	r3, [pc, #200]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a516:	2b00      	cmp	r3, #0
 800a518:	d001      	beq.n	800a51e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	e0ac      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a51e:	4b2e      	ldr	r3, [pc, #184]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4a2d      	ldr	r2, [pc, #180]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a524:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a528:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a52a:	f7fe ffa3 	bl	8009474 <HAL_GetTick>
 800a52e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a530:	e008      	b.n	800a544 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a532:	f7fe ff9f 	bl	8009474 <HAL_GetTick>
 800a536:	4602      	mov	r2, r0
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	1ad3      	subs	r3, r2, r3
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	d901      	bls.n	800a544 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800a540:	2303      	movs	r3, #3
 800a542:	e099      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a544:	4b24      	ldr	r3, [pc, #144]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d1f0      	bne.n	800a532 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a550:	4b21      	ldr	r3, [pc, #132]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a552:	68da      	ldr	r2, [r3, #12]
 800a554:	4b21      	ldr	r3, [pc, #132]	; (800a5dc <HAL_RCC_OscConfig+0x77c>)
 800a556:	4013      	ands	r3, r2
 800a558:	687a      	ldr	r2, [r7, #4]
 800a55a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a560:	3a01      	subs	r2, #1
 800a562:	0112      	lsls	r2, r2, #4
 800a564:	4311      	orrs	r1, r2
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a56a:	0212      	lsls	r2, r2, #8
 800a56c:	4311      	orrs	r1, r2
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a572:	0852      	lsrs	r2, r2, #1
 800a574:	3a01      	subs	r2, #1
 800a576:	0552      	lsls	r2, r2, #21
 800a578:	4311      	orrs	r1, r2
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a57e:	0852      	lsrs	r2, r2, #1
 800a580:	3a01      	subs	r2, #1
 800a582:	0652      	lsls	r2, r2, #25
 800a584:	4311      	orrs	r1, r2
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a58a:	06d2      	lsls	r2, r2, #27
 800a58c:	430a      	orrs	r2, r1
 800a58e:	4912      	ldr	r1, [pc, #72]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a590:	4313      	orrs	r3, r2
 800a592:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a594:	4b10      	ldr	r3, [pc, #64]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	4a0f      	ldr	r2, [pc, #60]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a59a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a59e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a5a0:	4b0d      	ldr	r3, [pc, #52]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a5a2:	68db      	ldr	r3, [r3, #12]
 800a5a4:	4a0c      	ldr	r2, [pc, #48]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a5a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a5aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a5ac:	f7fe ff62 	bl	8009474 <HAL_GetTick>
 800a5b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a5b2:	e008      	b.n	800a5c6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5b4:	f7fe ff5e 	bl	8009474 <HAL_GetTick>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	1ad3      	subs	r3, r2, r3
 800a5be:	2b02      	cmp	r3, #2
 800a5c0:	d901      	bls.n	800a5c6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800a5c2:	2303      	movs	r3, #3
 800a5c4:	e058      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a5c6:	4b04      	ldr	r3, [pc, #16]	; (800a5d8 <HAL_RCC_OscConfig+0x778>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d0f0      	beq.n	800a5b4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a5d2:	e050      	b.n	800a676 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	e04f      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
 800a5d8:	40021000 	.word	0x40021000
 800a5dc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a5e0:	4b27      	ldr	r3, [pc, #156]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d144      	bne.n	800a676 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a5ec:	4b24      	ldr	r3, [pc, #144]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a23      	ldr	r2, [pc, #140]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a5f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a5f6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a5f8:	4b21      	ldr	r3, [pc, #132]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	4a20      	ldr	r2, [pc, #128]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a5fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a602:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a604:	f7fe ff36 	bl	8009474 <HAL_GetTick>
 800a608:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a60a:	e008      	b.n	800a61e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a60c:	f7fe ff32 	bl	8009474 <HAL_GetTick>
 800a610:	4602      	mov	r2, r0
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	1ad3      	subs	r3, r2, r3
 800a616:	2b02      	cmp	r3, #2
 800a618:	d901      	bls.n	800a61e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800a61a:	2303      	movs	r3, #3
 800a61c:	e02c      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a61e:	4b18      	ldr	r3, [pc, #96]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a626:	2b00      	cmp	r3, #0
 800a628:	d0f0      	beq.n	800a60c <HAL_RCC_OscConfig+0x7ac>
 800a62a:	e024      	b.n	800a676 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a62c:	69bb      	ldr	r3, [r7, #24]
 800a62e:	2b0c      	cmp	r3, #12
 800a630:	d01f      	beq.n	800a672 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a632:	4b13      	ldr	r3, [pc, #76]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a12      	ldr	r2, [pc, #72]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a638:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a63c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a63e:	f7fe ff19 	bl	8009474 <HAL_GetTick>
 800a642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a644:	e008      	b.n	800a658 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a646:	f7fe ff15 	bl	8009474 <HAL_GetTick>
 800a64a:	4602      	mov	r2, r0
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	1ad3      	subs	r3, r2, r3
 800a650:	2b02      	cmp	r3, #2
 800a652:	d901      	bls.n	800a658 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800a654:	2303      	movs	r3, #3
 800a656:	e00f      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a658:	4b09      	ldr	r3, [pc, #36]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a660:	2b00      	cmp	r3, #0
 800a662:	d1f0      	bne.n	800a646 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800a664:	4b06      	ldr	r3, [pc, #24]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a666:	68da      	ldr	r2, [r3, #12]
 800a668:	4905      	ldr	r1, [pc, #20]	; (800a680 <HAL_RCC_OscConfig+0x820>)
 800a66a:	4b06      	ldr	r3, [pc, #24]	; (800a684 <HAL_RCC_OscConfig+0x824>)
 800a66c:	4013      	ands	r3, r2
 800a66e:	60cb      	str	r3, [r1, #12]
 800a670:	e001      	b.n	800a676 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	e000      	b.n	800a678 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3720      	adds	r7, #32
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	40021000 	.word	0x40021000
 800a684:	feeefffc 	.word	0xfeeefffc

0800a688 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d101      	bne.n	800a69c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a698:	2301      	movs	r3, #1
 800a69a:	e0e7      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a69c:	4b75      	ldr	r3, [pc, #468]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f003 0307 	and.w	r3, r3, #7
 800a6a4:	683a      	ldr	r2, [r7, #0]
 800a6a6:	429a      	cmp	r2, r3
 800a6a8:	d910      	bls.n	800a6cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a6aa:	4b72      	ldr	r3, [pc, #456]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f023 0207 	bic.w	r2, r3, #7
 800a6b2:	4970      	ldr	r1, [pc, #448]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6ba:	4b6e      	ldr	r3, [pc, #440]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f003 0307 	and.w	r3, r3, #7
 800a6c2:	683a      	ldr	r2, [r7, #0]
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d001      	beq.n	800a6cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	e0cf      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f003 0302 	and.w	r3, r3, #2
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d010      	beq.n	800a6fa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	689a      	ldr	r2, [r3, #8]
 800a6dc:	4b66      	ldr	r3, [pc, #408]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d908      	bls.n	800a6fa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a6e8:	4b63      	ldr	r3, [pc, #396]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a6ea:	689b      	ldr	r3, [r3, #8]
 800a6ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	689b      	ldr	r3, [r3, #8]
 800a6f4:	4960      	ldr	r1, [pc, #384]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f003 0301 	and.w	r3, r3, #1
 800a702:	2b00      	cmp	r3, #0
 800a704:	d04c      	beq.n	800a7a0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	2b03      	cmp	r3, #3
 800a70c:	d107      	bne.n	800a71e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a70e:	4b5a      	ldr	r3, [pc, #360]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a716:	2b00      	cmp	r3, #0
 800a718:	d121      	bne.n	800a75e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800a71a:	2301      	movs	r3, #1
 800a71c:	e0a6      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	2b02      	cmp	r3, #2
 800a724:	d107      	bne.n	800a736 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a726:	4b54      	ldr	r3, [pc, #336]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d115      	bne.n	800a75e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a732:	2301      	movs	r3, #1
 800a734:	e09a      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d107      	bne.n	800a74e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a73e:	4b4e      	ldr	r3, [pc, #312]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f003 0302 	and.w	r3, r3, #2
 800a746:	2b00      	cmp	r3, #0
 800a748:	d109      	bne.n	800a75e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a74a:	2301      	movs	r3, #1
 800a74c:	e08e      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a74e:	4b4a      	ldr	r3, [pc, #296]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a756:	2b00      	cmp	r3, #0
 800a758:	d101      	bne.n	800a75e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a75a:	2301      	movs	r3, #1
 800a75c:	e086      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a75e:	4b46      	ldr	r3, [pc, #280]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a760:	689b      	ldr	r3, [r3, #8]
 800a762:	f023 0203 	bic.w	r2, r3, #3
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	4943      	ldr	r1, [pc, #268]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a76c:	4313      	orrs	r3, r2
 800a76e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a770:	f7fe fe80 	bl	8009474 <HAL_GetTick>
 800a774:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a776:	e00a      	b.n	800a78e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a778:	f7fe fe7c 	bl	8009474 <HAL_GetTick>
 800a77c:	4602      	mov	r2, r0
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	1ad3      	subs	r3, r2, r3
 800a782:	f241 3288 	movw	r2, #5000	; 0x1388
 800a786:	4293      	cmp	r3, r2
 800a788:	d901      	bls.n	800a78e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800a78a:	2303      	movs	r3, #3
 800a78c:	e06e      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a78e:	4b3a      	ldr	r3, [pc, #232]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a790:	689b      	ldr	r3, [r3, #8]
 800a792:	f003 020c 	and.w	r2, r3, #12
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	685b      	ldr	r3, [r3, #4]
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d1eb      	bne.n	800a778 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f003 0302 	and.w	r3, r3, #2
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d010      	beq.n	800a7ce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	689a      	ldr	r2, [r3, #8]
 800a7b0:	4b31      	ldr	r3, [pc, #196]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a7b2:	689b      	ldr	r3, [r3, #8]
 800a7b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d208      	bcs.n	800a7ce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a7bc:	4b2e      	ldr	r3, [pc, #184]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a7be:	689b      	ldr	r3, [r3, #8]
 800a7c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	689b      	ldr	r3, [r3, #8]
 800a7c8:	492b      	ldr	r1, [pc, #172]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a7ce:	4b29      	ldr	r3, [pc, #164]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f003 0307 	and.w	r3, r3, #7
 800a7d6:	683a      	ldr	r2, [r7, #0]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d210      	bcs.n	800a7fe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a7dc:	4b25      	ldr	r3, [pc, #148]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f023 0207 	bic.w	r2, r3, #7
 800a7e4:	4923      	ldr	r1, [pc, #140]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7ec:	4b21      	ldr	r3, [pc, #132]	; (800a874 <HAL_RCC_ClockConfig+0x1ec>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f003 0307 	and.w	r3, r3, #7
 800a7f4:	683a      	ldr	r2, [r7, #0]
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d001      	beq.n	800a7fe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e036      	b.n	800a86c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f003 0304 	and.w	r3, r3, #4
 800a806:	2b00      	cmp	r3, #0
 800a808:	d008      	beq.n	800a81c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a80a:	4b1b      	ldr	r3, [pc, #108]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	68db      	ldr	r3, [r3, #12]
 800a816:	4918      	ldr	r1, [pc, #96]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a818:	4313      	orrs	r3, r2
 800a81a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f003 0308 	and.w	r3, r3, #8
 800a824:	2b00      	cmp	r3, #0
 800a826:	d009      	beq.n	800a83c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a828:	4b13      	ldr	r3, [pc, #76]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	691b      	ldr	r3, [r3, #16]
 800a834:	00db      	lsls	r3, r3, #3
 800a836:	4910      	ldr	r1, [pc, #64]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a838:	4313      	orrs	r3, r2
 800a83a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a83c:	f000 f824 	bl	800a888 <HAL_RCC_GetSysClockFreq>
 800a840:	4602      	mov	r2, r0
 800a842:	4b0d      	ldr	r3, [pc, #52]	; (800a878 <HAL_RCC_ClockConfig+0x1f0>)
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	091b      	lsrs	r3, r3, #4
 800a848:	f003 030f 	and.w	r3, r3, #15
 800a84c:	490b      	ldr	r1, [pc, #44]	; (800a87c <HAL_RCC_ClockConfig+0x1f4>)
 800a84e:	5ccb      	ldrb	r3, [r1, r3]
 800a850:	f003 031f 	and.w	r3, r3, #31
 800a854:	fa22 f303 	lsr.w	r3, r2, r3
 800a858:	4a09      	ldr	r2, [pc, #36]	; (800a880 <HAL_RCC_ClockConfig+0x1f8>)
 800a85a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a85c:	4b09      	ldr	r3, [pc, #36]	; (800a884 <HAL_RCC_ClockConfig+0x1fc>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4618      	mov	r0, r3
 800a862:	f7fe fdb7 	bl	80093d4 <HAL_InitTick>
 800a866:	4603      	mov	r3, r0
 800a868:	72fb      	strb	r3, [r7, #11]

  return status;
 800a86a:	7afb      	ldrb	r3, [r7, #11]
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3710      	adds	r7, #16
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}
 800a874:	40022000 	.word	0x40022000
 800a878:	40021000 	.word	0x40021000
 800a87c:	0800f610 	.word	0x0800f610
 800a880:	20000000 	.word	0x20000000
 800a884:	2000007c 	.word	0x2000007c

0800a888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a888:	b480      	push	{r7}
 800a88a:	b089      	sub	sp, #36	; 0x24
 800a88c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a88e:	2300      	movs	r3, #0
 800a890:	61fb      	str	r3, [r7, #28]
 800a892:	2300      	movs	r3, #0
 800a894:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a896:	4b3e      	ldr	r3, [pc, #248]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	f003 030c 	and.w	r3, r3, #12
 800a89e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a8a0:	4b3b      	ldr	r3, [pc, #236]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a8a2:	68db      	ldr	r3, [r3, #12]
 800a8a4:	f003 0303 	and.w	r3, r3, #3
 800a8a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d005      	beq.n	800a8bc <HAL_RCC_GetSysClockFreq+0x34>
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	2b0c      	cmp	r3, #12
 800a8b4:	d121      	bne.n	800a8fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d11e      	bne.n	800a8fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a8bc:	4b34      	ldr	r3, [pc, #208]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f003 0308 	and.w	r3, r3, #8
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d107      	bne.n	800a8d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a8c8:	4b31      	ldr	r3, [pc, #196]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a8ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a8ce:	0a1b      	lsrs	r3, r3, #8
 800a8d0:	f003 030f 	and.w	r3, r3, #15
 800a8d4:	61fb      	str	r3, [r7, #28]
 800a8d6:	e005      	b.n	800a8e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a8d8:	4b2d      	ldr	r3, [pc, #180]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	091b      	lsrs	r3, r3, #4
 800a8de:	f003 030f 	and.w	r3, r3, #15
 800a8e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a8e4:	4a2b      	ldr	r2, [pc, #172]	; (800a994 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a8e6:	69fb      	ldr	r3, [r7, #28]
 800a8e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a8ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d10d      	bne.n	800a910 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a8f4:	69fb      	ldr	r3, [r7, #28]
 800a8f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a8f8:	e00a      	b.n	800a910 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	2b04      	cmp	r3, #4
 800a8fe:	d102      	bne.n	800a906 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a900:	4b25      	ldr	r3, [pc, #148]	; (800a998 <HAL_RCC_GetSysClockFreq+0x110>)
 800a902:	61bb      	str	r3, [r7, #24]
 800a904:	e004      	b.n	800a910 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	2b08      	cmp	r3, #8
 800a90a:	d101      	bne.n	800a910 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a90c:	4b23      	ldr	r3, [pc, #140]	; (800a99c <HAL_RCC_GetSysClockFreq+0x114>)
 800a90e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	2b0c      	cmp	r3, #12
 800a914:	d134      	bne.n	800a980 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a916:	4b1e      	ldr	r3, [pc, #120]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a918:	68db      	ldr	r3, [r3, #12]
 800a91a:	f003 0303 	and.w	r3, r3, #3
 800a91e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	2b02      	cmp	r3, #2
 800a924:	d003      	beq.n	800a92e <HAL_RCC_GetSysClockFreq+0xa6>
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	2b03      	cmp	r3, #3
 800a92a:	d003      	beq.n	800a934 <HAL_RCC_GetSysClockFreq+0xac>
 800a92c:	e005      	b.n	800a93a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a92e:	4b1a      	ldr	r3, [pc, #104]	; (800a998 <HAL_RCC_GetSysClockFreq+0x110>)
 800a930:	617b      	str	r3, [r7, #20]
      break;
 800a932:	e005      	b.n	800a940 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a934:	4b19      	ldr	r3, [pc, #100]	; (800a99c <HAL_RCC_GetSysClockFreq+0x114>)
 800a936:	617b      	str	r3, [r7, #20]
      break;
 800a938:	e002      	b.n	800a940 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a93a:	69fb      	ldr	r3, [r7, #28]
 800a93c:	617b      	str	r3, [r7, #20]
      break;
 800a93e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a940:	4b13      	ldr	r3, [pc, #76]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a942:	68db      	ldr	r3, [r3, #12]
 800a944:	091b      	lsrs	r3, r3, #4
 800a946:	f003 0307 	and.w	r3, r3, #7
 800a94a:	3301      	adds	r3, #1
 800a94c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a94e:	4b10      	ldr	r3, [pc, #64]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	0a1b      	lsrs	r3, r3, #8
 800a954:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a958:	697a      	ldr	r2, [r7, #20]
 800a95a:	fb03 f202 	mul.w	r2, r3, r2
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	fbb2 f3f3 	udiv	r3, r2, r3
 800a964:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a966:	4b0a      	ldr	r3, [pc, #40]	; (800a990 <HAL_RCC_GetSysClockFreq+0x108>)
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	0e5b      	lsrs	r3, r3, #25
 800a96c:	f003 0303 	and.w	r3, r3, #3
 800a970:	3301      	adds	r3, #1
 800a972:	005b      	lsls	r3, r3, #1
 800a974:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a976:	697a      	ldr	r2, [r7, #20]
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a97e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a980:	69bb      	ldr	r3, [r7, #24]
}
 800a982:	4618      	mov	r0, r3
 800a984:	3724      	adds	r7, #36	; 0x24
 800a986:	46bd      	mov	sp, r7
 800a988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98c:	4770      	bx	lr
 800a98e:	bf00      	nop
 800a990:	40021000 	.word	0x40021000
 800a994:	0800f628 	.word	0x0800f628
 800a998:	00f42400 	.word	0x00f42400
 800a99c:	007a1200 	.word	0x007a1200

0800a9a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a9a4:	4b03      	ldr	r3, [pc, #12]	; (800a9b4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b0:	4770      	bx	lr
 800a9b2:	bf00      	nop
 800a9b4:	20000000 	.word	0x20000000

0800a9b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a9bc:	f7ff fff0 	bl	800a9a0 <HAL_RCC_GetHCLKFreq>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	4b06      	ldr	r3, [pc, #24]	; (800a9dc <HAL_RCC_GetPCLK1Freq+0x24>)
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	0a1b      	lsrs	r3, r3, #8
 800a9c8:	f003 0307 	and.w	r3, r3, #7
 800a9cc:	4904      	ldr	r1, [pc, #16]	; (800a9e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a9ce:	5ccb      	ldrb	r3, [r1, r3]
 800a9d0:	f003 031f 	and.w	r3, r3, #31
 800a9d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a9d8:	4618      	mov	r0, r3
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	40021000 	.word	0x40021000
 800a9e0:	0800f620 	.word	0x0800f620

0800a9e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a9e8:	f7ff ffda 	bl	800a9a0 <HAL_RCC_GetHCLKFreq>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	4b06      	ldr	r3, [pc, #24]	; (800aa08 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a9f0:	689b      	ldr	r3, [r3, #8]
 800a9f2:	0adb      	lsrs	r3, r3, #11
 800a9f4:	f003 0307 	and.w	r3, r3, #7
 800a9f8:	4904      	ldr	r1, [pc, #16]	; (800aa0c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a9fa:	5ccb      	ldrb	r3, [r1, r3]
 800a9fc:	f003 031f 	and.w	r3, r3, #31
 800aa00:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	bd80      	pop	{r7, pc}
 800aa08:	40021000 	.word	0x40021000
 800aa0c:	0800f620 	.word	0x0800f620

0800aa10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b086      	sub	sp, #24
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800aa18:	2300      	movs	r3, #0
 800aa1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800aa1c:	4b2a      	ldr	r3, [pc, #168]	; (800aac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aa1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d003      	beq.n	800aa30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800aa28:	f7ff f9b6 	bl	8009d98 <HAL_PWREx_GetVoltageRange>
 800aa2c:	6178      	str	r0, [r7, #20]
 800aa2e:	e014      	b.n	800aa5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800aa30:	4b25      	ldr	r3, [pc, #148]	; (800aac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aa32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa34:	4a24      	ldr	r2, [pc, #144]	; (800aac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aa36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa3a:	6593      	str	r3, [r2, #88]	; 0x58
 800aa3c:	4b22      	ldr	r3, [pc, #136]	; (800aac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aa3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa44:	60fb      	str	r3, [r7, #12]
 800aa46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800aa48:	f7ff f9a6 	bl	8009d98 <HAL_PWREx_GetVoltageRange>
 800aa4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800aa4e:	4b1e      	ldr	r3, [pc, #120]	; (800aac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aa50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa52:	4a1d      	ldr	r2, [pc, #116]	; (800aac8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800aa54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa58:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa60:	d10b      	bne.n	800aa7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2b80      	cmp	r3, #128	; 0x80
 800aa66:	d919      	bls.n	800aa9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2ba0      	cmp	r3, #160	; 0xa0
 800aa6c:	d902      	bls.n	800aa74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800aa6e:	2302      	movs	r3, #2
 800aa70:	613b      	str	r3, [r7, #16]
 800aa72:	e013      	b.n	800aa9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800aa74:	2301      	movs	r3, #1
 800aa76:	613b      	str	r3, [r7, #16]
 800aa78:	e010      	b.n	800aa9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2b80      	cmp	r3, #128	; 0x80
 800aa7e:	d902      	bls.n	800aa86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800aa80:	2303      	movs	r3, #3
 800aa82:	613b      	str	r3, [r7, #16]
 800aa84:	e00a      	b.n	800aa9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2b80      	cmp	r3, #128	; 0x80
 800aa8a:	d102      	bne.n	800aa92 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800aa8c:	2302      	movs	r3, #2
 800aa8e:	613b      	str	r3, [r7, #16]
 800aa90:	e004      	b.n	800aa9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2b70      	cmp	r3, #112	; 0x70
 800aa96:	d101      	bne.n	800aa9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800aa98:	2301      	movs	r3, #1
 800aa9a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800aa9c:	4b0b      	ldr	r3, [pc, #44]	; (800aacc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f023 0207 	bic.w	r2, r3, #7
 800aaa4:	4909      	ldr	r1, [pc, #36]	; (800aacc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800aaa6:	693b      	ldr	r3, [r7, #16]
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800aaac:	4b07      	ldr	r3, [pc, #28]	; (800aacc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f003 0307 	and.w	r3, r3, #7
 800aab4:	693a      	ldr	r2, [r7, #16]
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d001      	beq.n	800aabe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800aaba:	2301      	movs	r3, #1
 800aabc:	e000      	b.n	800aac0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3718      	adds	r7, #24
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}
 800aac8:	40021000 	.word	0x40021000
 800aacc:	40022000 	.word	0x40022000

0800aad0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b086      	sub	sp, #24
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800aad8:	2300      	movs	r3, #0
 800aada:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aadc:	2300      	movs	r3, #0
 800aade:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d031      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aaf0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800aaf4:	d01a      	beq.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800aaf6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800aafa:	d814      	bhi.n	800ab26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d009      	beq.n	800ab14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800ab00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab04:	d10f      	bne.n	800ab26 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800ab06:	4b5d      	ldr	r3, [pc, #372]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab08:	68db      	ldr	r3, [r3, #12]
 800ab0a:	4a5c      	ldr	r2, [pc, #368]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab10:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ab12:	e00c      	b.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	3304      	adds	r3, #4
 800ab18:	2100      	movs	r1, #0
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f000 fa22 	bl	800af64 <RCCEx_PLLSAI1_Config>
 800ab20:	4603      	mov	r3, r0
 800ab22:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ab24:	e003      	b.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	74fb      	strb	r3, [r7, #19]
      break;
 800ab2a:	e000      	b.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800ab2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ab2e:	7cfb      	ldrb	r3, [r7, #19]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d10b      	bne.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ab34:	4b51      	ldr	r3, [pc, #324]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab42:	494e      	ldr	r1, [pc, #312]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab44:	4313      	orrs	r3, r2
 800ab46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800ab4a:	e001      	b.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab4c:	7cfb      	ldrb	r3, [r7, #19]
 800ab4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	f000 809e 	beq.w	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ab62:	4b46      	ldr	r3, [pc, #280]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d101      	bne.n	800ab72 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800ab6e:	2301      	movs	r3, #1
 800ab70:	e000      	b.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800ab72:	2300      	movs	r3, #0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00d      	beq.n	800ab94 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ab78:	4b40      	ldr	r3, [pc, #256]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab7c:	4a3f      	ldr	r2, [pc, #252]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab82:	6593      	str	r3, [r2, #88]	; 0x58
 800ab84:	4b3d      	ldr	r3, [pc, #244]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ab86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab8c:	60bb      	str	r3, [r7, #8]
 800ab8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ab90:	2301      	movs	r3, #1
 800ab92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ab94:	4b3a      	ldr	r3, [pc, #232]	; (800ac80 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4a39      	ldr	r2, [pc, #228]	; (800ac80 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800ab9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aba0:	f7fe fc68 	bl	8009474 <HAL_GetTick>
 800aba4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aba6:	e009      	b.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aba8:	f7fe fc64 	bl	8009474 <HAL_GetTick>
 800abac:	4602      	mov	r2, r0
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	1ad3      	subs	r3, r2, r3
 800abb2:	2b02      	cmp	r3, #2
 800abb4:	d902      	bls.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800abb6:	2303      	movs	r3, #3
 800abb8:	74fb      	strb	r3, [r7, #19]
        break;
 800abba:	e005      	b.n	800abc8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800abbc:	4b30      	ldr	r3, [pc, #192]	; (800ac80 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d0ef      	beq.n	800aba8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800abc8:	7cfb      	ldrb	r3, [r7, #19]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d15a      	bne.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800abce:	4b2b      	ldr	r3, [pc, #172]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800abd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800abd8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d01e      	beq.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abe4:	697a      	ldr	r2, [r7, #20]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d019      	beq.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800abea:	4b24      	ldr	r3, [pc, #144]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800abec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800abf4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800abf6:	4b21      	ldr	r3, [pc, #132]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800abf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abfc:	4a1f      	ldr	r2, [pc, #124]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800abfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ac06:	4b1d      	ldr	r3, [pc, #116]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ac08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac0c:	4a1b      	ldr	r2, [pc, #108]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ac0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ac12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ac16:	4a19      	ldr	r2, [pc, #100]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	f003 0301 	and.w	r3, r3, #1
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d016      	beq.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac28:	f7fe fc24 	bl	8009474 <HAL_GetTick>
 800ac2c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ac2e:	e00b      	b.n	800ac48 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac30:	f7fe fc20 	bl	8009474 <HAL_GetTick>
 800ac34:	4602      	mov	r2, r0
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	1ad3      	subs	r3, r2, r3
 800ac3a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d902      	bls.n	800ac48 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800ac42:	2303      	movs	r3, #3
 800ac44:	74fb      	strb	r3, [r7, #19]
            break;
 800ac46:	e006      	b.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ac48:	4b0c      	ldr	r3, [pc, #48]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ac4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac4e:	f003 0302 	and.w	r3, r3, #2
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d0ec      	beq.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800ac56:	7cfb      	ldrb	r3, [r7, #19]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d10b      	bne.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ac5c:	4b07      	ldr	r3, [pc, #28]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ac5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac62:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac6a:	4904      	ldr	r1, [pc, #16]	; (800ac7c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800ac72:	e009      	b.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ac74:	7cfb      	ldrb	r3, [r7, #19]
 800ac76:	74bb      	strb	r3, [r7, #18]
 800ac78:	e006      	b.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800ac7a:	bf00      	nop
 800ac7c:	40021000 	.word	0x40021000
 800ac80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac84:	7cfb      	ldrb	r3, [r7, #19]
 800ac86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ac88:	7c7b      	ldrb	r3, [r7, #17]
 800ac8a:	2b01      	cmp	r3, #1
 800ac8c:	d105      	bne.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ac8e:	4b8d      	ldr	r3, [pc, #564]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ac90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac92:	4a8c      	ldr	r2, [pc, #560]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ac94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ac98:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f003 0301 	and.w	r3, r3, #1
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d00a      	beq.n	800acbc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aca6:	4b87      	ldr	r3, [pc, #540]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800aca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acac:	f023 0203 	bic.w	r2, r3, #3
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6a1b      	ldr	r3, [r3, #32]
 800acb4:	4983      	ldr	r1, [pc, #524]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800acb6:	4313      	orrs	r3, r2
 800acb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f003 0302 	and.w	r3, r3, #2
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d00a      	beq.n	800acde <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800acc8:	4b7e      	ldr	r3, [pc, #504]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800acca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acce:	f023 020c 	bic.w	r2, r3, #12
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acd6:	497b      	ldr	r1, [pc, #492]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800acd8:	4313      	orrs	r3, r2
 800acda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f003 0304 	and.w	r3, r3, #4
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d00a      	beq.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800acea:	4b76      	ldr	r3, [pc, #472]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800acec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acf0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acf8:	4972      	ldr	r1, [pc, #456]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800acfa:	4313      	orrs	r3, r2
 800acfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f003 0320 	and.w	r3, r3, #32
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00a      	beq.n	800ad22 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ad0c:	4b6d      	ldr	r3, [pc, #436]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad12:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad1a:	496a      	ldr	r1, [pc, #424]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad1c:	4313      	orrs	r3, r2
 800ad1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d00a      	beq.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ad2e:	4b65      	ldr	r3, [pc, #404]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad34:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad3c:	4961      	ldr	r1, [pc, #388]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d00a      	beq.n	800ad66 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ad50:	4b5c      	ldr	r3, [pc, #368]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad56:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad5e:	4959      	ldr	r1, [pc, #356]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad60:	4313      	orrs	r3, r2
 800ad62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d00a      	beq.n	800ad88 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ad72:	4b54      	ldr	r3, [pc, #336]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad78:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad80:	4950      	ldr	r1, [pc, #320]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad82:	4313      	orrs	r3, r2
 800ad84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d00a      	beq.n	800adaa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ad94:	4b4b      	ldr	r3, [pc, #300]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ad96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad9a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ada2:	4948      	ldr	r1, [pc, #288]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ada4:	4313      	orrs	r3, r2
 800ada6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d00a      	beq.n	800adcc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800adb6:	4b43      	ldr	r3, [pc, #268]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800adb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800adbc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adc4:	493f      	ldr	r1, [pc, #252]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800adc6:	4313      	orrs	r3, r2
 800adc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800add4:	2b00      	cmp	r3, #0
 800add6:	d028      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800add8:	4b3a      	ldr	r3, [pc, #232]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800adda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800adde:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ade6:	4937      	ldr	r1, [pc, #220]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ade8:	4313      	orrs	r3, r2
 800adea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800adf2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800adf6:	d106      	bne.n	800ae06 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800adf8:	4b32      	ldr	r3, [pc, #200]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800adfa:	68db      	ldr	r3, [r3, #12]
 800adfc:	4a31      	ldr	r2, [pc, #196]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800adfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae02:	60d3      	str	r3, [r2, #12]
 800ae04:	e011      	b.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae0a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ae0e:	d10c      	bne.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	3304      	adds	r3, #4
 800ae14:	2101      	movs	r1, #1
 800ae16:	4618      	mov	r0, r3
 800ae18:	f000 f8a4 	bl	800af64 <RCCEx_PLLSAI1_Config>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ae20:	7cfb      	ldrb	r3, [r7, #19]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d001      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800ae26:	7cfb      	ldrb	r3, [r7, #19]
 800ae28:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d028      	beq.n	800ae88 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ae36:	4b23      	ldr	r3, [pc, #140]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ae38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae3c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae44:	491f      	ldr	r1, [pc, #124]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ae46:	4313      	orrs	r3, r2
 800ae48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ae54:	d106      	bne.n	800ae64 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ae56:	4b1b      	ldr	r3, [pc, #108]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ae58:	68db      	ldr	r3, [r3, #12]
 800ae5a:	4a1a      	ldr	r2, [pc, #104]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ae5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae60:	60d3      	str	r3, [r2, #12]
 800ae62:	e011      	b.n	800ae88 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ae6c:	d10c      	bne.n	800ae88 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	3304      	adds	r3, #4
 800ae72:	2101      	movs	r1, #1
 800ae74:	4618      	mov	r0, r3
 800ae76:	f000 f875 	bl	800af64 <RCCEx_PLLSAI1_Config>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ae7e:	7cfb      	ldrb	r3, [r7, #19]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d001      	beq.n	800ae88 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800ae84:	7cfb      	ldrb	r3, [r7, #19]
 800ae86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d02b      	beq.n	800aeec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ae94:	4b0b      	ldr	r3, [pc, #44]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ae96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aea2:	4908      	ldr	r1, [pc, #32]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800aea4:	4313      	orrs	r3, r2
 800aea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aeae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aeb2:	d109      	bne.n	800aec8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aeb4:	4b03      	ldr	r3, [pc, #12]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800aeb6:	68db      	ldr	r3, [r3, #12]
 800aeb8:	4a02      	ldr	r2, [pc, #8]	; (800aec4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800aeba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aebe:	60d3      	str	r3, [r2, #12]
 800aec0:	e014      	b.n	800aeec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800aec2:	bf00      	nop
 800aec4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aecc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aed0:	d10c      	bne.n	800aeec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	3304      	adds	r3, #4
 800aed6:	2101      	movs	r1, #1
 800aed8:	4618      	mov	r0, r3
 800aeda:	f000 f843 	bl	800af64 <RCCEx_PLLSAI1_Config>
 800aede:	4603      	mov	r3, r0
 800aee0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800aee2:	7cfb      	ldrb	r3, [r7, #19]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d001      	beq.n	800aeec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800aee8:	7cfb      	ldrb	r3, [r7, #19]
 800aeea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d01c      	beq.n	800af32 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800aef8:	4b19      	ldr	r3, [pc, #100]	; (800af60 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800aefa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aefe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af06:	4916      	ldr	r1, [pc, #88]	; (800af60 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800af08:	4313      	orrs	r3, r2
 800af0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800af16:	d10c      	bne.n	800af32 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	3304      	adds	r3, #4
 800af1c:	2102      	movs	r1, #2
 800af1e:	4618      	mov	r0, r3
 800af20:	f000 f820 	bl	800af64 <RCCEx_PLLSAI1_Config>
 800af24:	4603      	mov	r3, r0
 800af26:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800af28:	7cfb      	ldrb	r3, [r7, #19]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d001      	beq.n	800af32 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800af2e:	7cfb      	ldrb	r3, [r7, #19]
 800af30:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d00a      	beq.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800af3e:	4b08      	ldr	r3, [pc, #32]	; (800af60 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800af40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af44:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af4c:	4904      	ldr	r1, [pc, #16]	; (800af60 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800af4e:	4313      	orrs	r3, r2
 800af50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800af54:	7cbb      	ldrb	r3, [r7, #18]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3718      	adds	r7, #24
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	40021000 	.word	0x40021000

0800af64 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b084      	sub	sp, #16
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af6e:	2300      	movs	r3, #0
 800af70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800af72:	4b74      	ldr	r3, [pc, #464]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	f003 0303 	and.w	r3, r3, #3
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d018      	beq.n	800afb0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800af7e:	4b71      	ldr	r3, [pc, #452]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800af80:	68db      	ldr	r3, [r3, #12]
 800af82:	f003 0203 	and.w	r2, r3, #3
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d10d      	bne.n	800afaa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
       ||
 800af92:	2b00      	cmp	r3, #0
 800af94:	d009      	beq.n	800afaa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800af96:	4b6b      	ldr	r3, [pc, #428]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800af98:	68db      	ldr	r3, [r3, #12]
 800af9a:	091b      	lsrs	r3, r3, #4
 800af9c:	f003 0307 	and.w	r3, r3, #7
 800afa0:	1c5a      	adds	r2, r3, #1
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	685b      	ldr	r3, [r3, #4]
       ||
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d047      	beq.n	800b03a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800afaa:	2301      	movs	r3, #1
 800afac:	73fb      	strb	r3, [r7, #15]
 800afae:	e044      	b.n	800b03a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	2b03      	cmp	r3, #3
 800afb6:	d018      	beq.n	800afea <RCCEx_PLLSAI1_Config+0x86>
 800afb8:	2b03      	cmp	r3, #3
 800afba:	d825      	bhi.n	800b008 <RCCEx_PLLSAI1_Config+0xa4>
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d002      	beq.n	800afc6 <RCCEx_PLLSAI1_Config+0x62>
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d009      	beq.n	800afd8 <RCCEx_PLLSAI1_Config+0x74>
 800afc4:	e020      	b.n	800b008 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800afc6:	4b5f      	ldr	r3, [pc, #380]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f003 0302 	and.w	r3, r3, #2
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d11d      	bne.n	800b00e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800afd2:	2301      	movs	r3, #1
 800afd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800afd6:	e01a      	b.n	800b00e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800afd8:	4b5a      	ldr	r3, [pc, #360]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d116      	bne.n	800b012 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800afe4:	2301      	movs	r3, #1
 800afe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800afe8:	e013      	b.n	800b012 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800afea:	4b56      	ldr	r3, [pc, #344]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d10f      	bne.n	800b016 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aff6:	4b53      	ldr	r3, [pc, #332]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800affe:	2b00      	cmp	r3, #0
 800b000:	d109      	bne.n	800b016 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800b002:	2301      	movs	r3, #1
 800b004:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b006:	e006      	b.n	800b016 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b008:	2301      	movs	r3, #1
 800b00a:	73fb      	strb	r3, [r7, #15]
      break;
 800b00c:	e004      	b.n	800b018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b00e:	bf00      	nop
 800b010:	e002      	b.n	800b018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b012:	bf00      	nop
 800b014:	e000      	b.n	800b018 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b016:	bf00      	nop
    }

    if(status == HAL_OK)
 800b018:	7bfb      	ldrb	r3, [r7, #15]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d10d      	bne.n	800b03a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b01e:	4b49      	ldr	r3, [pc, #292]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b020:	68db      	ldr	r3, [r3, #12]
 800b022:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	6819      	ldr	r1, [r3, #0]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	685b      	ldr	r3, [r3, #4]
 800b02e:	3b01      	subs	r3, #1
 800b030:	011b      	lsls	r3, r3, #4
 800b032:	430b      	orrs	r3, r1
 800b034:	4943      	ldr	r1, [pc, #268]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b036:	4313      	orrs	r3, r2
 800b038:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b03a:	7bfb      	ldrb	r3, [r7, #15]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d17c      	bne.n	800b13a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b040:	4b40      	ldr	r3, [pc, #256]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a3f      	ldr	r2, [pc, #252]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b046:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b04a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b04c:	f7fe fa12 	bl	8009474 <HAL_GetTick>
 800b050:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b052:	e009      	b.n	800b068 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b054:	f7fe fa0e 	bl	8009474 <HAL_GetTick>
 800b058:	4602      	mov	r2, r0
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	1ad3      	subs	r3, r2, r3
 800b05e:	2b02      	cmp	r3, #2
 800b060:	d902      	bls.n	800b068 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b062:	2303      	movs	r3, #3
 800b064:	73fb      	strb	r3, [r7, #15]
        break;
 800b066:	e005      	b.n	800b074 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b068:	4b36      	ldr	r3, [pc, #216]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b070:	2b00      	cmp	r3, #0
 800b072:	d1ef      	bne.n	800b054 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b074:	7bfb      	ldrb	r3, [r7, #15]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d15f      	bne.n	800b13a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d110      	bne.n	800b0a2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b080:	4b30      	ldr	r3, [pc, #192]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b082:	691b      	ldr	r3, [r3, #16]
 800b084:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800b088:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	6892      	ldr	r2, [r2, #8]
 800b090:	0211      	lsls	r1, r2, #8
 800b092:	687a      	ldr	r2, [r7, #4]
 800b094:	68d2      	ldr	r2, [r2, #12]
 800b096:	06d2      	lsls	r2, r2, #27
 800b098:	430a      	orrs	r2, r1
 800b09a:	492a      	ldr	r1, [pc, #168]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b09c:	4313      	orrs	r3, r2
 800b09e:	610b      	str	r3, [r1, #16]
 800b0a0:	e027      	b.n	800b0f2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d112      	bne.n	800b0ce <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b0a8:	4b26      	ldr	r3, [pc, #152]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b0aa:	691b      	ldr	r3, [r3, #16]
 800b0ac:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800b0b0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	6892      	ldr	r2, [r2, #8]
 800b0b8:	0211      	lsls	r1, r2, #8
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	6912      	ldr	r2, [r2, #16]
 800b0be:	0852      	lsrs	r2, r2, #1
 800b0c0:	3a01      	subs	r2, #1
 800b0c2:	0552      	lsls	r2, r2, #21
 800b0c4:	430a      	orrs	r2, r1
 800b0c6:	491f      	ldr	r1, [pc, #124]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	610b      	str	r3, [r1, #16]
 800b0cc:	e011      	b.n	800b0f2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b0ce:	4b1d      	ldr	r3, [pc, #116]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b0d0:	691b      	ldr	r3, [r3, #16]
 800b0d2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b0d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	6892      	ldr	r2, [r2, #8]
 800b0de:	0211      	lsls	r1, r2, #8
 800b0e0:	687a      	ldr	r2, [r7, #4]
 800b0e2:	6952      	ldr	r2, [r2, #20]
 800b0e4:	0852      	lsrs	r2, r2, #1
 800b0e6:	3a01      	subs	r2, #1
 800b0e8:	0652      	lsls	r2, r2, #25
 800b0ea:	430a      	orrs	r2, r1
 800b0ec:	4915      	ldr	r1, [pc, #84]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b0f2:	4b14      	ldr	r3, [pc, #80]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	4a13      	ldr	r2, [pc, #76]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b0f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b0fc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0fe:	f7fe f9b9 	bl	8009474 <HAL_GetTick>
 800b102:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b104:	e009      	b.n	800b11a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b106:	f7fe f9b5 	bl	8009474 <HAL_GetTick>
 800b10a:	4602      	mov	r2, r0
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	1ad3      	subs	r3, r2, r3
 800b110:	2b02      	cmp	r3, #2
 800b112:	d902      	bls.n	800b11a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800b114:	2303      	movs	r3, #3
 800b116:	73fb      	strb	r3, [r7, #15]
          break;
 800b118:	e005      	b.n	800b126 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b11a:	4b0a      	ldr	r3, [pc, #40]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b122:	2b00      	cmp	r3, #0
 800b124:	d0ef      	beq.n	800b106 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800b126:	7bfb      	ldrb	r3, [r7, #15]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d106      	bne.n	800b13a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b12c:	4b05      	ldr	r3, [pc, #20]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b12e:	691a      	ldr	r2, [r3, #16]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	699b      	ldr	r3, [r3, #24]
 800b134:	4903      	ldr	r1, [pc, #12]	; (800b144 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b136:	4313      	orrs	r3, r2
 800b138:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3710      	adds	r7, #16
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}
 800b144:	40021000 	.word	0x40021000

0800b148 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d101      	bne.n	800b15a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b156:	2301      	movs	r3, #1
 800b158:	e095      	b.n	800b286 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d108      	bne.n	800b174 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b16a:	d009      	beq.n	800b180 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	61da      	str	r2, [r3, #28]
 800b172:	e005      	b.n	800b180 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2200      	movs	r2, #0
 800b178:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2200      	movs	r2, #0
 800b17e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2200      	movs	r2, #0
 800b184:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d106      	bne.n	800b1a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f7f6 f84e 	bl	800123c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2202      	movs	r2, #2
 800b1a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	681a      	ldr	r2, [r3, #0]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b1b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	68db      	ldr	r3, [r3, #12]
 800b1bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b1c0:	d902      	bls.n	800b1c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	60fb      	str	r3, [r7, #12]
 800b1c6:	e002      	b.n	800b1ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b1c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b1cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	68db      	ldr	r3, [r3, #12]
 800b1d2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b1d6:	d007      	beq.n	800b1e8 <HAL_SPI_Init+0xa0>
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b1e0:	d002      	beq.n	800b1e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	685b      	ldr	r3, [r3, #4]
 800b1ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	689b      	ldr	r3, [r3, #8]
 800b1f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b1f8:	431a      	orrs	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	691b      	ldr	r3, [r3, #16]
 800b1fe:	f003 0302 	and.w	r3, r3, #2
 800b202:	431a      	orrs	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	695b      	ldr	r3, [r3, #20]
 800b208:	f003 0301 	and.w	r3, r3, #1
 800b20c:	431a      	orrs	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	699b      	ldr	r3, [r3, #24]
 800b212:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b216:	431a      	orrs	r2, r3
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	69db      	ldr	r3, [r3, #28]
 800b21c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b220:	431a      	orrs	r2, r3
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6a1b      	ldr	r3, [r3, #32]
 800b226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b22a:	ea42 0103 	orr.w	r1, r2, r3
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b232:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	430a      	orrs	r2, r1
 800b23c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	699b      	ldr	r3, [r3, #24]
 800b242:	0c1b      	lsrs	r3, r3, #16
 800b244:	f003 0204 	and.w	r2, r3, #4
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b24c:	f003 0310 	and.w	r3, r3, #16
 800b250:	431a      	orrs	r2, r3
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b256:	f003 0308 	and.w	r3, r3, #8
 800b25a:	431a      	orrs	r2, r3
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	68db      	ldr	r3, [r3, #12]
 800b260:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b264:	ea42 0103 	orr.w	r1, r2, r3
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	430a      	orrs	r2, r1
 800b274:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2200      	movs	r2, #0
 800b27a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3710      	adds	r7, #16
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b28e:	b580      	push	{r7, lr}
 800b290:	b088      	sub	sp, #32
 800b292:	af00      	add	r7, sp, #0
 800b294:	60f8      	str	r0, [r7, #12]
 800b296:	60b9      	str	r1, [r7, #8]
 800b298:	603b      	str	r3, [r7, #0]
 800b29a:	4613      	mov	r3, r2
 800b29c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d101      	bne.n	800b2b0 <HAL_SPI_Transmit+0x22>
 800b2ac:	2302      	movs	r3, #2
 800b2ae:	e158      	b.n	800b562 <HAL_SPI_Transmit+0x2d4>
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2b8:	f7fe f8dc 	bl	8009474 <HAL_GetTick>
 800b2bc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b2be:	88fb      	ldrh	r3, [r7, #6]
 800b2c0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b2c8:	b2db      	uxtb	r3, r3
 800b2ca:	2b01      	cmp	r3, #1
 800b2cc:	d002      	beq.n	800b2d4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b2ce:	2302      	movs	r3, #2
 800b2d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b2d2:	e13d      	b.n	800b550 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d002      	beq.n	800b2e0 <HAL_SPI_Transmit+0x52>
 800b2da:	88fb      	ldrh	r3, [r7, #6]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d102      	bne.n	800b2e6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b2e4:	e134      	b.n	800b550 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2203      	movs	r2, #3
 800b2ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	68ba      	ldr	r2, [r7, #8]
 800b2f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	88fa      	ldrh	r2, [r7, #6]
 800b2fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	88fa      	ldrh	r2, [r7, #6]
 800b304:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2200      	movs	r2, #0
 800b30a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2200      	movs	r2, #0
 800b310:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2200      	movs	r2, #0
 800b318:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2200      	movs	r2, #0
 800b320:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2200      	movs	r2, #0
 800b326:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	689b      	ldr	r3, [r3, #8]
 800b32c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b330:	d10f      	bne.n	800b352 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	681a      	ldr	r2, [r3, #0]
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b340:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	681a      	ldr	r2, [r3, #0]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b350:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b35c:	2b40      	cmp	r3, #64	; 0x40
 800b35e:	d007      	beq.n	800b370 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	681a      	ldr	r2, [r3, #0]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b36e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	68db      	ldr	r3, [r3, #12]
 800b374:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b378:	d94b      	bls.n	800b412 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d002      	beq.n	800b388 <HAL_SPI_Transmit+0xfa>
 800b382:	8afb      	ldrh	r3, [r7, #22]
 800b384:	2b01      	cmp	r3, #1
 800b386:	d13e      	bne.n	800b406 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b38c:	881a      	ldrh	r2, [r3, #0]
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b398:	1c9a      	adds	r2, r3, #2
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3a2:	b29b      	uxth	r3, r3
 800b3a4:	3b01      	subs	r3, #1
 800b3a6:	b29a      	uxth	r2, r3
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b3ac:	e02b      	b.n	800b406 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	f003 0302 	and.w	r3, r3, #2
 800b3b8:	2b02      	cmp	r3, #2
 800b3ba:	d112      	bne.n	800b3e2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3c0:	881a      	ldrh	r2, [r3, #0]
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3cc:	1c9a      	adds	r2, r3, #2
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3d6:	b29b      	uxth	r3, r3
 800b3d8:	3b01      	subs	r3, #1
 800b3da:	b29a      	uxth	r2, r3
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b3e0:	e011      	b.n	800b406 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3e2:	f7fe f847 	bl	8009474 <HAL_GetTick>
 800b3e6:	4602      	mov	r2, r0
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	1ad3      	subs	r3, r2, r3
 800b3ec:	683a      	ldr	r2, [r7, #0]
 800b3ee:	429a      	cmp	r2, r3
 800b3f0:	d803      	bhi.n	800b3fa <HAL_SPI_Transmit+0x16c>
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3f8:	d102      	bne.n	800b400 <HAL_SPI_Transmit+0x172>
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d102      	bne.n	800b406 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800b400:	2303      	movs	r3, #3
 800b402:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b404:	e0a4      	b.n	800b550 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d1ce      	bne.n	800b3ae <HAL_SPI_Transmit+0x120>
 800b410:	e07c      	b.n	800b50c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d002      	beq.n	800b420 <HAL_SPI_Transmit+0x192>
 800b41a:	8afb      	ldrh	r3, [r7, #22]
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d170      	bne.n	800b502 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b424:	b29b      	uxth	r3, r3
 800b426:	2b01      	cmp	r3, #1
 800b428:	d912      	bls.n	800b450 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b42e:	881a      	ldrh	r2, [r3, #0]
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b43a:	1c9a      	adds	r2, r3, #2
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b444:	b29b      	uxth	r3, r3
 800b446:	3b02      	subs	r3, #2
 800b448:	b29a      	uxth	r2, r3
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b44e:	e058      	b.n	800b502 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	330c      	adds	r3, #12
 800b45a:	7812      	ldrb	r2, [r2, #0]
 800b45c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b462:	1c5a      	adds	r2, r3, #1
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	3b01      	subs	r3, #1
 800b470:	b29a      	uxth	r2, r3
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800b476:	e044      	b.n	800b502 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	689b      	ldr	r3, [r3, #8]
 800b47e:	f003 0302 	and.w	r3, r3, #2
 800b482:	2b02      	cmp	r3, #2
 800b484:	d12b      	bne.n	800b4de <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d912      	bls.n	800b4b6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b494:	881a      	ldrh	r2, [r3, #0]
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4a0:	1c9a      	adds	r2, r3, #2
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4aa:	b29b      	uxth	r3, r3
 800b4ac:	3b02      	subs	r3, #2
 800b4ae:	b29a      	uxth	r2, r3
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b4b4:	e025      	b.n	800b502 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	330c      	adds	r3, #12
 800b4c0:	7812      	ldrb	r2, [r2, #0]
 800b4c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c8:	1c5a      	adds	r2, r3, #1
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4d2:	b29b      	uxth	r3, r3
 800b4d4:	3b01      	subs	r3, #1
 800b4d6:	b29a      	uxth	r2, r3
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b4dc:	e011      	b.n	800b502 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b4de:	f7fd ffc9 	bl	8009474 <HAL_GetTick>
 800b4e2:	4602      	mov	r2, r0
 800b4e4:	69bb      	ldr	r3, [r7, #24]
 800b4e6:	1ad3      	subs	r3, r2, r3
 800b4e8:	683a      	ldr	r2, [r7, #0]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d803      	bhi.n	800b4f6 <HAL_SPI_Transmit+0x268>
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4f4:	d102      	bne.n	800b4fc <HAL_SPI_Transmit+0x26e>
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d102      	bne.n	800b502 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800b4fc:	2303      	movs	r3, #3
 800b4fe:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b500:	e026      	b.n	800b550 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b506:	b29b      	uxth	r3, r3
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d1b5      	bne.n	800b478 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b50c:	69ba      	ldr	r2, [r7, #24]
 800b50e:	6839      	ldr	r1, [r7, #0]
 800b510:	68f8      	ldr	r0, [r7, #12]
 800b512:	f000 fce3 	bl	800bedc <SPI_EndRxTxTransaction>
 800b516:	4603      	mov	r3, r0
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d002      	beq.n	800b522 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2220      	movs	r2, #32
 800b520:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d10a      	bne.n	800b540 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b52a:	2300      	movs	r3, #0
 800b52c:	613b      	str	r3, [r7, #16]
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	613b      	str	r3, [r7, #16]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	689b      	ldr	r3, [r3, #8]
 800b53c:	613b      	str	r3, [r7, #16]
 800b53e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b544:	2b00      	cmp	r3, #0
 800b546:	d002      	beq.n	800b54e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800b548:	2301      	movs	r3, #1
 800b54a:	77fb      	strb	r3, [r7, #31]
 800b54c:	e000      	b.n	800b550 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800b54e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2201      	movs	r2, #1
 800b554:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	2200      	movs	r2, #0
 800b55c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b560:	7ffb      	ldrb	r3, [r7, #31]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3720      	adds	r7, #32
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b088      	sub	sp, #32
 800b56e:	af02      	add	r7, sp, #8
 800b570:	60f8      	str	r0, [r7, #12]
 800b572:	60b9      	str	r1, [r7, #8]
 800b574:	603b      	str	r3, [r7, #0]
 800b576:	4613      	mov	r3, r2
 800b578:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b57a:	2300      	movs	r3, #0
 800b57c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b586:	d112      	bne.n	800b5ae <HAL_SPI_Receive+0x44>
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	689b      	ldr	r3, [r3, #8]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d10e      	bne.n	800b5ae <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	2204      	movs	r2, #4
 800b594:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b598:	88fa      	ldrh	r2, [r7, #6]
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	9300      	str	r3, [sp, #0]
 800b59e:	4613      	mov	r3, r2
 800b5a0:	68ba      	ldr	r2, [r7, #8]
 800b5a2:	68b9      	ldr	r1, [r7, #8]
 800b5a4:	68f8      	ldr	r0, [r7, #12]
 800b5a6:	f000 f910 	bl	800b7ca <HAL_SPI_TransmitReceive>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	e109      	b.n	800b7c2 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b5b4:	2b01      	cmp	r3, #1
 800b5b6:	d101      	bne.n	800b5bc <HAL_SPI_Receive+0x52>
 800b5b8:	2302      	movs	r3, #2
 800b5ba:	e102      	b.n	800b7c2 <HAL_SPI_Receive+0x258>
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2201      	movs	r2, #1
 800b5c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b5c4:	f7fd ff56 	bl	8009474 <HAL_GetTick>
 800b5c8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d002      	beq.n	800b5dc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b5d6:	2302      	movs	r3, #2
 800b5d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b5da:	e0e9      	b.n	800b7b0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d002      	beq.n	800b5e8 <HAL_SPI_Receive+0x7e>
 800b5e2:	88fb      	ldrh	r3, [r7, #6]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d102      	bne.n	800b5ee <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b5ec:	e0e0      	b.n	800b7b0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2204      	movs	r2, #4
 800b5f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	68ba      	ldr	r2, [r7, #8]
 800b600:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	88fa      	ldrh	r2, [r7, #6]
 800b606:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	88fa      	ldrh	r2, [r7, #6]
 800b60e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	2200      	movs	r2, #0
 800b616:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	2200      	movs	r2, #0
 800b61c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	2200      	movs	r2, #0
 800b622:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	2200      	movs	r2, #0
 800b628:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2200      	movs	r2, #0
 800b62e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	68db      	ldr	r3, [r3, #12]
 800b634:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b638:	d908      	bls.n	800b64c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	685a      	ldr	r2, [r3, #4]
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b648:	605a      	str	r2, [r3, #4]
 800b64a:	e007      	b.n	800b65c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	685a      	ldr	r2, [r3, #4]
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b65a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	689b      	ldr	r3, [r3, #8]
 800b660:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b664:	d10f      	bne.n	800b686 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b674:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b684:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b690:	2b40      	cmp	r3, #64	; 0x40
 800b692:	d007      	beq.n	800b6a4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	681a      	ldr	r2, [r3, #0]
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b6a2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	68db      	ldr	r3, [r3, #12]
 800b6a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b6ac:	d867      	bhi.n	800b77e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b6ae:	e030      	b.n	800b712 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	689b      	ldr	r3, [r3, #8]
 800b6b6:	f003 0301 	and.w	r3, r3, #1
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d117      	bne.n	800b6ee <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f103 020c 	add.w	r2, r3, #12
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ca:	7812      	ldrb	r2, [r2, #0]
 800b6cc:	b2d2      	uxtb	r2, r2
 800b6ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6d4:	1c5a      	adds	r2, r3, #1
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b6e0:	b29b      	uxth	r3, r3
 800b6e2:	3b01      	subs	r3, #1
 800b6e4:	b29a      	uxth	r2, r3
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b6ec:	e011      	b.n	800b712 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b6ee:	f7fd fec1 	bl	8009474 <HAL_GetTick>
 800b6f2:	4602      	mov	r2, r0
 800b6f4:	693b      	ldr	r3, [r7, #16]
 800b6f6:	1ad3      	subs	r3, r2, r3
 800b6f8:	683a      	ldr	r2, [r7, #0]
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d803      	bhi.n	800b706 <HAL_SPI_Receive+0x19c>
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b704:	d102      	bne.n	800b70c <HAL_SPI_Receive+0x1a2>
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d102      	bne.n	800b712 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800b70c:	2303      	movs	r3, #3
 800b70e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b710:	e04e      	b.n	800b7b0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b718:	b29b      	uxth	r3, r3
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d1c8      	bne.n	800b6b0 <HAL_SPI_Receive+0x146>
 800b71e:	e034      	b.n	800b78a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	689b      	ldr	r3, [r3, #8]
 800b726:	f003 0301 	and.w	r3, r3, #1
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	d115      	bne.n	800b75a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	68da      	ldr	r2, [r3, #12]
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b738:	b292      	uxth	r2, r2
 800b73a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b740:	1c9a      	adds	r2, r3, #2
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b74c:	b29b      	uxth	r3, r3
 800b74e:	3b01      	subs	r3, #1
 800b750:	b29a      	uxth	r2, r3
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b758:	e011      	b.n	800b77e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b75a:	f7fd fe8b 	bl	8009474 <HAL_GetTick>
 800b75e:	4602      	mov	r2, r0
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	1ad3      	subs	r3, r2, r3
 800b764:	683a      	ldr	r2, [r7, #0]
 800b766:	429a      	cmp	r2, r3
 800b768:	d803      	bhi.n	800b772 <HAL_SPI_Receive+0x208>
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b770:	d102      	bne.n	800b778 <HAL_SPI_Receive+0x20e>
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d102      	bne.n	800b77e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800b778:	2303      	movs	r3, #3
 800b77a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b77c:	e018      	b.n	800b7b0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b784:	b29b      	uxth	r3, r3
 800b786:	2b00      	cmp	r3, #0
 800b788:	d1ca      	bne.n	800b720 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b78a:	693a      	ldr	r2, [r7, #16]
 800b78c:	6839      	ldr	r1, [r7, #0]
 800b78e:	68f8      	ldr	r0, [r7, #12]
 800b790:	f000 fb4c 	bl	800be2c <SPI_EndRxTransaction>
 800b794:	4603      	mov	r3, r0
 800b796:	2b00      	cmp	r3, #0
 800b798:	d002      	beq.n	800b7a0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2220      	movs	r2, #32
 800b79e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d002      	beq.n	800b7ae <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	75fb      	strb	r3, [r7, #23]
 800b7ac:	e000      	b.n	800b7b0 <HAL_SPI_Receive+0x246>
  }

error :
 800b7ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b7c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3718      	adds	r7, #24
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b7ca:	b580      	push	{r7, lr}
 800b7cc:	b08a      	sub	sp, #40	; 0x28
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	60f8      	str	r0, [r7, #12]
 800b7d2:	60b9      	str	r1, [r7, #8]
 800b7d4:	607a      	str	r2, [r7, #4]
 800b7d6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d101      	bne.n	800b7f0 <HAL_SPI_TransmitReceive+0x26>
 800b7ec:	2302      	movs	r3, #2
 800b7ee:	e1fb      	b.n	800bbe8 <HAL_SPI_TransmitReceive+0x41e>
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b7f8:	f7fd fe3c 	bl	8009474 <HAL_GetTick>
 800b7fc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b804:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b80c:	887b      	ldrh	r3, [r7, #2]
 800b80e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800b810:	887b      	ldrh	r3, [r7, #2]
 800b812:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b814:	7efb      	ldrb	r3, [r7, #27]
 800b816:	2b01      	cmp	r3, #1
 800b818:	d00e      	beq.n	800b838 <HAL_SPI_TransmitReceive+0x6e>
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b820:	d106      	bne.n	800b830 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	689b      	ldr	r3, [r3, #8]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d102      	bne.n	800b830 <HAL_SPI_TransmitReceive+0x66>
 800b82a:	7efb      	ldrb	r3, [r7, #27]
 800b82c:	2b04      	cmp	r3, #4
 800b82e:	d003      	beq.n	800b838 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800b830:	2302      	movs	r3, #2
 800b832:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b836:	e1cd      	b.n	800bbd4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d005      	beq.n	800b84a <HAL_SPI_TransmitReceive+0x80>
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d002      	beq.n	800b84a <HAL_SPI_TransmitReceive+0x80>
 800b844:	887b      	ldrh	r3, [r7, #2]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d103      	bne.n	800b852 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800b84a:	2301      	movs	r3, #1
 800b84c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b850:	e1c0      	b.n	800bbd4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b858:	b2db      	uxtb	r3, r3
 800b85a:	2b04      	cmp	r3, #4
 800b85c:	d003      	beq.n	800b866 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	2205      	movs	r2, #5
 800b862:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	2200      	movs	r2, #0
 800b86a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	887a      	ldrh	r2, [r7, #2]
 800b876:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	887a      	ldrh	r2, [r7, #2]
 800b87e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	68ba      	ldr	r2, [r7, #8]
 800b886:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	887a      	ldrh	r2, [r7, #2]
 800b88c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	887a      	ldrh	r2, [r7, #2]
 800b892:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2200      	movs	r2, #0
 800b898:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	2200      	movs	r2, #0
 800b89e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	68db      	ldr	r3, [r3, #12]
 800b8a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b8a8:	d802      	bhi.n	800b8b0 <HAL_SPI_TransmitReceive+0xe6>
 800b8aa:	8a3b      	ldrh	r3, [r7, #16]
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d908      	bls.n	800b8c2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	685a      	ldr	r2, [r3, #4]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b8be:	605a      	str	r2, [r3, #4]
 800b8c0:	e007      	b.n	800b8d2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	685a      	ldr	r2, [r3, #4]
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b8d0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8dc:	2b40      	cmp	r3, #64	; 0x40
 800b8de:	d007      	beq.n	800b8f0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b8ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	68db      	ldr	r3, [r3, #12]
 800b8f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b8f8:	d97c      	bls.n	800b9f4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	685b      	ldr	r3, [r3, #4]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d002      	beq.n	800b908 <HAL_SPI_TransmitReceive+0x13e>
 800b902:	8a7b      	ldrh	r3, [r7, #18]
 800b904:	2b01      	cmp	r3, #1
 800b906:	d169      	bne.n	800b9dc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b90c:	881a      	ldrh	r2, [r3, #0]
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b918:	1c9a      	adds	r2, r3, #2
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b922:	b29b      	uxth	r3, r3
 800b924:	3b01      	subs	r3, #1
 800b926:	b29a      	uxth	r2, r3
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b92c:	e056      	b.n	800b9dc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	689b      	ldr	r3, [r3, #8]
 800b934:	f003 0302 	and.w	r3, r3, #2
 800b938:	2b02      	cmp	r3, #2
 800b93a:	d11b      	bne.n	800b974 <HAL_SPI_TransmitReceive+0x1aa>
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b940:	b29b      	uxth	r3, r3
 800b942:	2b00      	cmp	r3, #0
 800b944:	d016      	beq.n	800b974 <HAL_SPI_TransmitReceive+0x1aa>
 800b946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b948:	2b01      	cmp	r3, #1
 800b94a:	d113      	bne.n	800b974 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b950:	881a      	ldrh	r2, [r3, #0]
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b95c:	1c9a      	adds	r2, r3, #2
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b966:	b29b      	uxth	r3, r3
 800b968:	3b01      	subs	r3, #1
 800b96a:	b29a      	uxth	r2, r3
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b970:	2300      	movs	r3, #0
 800b972:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	689b      	ldr	r3, [r3, #8]
 800b97a:	f003 0301 	and.w	r3, r3, #1
 800b97e:	2b01      	cmp	r3, #1
 800b980:	d11c      	bne.n	800b9bc <HAL_SPI_TransmitReceive+0x1f2>
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b988:	b29b      	uxth	r3, r3
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d016      	beq.n	800b9bc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	68da      	ldr	r2, [r3, #12]
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b998:	b292      	uxth	r2, r2
 800b99a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9a0:	1c9a      	adds	r2, r3, #2
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	3b01      	subs	r3, #1
 800b9b0:	b29a      	uxth	r2, r3
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b9bc:	f7fd fd5a 	bl	8009474 <HAL_GetTick>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	69fb      	ldr	r3, [r7, #28]
 800b9c4:	1ad3      	subs	r3, r2, r3
 800b9c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9c8:	429a      	cmp	r2, r3
 800b9ca:	d807      	bhi.n	800b9dc <HAL_SPI_TransmitReceive+0x212>
 800b9cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9d2:	d003      	beq.n	800b9dc <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800b9d4:	2303      	movs	r3, #3
 800b9d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800b9da:	e0fb      	b.n	800bbd4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9e0:	b29b      	uxth	r3, r3
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d1a3      	bne.n	800b92e <HAL_SPI_TransmitReceive+0x164>
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b9ec:	b29b      	uxth	r3, r3
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d19d      	bne.n	800b92e <HAL_SPI_TransmitReceive+0x164>
 800b9f2:	e0df      	b.n	800bbb4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	685b      	ldr	r3, [r3, #4]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d003      	beq.n	800ba04 <HAL_SPI_TransmitReceive+0x23a>
 800b9fc:	8a7b      	ldrh	r3, [r7, #18]
 800b9fe:	2b01      	cmp	r3, #1
 800ba00:	f040 80cb 	bne.w	800bb9a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba08:	b29b      	uxth	r3, r3
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	d912      	bls.n	800ba34 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba12:	881a      	ldrh	r2, [r3, #0]
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba1e:	1c9a      	adds	r2, r3, #2
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba28:	b29b      	uxth	r3, r3
 800ba2a:	3b02      	subs	r3, #2
 800ba2c:	b29a      	uxth	r2, r3
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ba32:	e0b2      	b.n	800bb9a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	330c      	adds	r3, #12
 800ba3e:	7812      	ldrb	r2, [r2, #0]
 800ba40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba46:	1c5a      	adds	r2, r3, #1
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba50:	b29b      	uxth	r3, r3
 800ba52:	3b01      	subs	r3, #1
 800ba54:	b29a      	uxth	r2, r3
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ba5a:	e09e      	b.n	800bb9a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	689b      	ldr	r3, [r3, #8]
 800ba62:	f003 0302 	and.w	r3, r3, #2
 800ba66:	2b02      	cmp	r3, #2
 800ba68:	d134      	bne.n	800bad4 <HAL_SPI_TransmitReceive+0x30a>
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d02f      	beq.n	800bad4 <HAL_SPI_TransmitReceive+0x30a>
 800ba74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d12c      	bne.n	800bad4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba7e:	b29b      	uxth	r3, r3
 800ba80:	2b01      	cmp	r3, #1
 800ba82:	d912      	bls.n	800baaa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba88:	881a      	ldrh	r2, [r3, #0]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba94:	1c9a      	adds	r2, r3, #2
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	3b02      	subs	r3, #2
 800baa2:	b29a      	uxth	r2, r3
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800baa8:	e012      	b.n	800bad0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	330c      	adds	r3, #12
 800bab4:	7812      	ldrb	r2, [r2, #0]
 800bab6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800babc:	1c5a      	adds	r2, r3, #1
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bac6:	b29b      	uxth	r3, r3
 800bac8:	3b01      	subs	r3, #1
 800baca:	b29a      	uxth	r2, r3
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bad0:	2300      	movs	r3, #0
 800bad2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	689b      	ldr	r3, [r3, #8]
 800bada:	f003 0301 	and.w	r3, r3, #1
 800bade:	2b01      	cmp	r3, #1
 800bae0:	d148      	bne.n	800bb74 <HAL_SPI_TransmitReceive+0x3aa>
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bae8:	b29b      	uxth	r3, r3
 800baea:	2b00      	cmp	r3, #0
 800baec:	d042      	beq.n	800bb74 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	2b01      	cmp	r3, #1
 800baf8:	d923      	bls.n	800bb42 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	68da      	ldr	r2, [r3, #12]
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb04:	b292      	uxth	r2, r2
 800bb06:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb0c:	1c9a      	adds	r2, r3, #2
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	3b02      	subs	r3, #2
 800bb1c:	b29a      	uxth	r2, r3
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bb2a:	b29b      	uxth	r3, r3
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	d81f      	bhi.n	800bb70 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	685a      	ldr	r2, [r3, #4]
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bb3e:	605a      	str	r2, [r3, #4]
 800bb40:	e016      	b.n	800bb70 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f103 020c 	add.w	r2, r3, #12
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb4e:	7812      	ldrb	r2, [r2, #0]
 800bb50:	b2d2      	uxtb	r2, r2
 800bb52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb58:	1c5a      	adds	r2, r3, #1
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	3b01      	subs	r3, #1
 800bb68:	b29a      	uxth	r2, r3
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bb70:	2301      	movs	r3, #1
 800bb72:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bb74:	f7fd fc7e 	bl	8009474 <HAL_GetTick>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	69fb      	ldr	r3, [r7, #28]
 800bb7c:	1ad3      	subs	r3, r2, r3
 800bb7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb80:	429a      	cmp	r2, r3
 800bb82:	d803      	bhi.n	800bb8c <HAL_SPI_TransmitReceive+0x3c2>
 800bb84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb8a:	d102      	bne.n	800bb92 <HAL_SPI_TransmitReceive+0x3c8>
 800bb8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d103      	bne.n	800bb9a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800bb92:	2303      	movs	r3, #3
 800bb94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800bb98:	e01c      	b.n	800bbd4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb9e:	b29b      	uxth	r3, r3
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	f47f af5b 	bne.w	800ba5c <HAL_SPI_TransmitReceive+0x292>
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bbac:	b29b      	uxth	r3, r3
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	f47f af54 	bne.w	800ba5c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bbb4:	69fa      	ldr	r2, [r7, #28]
 800bbb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bbb8:	68f8      	ldr	r0, [r7, #12]
 800bbba:	f000 f98f 	bl	800bedc <SPI_EndRxTxTransaction>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d006      	beq.n	800bbd2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	2220      	movs	r2, #32
 800bbce:	661a      	str	r2, [r3, #96]	; 0x60
 800bbd0:	e000      	b.n	800bbd4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800bbd2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bbe4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3728      	adds	r7, #40	; 0x28
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b088      	sub	sp, #32
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	60f8      	str	r0, [r7, #12]
 800bbf8:	60b9      	str	r1, [r7, #8]
 800bbfa:	603b      	str	r3, [r7, #0]
 800bbfc:	4613      	mov	r3, r2
 800bbfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bc00:	f7fd fc38 	bl	8009474 <HAL_GetTick>
 800bc04:	4602      	mov	r2, r0
 800bc06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc08:	1a9b      	subs	r3, r3, r2
 800bc0a:	683a      	ldr	r2, [r7, #0]
 800bc0c:	4413      	add	r3, r2
 800bc0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800bc10:	f7fd fc30 	bl	8009474 <HAL_GetTick>
 800bc14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800bc16:	4b39      	ldr	r3, [pc, #228]	; (800bcfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	015b      	lsls	r3, r3, #5
 800bc1c:	0d1b      	lsrs	r3, r3, #20
 800bc1e:	69fa      	ldr	r2, [r7, #28]
 800bc20:	fb02 f303 	mul.w	r3, r2, r3
 800bc24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bc26:	e054      	b.n	800bcd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc2e:	d050      	beq.n	800bcd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bc30:	f7fd fc20 	bl	8009474 <HAL_GetTick>
 800bc34:	4602      	mov	r2, r0
 800bc36:	69bb      	ldr	r3, [r7, #24]
 800bc38:	1ad3      	subs	r3, r2, r3
 800bc3a:	69fa      	ldr	r2, [r7, #28]
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d902      	bls.n	800bc46 <SPI_WaitFlagStateUntilTimeout+0x56>
 800bc40:	69fb      	ldr	r3, [r7, #28]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d13d      	bne.n	800bcc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	685a      	ldr	r2, [r3, #4]
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bc54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc5e:	d111      	bne.n	800bc84 <SPI_WaitFlagStateUntilTimeout+0x94>
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	689b      	ldr	r3, [r3, #8]
 800bc64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc68:	d004      	beq.n	800bc74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	689b      	ldr	r3, [r3, #8]
 800bc6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc72:	d107      	bne.n	800bc84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	681a      	ldr	r2, [r3, #0]
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc8c:	d10f      	bne.n	800bcae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	681a      	ldr	r2, [r3, #0]
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bc9c:	601a      	str	r2, [r3, #0]
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bcac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	2201      	movs	r2, #1
 800bcb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	2200      	movs	r2, #0
 800bcba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800bcbe:	2303      	movs	r3, #3
 800bcc0:	e017      	b.n	800bcf2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d101      	bne.n	800bccc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800bcc8:	2300      	movs	r3, #0
 800bcca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bccc:	697b      	ldr	r3, [r7, #20]
 800bcce:	3b01      	subs	r3, #1
 800bcd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	689a      	ldr	r2, [r3, #8]
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	4013      	ands	r3, r2
 800bcdc:	68ba      	ldr	r2, [r7, #8]
 800bcde:	429a      	cmp	r2, r3
 800bce0:	bf0c      	ite	eq
 800bce2:	2301      	moveq	r3, #1
 800bce4:	2300      	movne	r3, #0
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	461a      	mov	r2, r3
 800bcea:	79fb      	ldrb	r3, [r7, #7]
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d19b      	bne.n	800bc28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bcf0:	2300      	movs	r3, #0
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3720      	adds	r7, #32
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}
 800bcfa:	bf00      	nop
 800bcfc:	20000000 	.word	0x20000000

0800bd00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b08a      	sub	sp, #40	; 0x28
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	60f8      	str	r0, [r7, #12]
 800bd08:	60b9      	str	r1, [r7, #8]
 800bd0a:	607a      	str	r2, [r7, #4]
 800bd0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800bd0e:	2300      	movs	r3, #0
 800bd10:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800bd12:	f7fd fbaf 	bl	8009474 <HAL_GetTick>
 800bd16:	4602      	mov	r2, r0
 800bd18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd1a:	1a9b      	subs	r3, r3, r2
 800bd1c:	683a      	ldr	r2, [r7, #0]
 800bd1e:	4413      	add	r3, r2
 800bd20:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800bd22:	f7fd fba7 	bl	8009474 <HAL_GetTick>
 800bd26:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	330c      	adds	r3, #12
 800bd2e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800bd30:	4b3d      	ldr	r3, [pc, #244]	; (800be28 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	4613      	mov	r3, r2
 800bd36:	009b      	lsls	r3, r3, #2
 800bd38:	4413      	add	r3, r2
 800bd3a:	00da      	lsls	r2, r3, #3
 800bd3c:	1ad3      	subs	r3, r2, r3
 800bd3e:	0d1b      	lsrs	r3, r3, #20
 800bd40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd42:	fb02 f303 	mul.w	r3, r2, r3
 800bd46:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800bd48:	e060      	b.n	800be0c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800bd50:	d107      	bne.n	800bd62 <SPI_WaitFifoStateUntilTimeout+0x62>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d104      	bne.n	800bd62 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800bd58:	69fb      	ldr	r3, [r7, #28]
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	b2db      	uxtb	r3, r3
 800bd5e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800bd60:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd68:	d050      	beq.n	800be0c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bd6a:	f7fd fb83 	bl	8009474 <HAL_GetTick>
 800bd6e:	4602      	mov	r2, r0
 800bd70:	6a3b      	ldr	r3, [r7, #32]
 800bd72:	1ad3      	subs	r3, r2, r3
 800bd74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d902      	bls.n	800bd80 <SPI_WaitFifoStateUntilTimeout+0x80>
 800bd7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d13d      	bne.n	800bdfc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	685a      	ldr	r2, [r3, #4]
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bd8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	685b      	ldr	r3, [r3, #4]
 800bd94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bd98:	d111      	bne.n	800bdbe <SPI_WaitFifoStateUntilTimeout+0xbe>
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	689b      	ldr	r3, [r3, #8]
 800bd9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bda2:	d004      	beq.n	800bdae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	689b      	ldr	r3, [r3, #8]
 800bda8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdac:	d107      	bne.n	800bdbe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	681a      	ldr	r2, [r3, #0]
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bdbc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bdc6:	d10f      	bne.n	800bde8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	681a      	ldr	r2, [r3, #0]
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bdd6:	601a      	str	r2, [r3, #0]
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	681a      	ldr	r2, [r3, #0]
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bde6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	2201      	movs	r2, #1
 800bdec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800bdf8:	2303      	movs	r3, #3
 800bdfa:	e010      	b.n	800be1e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bdfc:	69bb      	ldr	r3, [r7, #24]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d101      	bne.n	800be06 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800be02:	2300      	movs	r3, #0
 800be04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800be06:	69bb      	ldr	r3, [r7, #24]
 800be08:	3b01      	subs	r3, #1
 800be0a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	689a      	ldr	r2, [r3, #8]
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	4013      	ands	r3, r2
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	429a      	cmp	r2, r3
 800be1a:	d196      	bne.n	800bd4a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800be1c:	2300      	movs	r3, #0
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3728      	adds	r7, #40	; 0x28
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}
 800be26:	bf00      	nop
 800be28:	20000000 	.word	0x20000000

0800be2c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b086      	sub	sp, #24
 800be30:	af02      	add	r7, sp, #8
 800be32:	60f8      	str	r0, [r7, #12]
 800be34:	60b9      	str	r1, [r7, #8]
 800be36:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be40:	d111      	bne.n	800be66 <SPI_EndRxTransaction+0x3a>
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	689b      	ldr	r3, [r3, #8]
 800be46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be4a:	d004      	beq.n	800be56 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	689b      	ldr	r3, [r3, #8]
 800be50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be54:	d107      	bne.n	800be66 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	681a      	ldr	r2, [r3, #0]
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be64:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	9300      	str	r3, [sp, #0]
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	2200      	movs	r2, #0
 800be6e:	2180      	movs	r1, #128	; 0x80
 800be70:	68f8      	ldr	r0, [r7, #12]
 800be72:	f7ff febd 	bl	800bbf0 <SPI_WaitFlagStateUntilTimeout>
 800be76:	4603      	mov	r3, r0
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d007      	beq.n	800be8c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be80:	f043 0220 	orr.w	r2, r3, #32
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800be88:	2303      	movs	r3, #3
 800be8a:	e023      	b.n	800bed4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	685b      	ldr	r3, [r3, #4]
 800be90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be94:	d11d      	bne.n	800bed2 <SPI_EndRxTransaction+0xa6>
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	689b      	ldr	r3, [r3, #8]
 800be9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be9e:	d004      	beq.n	800beaa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	689b      	ldr	r3, [r3, #8]
 800bea4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bea8:	d113      	bne.n	800bed2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	9300      	str	r3, [sp, #0]
 800beae:	68bb      	ldr	r3, [r7, #8]
 800beb0:	2200      	movs	r2, #0
 800beb2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800beb6:	68f8      	ldr	r0, [r7, #12]
 800beb8:	f7ff ff22 	bl	800bd00 <SPI_WaitFifoStateUntilTimeout>
 800bebc:	4603      	mov	r3, r0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d007      	beq.n	800bed2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bec6:	f043 0220 	orr.w	r2, r3, #32
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800bece:	2303      	movs	r3, #3
 800bed0:	e000      	b.n	800bed4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800bed2:	2300      	movs	r3, #0
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3710      	adds	r7, #16
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}

0800bedc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b086      	sub	sp, #24
 800bee0:	af02      	add	r7, sp, #8
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	9300      	str	r3, [sp, #0]
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	2200      	movs	r2, #0
 800bef0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800bef4:	68f8      	ldr	r0, [r7, #12]
 800bef6:	f7ff ff03 	bl	800bd00 <SPI_WaitFifoStateUntilTimeout>
 800befa:	4603      	mov	r3, r0
 800befc:	2b00      	cmp	r3, #0
 800befe:	d007      	beq.n	800bf10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf04:	f043 0220 	orr.w	r2, r3, #32
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bf0c:	2303      	movs	r3, #3
 800bf0e:	e027      	b.n	800bf60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	9300      	str	r3, [sp, #0]
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	2200      	movs	r2, #0
 800bf18:	2180      	movs	r1, #128	; 0x80
 800bf1a:	68f8      	ldr	r0, [r7, #12]
 800bf1c:	f7ff fe68 	bl	800bbf0 <SPI_WaitFlagStateUntilTimeout>
 800bf20:	4603      	mov	r3, r0
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d007      	beq.n	800bf36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf2a:	f043 0220 	orr.w	r2, r3, #32
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bf32:	2303      	movs	r3, #3
 800bf34:	e014      	b.n	800bf60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	9300      	str	r3, [sp, #0]
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800bf42:	68f8      	ldr	r0, [r7, #12]
 800bf44:	f7ff fedc 	bl	800bd00 <SPI_WaitFifoStateUntilTimeout>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d007      	beq.n	800bf5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf52:	f043 0220 	orr.w	r2, r3, #32
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800bf5a:	2303      	movs	r3, #3
 800bf5c:	e000      	b.n	800bf60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bf5e:	2300      	movs	r3, #0
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3710      	adds	r7, #16
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}

0800bf68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b082      	sub	sp, #8
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d101      	bne.n	800bf7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bf76:	2301      	movs	r3, #1
 800bf78:	e049      	b.n	800c00e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf80:	b2db      	uxtb	r3, r3
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d106      	bne.n	800bf94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f7f5 f9ca 	bl	8001328 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2202      	movs	r2, #2
 800bf98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681a      	ldr	r2, [r3, #0]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	3304      	adds	r3, #4
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	4610      	mov	r0, r2
 800bfa8:	f000 fae6 	bl	800c578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2201      	movs	r2, #1
 800bfc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2201      	movs	r2, #1
 800bfd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2201      	movs	r2, #1
 800bfe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2201      	movs	r2, #1
 800bff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	2201      	movs	r2, #1
 800bff8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2201      	movs	r2, #1
 800c000:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	2201      	movs	r2, #1
 800c008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c00c:	2300      	movs	r3, #0
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3708      	adds	r7, #8
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
	...

0800c018 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c026:	b2db      	uxtb	r3, r3
 800c028:	2b01      	cmp	r3, #1
 800c02a:	d001      	beq.n	800c030 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c02c:	2301      	movs	r3, #1
 800c02e:	e033      	b.n	800c098 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2202      	movs	r2, #2
 800c034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	4a19      	ldr	r2, [pc, #100]	; (800c0a4 <HAL_TIM_Base_Start+0x8c>)
 800c03e:	4293      	cmp	r3, r2
 800c040:	d009      	beq.n	800c056 <HAL_TIM_Base_Start+0x3e>
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c04a:	d004      	beq.n	800c056 <HAL_TIM_Base_Start+0x3e>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	4a15      	ldr	r2, [pc, #84]	; (800c0a8 <HAL_TIM_Base_Start+0x90>)
 800c052:	4293      	cmp	r3, r2
 800c054:	d115      	bne.n	800c082 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	689a      	ldr	r2, [r3, #8]
 800c05c:	4b13      	ldr	r3, [pc, #76]	; (800c0ac <HAL_TIM_Base_Start+0x94>)
 800c05e:	4013      	ands	r3, r2
 800c060:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	2b06      	cmp	r3, #6
 800c066:	d015      	beq.n	800c094 <HAL_TIM_Base_Start+0x7c>
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c06e:	d011      	beq.n	800c094 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	681a      	ldr	r2, [r3, #0]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f042 0201 	orr.w	r2, r2, #1
 800c07e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c080:	e008      	b.n	800c094 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	681a      	ldr	r2, [r3, #0]
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f042 0201 	orr.w	r2, r2, #1
 800c090:	601a      	str	r2, [r3, #0]
 800c092:	e000      	b.n	800c096 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c094:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c096:	2300      	movs	r3, #0
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3714      	adds	r7, #20
 800c09c:	46bd      	mov	sp, r7
 800c09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a2:	4770      	bx	lr
 800c0a4:	40012c00 	.word	0x40012c00
 800c0a8:	40014000 	.word	0x40014000
 800c0ac:	00010007 	.word	0x00010007

0800c0b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b085      	sub	sp, #20
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d001      	beq.n	800c0c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	e03b      	b.n	800c140 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2202      	movs	r2, #2
 800c0cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	68da      	ldr	r2, [r3, #12]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	f042 0201 	orr.w	r2, r2, #1
 800c0de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	4a19      	ldr	r2, [pc, #100]	; (800c14c <HAL_TIM_Base_Start_IT+0x9c>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d009      	beq.n	800c0fe <HAL_TIM_Base_Start_IT+0x4e>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0f2:	d004      	beq.n	800c0fe <HAL_TIM_Base_Start_IT+0x4e>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	4a15      	ldr	r2, [pc, #84]	; (800c150 <HAL_TIM_Base_Start_IT+0xa0>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d115      	bne.n	800c12a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	689a      	ldr	r2, [r3, #8]
 800c104:	4b13      	ldr	r3, [pc, #76]	; (800c154 <HAL_TIM_Base_Start_IT+0xa4>)
 800c106:	4013      	ands	r3, r2
 800c108:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2b06      	cmp	r3, #6
 800c10e:	d015      	beq.n	800c13c <HAL_TIM_Base_Start_IT+0x8c>
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c116:	d011      	beq.n	800c13c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	681a      	ldr	r2, [r3, #0]
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f042 0201 	orr.w	r2, r2, #1
 800c126:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c128:	e008      	b.n	800c13c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	681a      	ldr	r2, [r3, #0]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f042 0201 	orr.w	r2, r2, #1
 800c138:	601a      	str	r2, [r3, #0]
 800c13a:	e000      	b.n	800c13e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c13c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c13e:	2300      	movs	r3, #0
}
 800c140:	4618      	mov	r0, r3
 800c142:	3714      	adds	r7, #20
 800c144:	46bd      	mov	sp, r7
 800c146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14a:	4770      	bx	lr
 800c14c:	40012c00 	.word	0x40012c00
 800c150:	40014000 	.word	0x40014000
 800c154:	00010007 	.word	0x00010007

0800c158 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b082      	sub	sp, #8
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	691b      	ldr	r3, [r3, #16]
 800c166:	f003 0302 	and.w	r3, r3, #2
 800c16a:	2b02      	cmp	r3, #2
 800c16c:	d122      	bne.n	800c1b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	68db      	ldr	r3, [r3, #12]
 800c174:	f003 0302 	and.w	r3, r3, #2
 800c178:	2b02      	cmp	r3, #2
 800c17a:	d11b      	bne.n	800c1b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f06f 0202 	mvn.w	r2, #2
 800c184:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2201      	movs	r2, #1
 800c18a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	699b      	ldr	r3, [r3, #24]
 800c192:	f003 0303 	and.w	r3, r3, #3
 800c196:	2b00      	cmp	r3, #0
 800c198:	d003      	beq.n	800c1a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f000 f9ce 	bl	800c53c <HAL_TIM_IC_CaptureCallback>
 800c1a0:	e005      	b.n	800c1ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	f000 f9c0 	bl	800c528 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f000 f9d1 	bl	800c550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	691b      	ldr	r3, [r3, #16]
 800c1ba:	f003 0304 	and.w	r3, r3, #4
 800c1be:	2b04      	cmp	r3, #4
 800c1c0:	d122      	bne.n	800c208 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	68db      	ldr	r3, [r3, #12]
 800c1c8:	f003 0304 	and.w	r3, r3, #4
 800c1cc:	2b04      	cmp	r3, #4
 800c1ce:	d11b      	bne.n	800c208 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f06f 0204 	mvn.w	r2, #4
 800c1d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2202      	movs	r2, #2
 800c1de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	699b      	ldr	r3, [r3, #24]
 800c1e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d003      	beq.n	800c1f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1ee:	6878      	ldr	r0, [r7, #4]
 800c1f0:	f000 f9a4 	bl	800c53c <HAL_TIM_IC_CaptureCallback>
 800c1f4:	e005      	b.n	800c202 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f000 f996 	bl	800c528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f000 f9a7 	bl	800c550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2200      	movs	r2, #0
 800c206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	691b      	ldr	r3, [r3, #16]
 800c20e:	f003 0308 	and.w	r3, r3, #8
 800c212:	2b08      	cmp	r3, #8
 800c214:	d122      	bne.n	800c25c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	68db      	ldr	r3, [r3, #12]
 800c21c:	f003 0308 	and.w	r3, r3, #8
 800c220:	2b08      	cmp	r3, #8
 800c222:	d11b      	bne.n	800c25c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f06f 0208 	mvn.w	r2, #8
 800c22c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2204      	movs	r2, #4
 800c232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	69db      	ldr	r3, [r3, #28]
 800c23a:	f003 0303 	and.w	r3, r3, #3
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d003      	beq.n	800c24a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f000 f97a 	bl	800c53c <HAL_TIM_IC_CaptureCallback>
 800c248:	e005      	b.n	800c256 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f000 f96c 	bl	800c528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c250:	6878      	ldr	r0, [r7, #4]
 800c252:	f000 f97d 	bl	800c550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2200      	movs	r2, #0
 800c25a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	691b      	ldr	r3, [r3, #16]
 800c262:	f003 0310 	and.w	r3, r3, #16
 800c266:	2b10      	cmp	r3, #16
 800c268:	d122      	bne.n	800c2b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	f003 0310 	and.w	r3, r3, #16
 800c274:	2b10      	cmp	r3, #16
 800c276:	d11b      	bne.n	800c2b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f06f 0210 	mvn.w	r2, #16
 800c280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2208      	movs	r2, #8
 800c286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	69db      	ldr	r3, [r3, #28]
 800c28e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c292:	2b00      	cmp	r3, #0
 800c294:	d003      	beq.n	800c29e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f000 f950 	bl	800c53c <HAL_TIM_IC_CaptureCallback>
 800c29c:	e005      	b.n	800c2aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f000 f942 	bl	800c528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 f953 	bl	800c550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	691b      	ldr	r3, [r3, #16]
 800c2b6:	f003 0301 	and.w	r3, r3, #1
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d10e      	bne.n	800c2dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	68db      	ldr	r3, [r3, #12]
 800c2c4:	f003 0301 	and.w	r3, r3, #1
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	d107      	bne.n	800c2dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f06f 0201 	mvn.w	r2, #1
 800c2d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f7f4 f95c 	bl	8000594 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	691b      	ldr	r3, [r3, #16]
 800c2e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2e6:	2b80      	cmp	r3, #128	; 0x80
 800c2e8:	d10e      	bne.n	800c308 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2f4:	2b80      	cmp	r3, #128	; 0x80
 800c2f6:	d107      	bne.n	800c308 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f000 faa6 	bl	800c854 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	691b      	ldr	r3, [r3, #16]
 800c30e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c312:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c316:	d10e      	bne.n	800c336 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	68db      	ldr	r3, [r3, #12]
 800c31e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c322:	2b80      	cmp	r3, #128	; 0x80
 800c324:	d107      	bne.n	800c336 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c32e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f000 fa99 	bl	800c868 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	691b      	ldr	r3, [r3, #16]
 800c33c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c340:	2b40      	cmp	r3, #64	; 0x40
 800c342:	d10e      	bne.n	800c362 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	68db      	ldr	r3, [r3, #12]
 800c34a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c34e:	2b40      	cmp	r3, #64	; 0x40
 800c350:	d107      	bne.n	800c362 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c35a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f000 f901 	bl	800c564 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	691b      	ldr	r3, [r3, #16]
 800c368:	f003 0320 	and.w	r3, r3, #32
 800c36c:	2b20      	cmp	r3, #32
 800c36e:	d10e      	bne.n	800c38e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	68db      	ldr	r3, [r3, #12]
 800c376:	f003 0320 	and.w	r3, r3, #32
 800c37a:	2b20      	cmp	r3, #32
 800c37c:	d107      	bne.n	800c38e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f06f 0220 	mvn.w	r2, #32
 800c386:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f000 fa59 	bl	800c840 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c38e:	bf00      	nop
 800c390:	3708      	adds	r7, #8
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}

0800c396 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c396:	b580      	push	{r7, lr}
 800c398:	b084      	sub	sp, #16
 800c39a:	af00      	add	r7, sp, #0
 800c39c:	6078      	str	r0, [r7, #4]
 800c39e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c3aa:	2b01      	cmp	r3, #1
 800c3ac:	d101      	bne.n	800c3b2 <HAL_TIM_ConfigClockSource+0x1c>
 800c3ae:	2302      	movs	r3, #2
 800c3b0:	e0b6      	b.n	800c520 <HAL_TIM_ConfigClockSource+0x18a>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2201      	movs	r2, #1
 800c3b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2202      	movs	r2, #2
 800c3be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	689b      	ldr	r3, [r3, #8]
 800c3c8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c3d0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c3d4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c3dc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	68ba      	ldr	r2, [r7, #8]
 800c3e4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c3ee:	d03e      	beq.n	800c46e <HAL_TIM_ConfigClockSource+0xd8>
 800c3f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c3f4:	f200 8087 	bhi.w	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c3f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c3fc:	f000 8086 	beq.w	800c50c <HAL_TIM_ConfigClockSource+0x176>
 800c400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c404:	d87f      	bhi.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c406:	2b70      	cmp	r3, #112	; 0x70
 800c408:	d01a      	beq.n	800c440 <HAL_TIM_ConfigClockSource+0xaa>
 800c40a:	2b70      	cmp	r3, #112	; 0x70
 800c40c:	d87b      	bhi.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c40e:	2b60      	cmp	r3, #96	; 0x60
 800c410:	d050      	beq.n	800c4b4 <HAL_TIM_ConfigClockSource+0x11e>
 800c412:	2b60      	cmp	r3, #96	; 0x60
 800c414:	d877      	bhi.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c416:	2b50      	cmp	r3, #80	; 0x50
 800c418:	d03c      	beq.n	800c494 <HAL_TIM_ConfigClockSource+0xfe>
 800c41a:	2b50      	cmp	r3, #80	; 0x50
 800c41c:	d873      	bhi.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c41e:	2b40      	cmp	r3, #64	; 0x40
 800c420:	d058      	beq.n	800c4d4 <HAL_TIM_ConfigClockSource+0x13e>
 800c422:	2b40      	cmp	r3, #64	; 0x40
 800c424:	d86f      	bhi.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c426:	2b30      	cmp	r3, #48	; 0x30
 800c428:	d064      	beq.n	800c4f4 <HAL_TIM_ConfigClockSource+0x15e>
 800c42a:	2b30      	cmp	r3, #48	; 0x30
 800c42c:	d86b      	bhi.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c42e:	2b20      	cmp	r3, #32
 800c430:	d060      	beq.n	800c4f4 <HAL_TIM_ConfigClockSource+0x15e>
 800c432:	2b20      	cmp	r3, #32
 800c434:	d867      	bhi.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
 800c436:	2b00      	cmp	r3, #0
 800c438:	d05c      	beq.n	800c4f4 <HAL_TIM_ConfigClockSource+0x15e>
 800c43a:	2b10      	cmp	r3, #16
 800c43c:	d05a      	beq.n	800c4f4 <HAL_TIM_ConfigClockSource+0x15e>
 800c43e:	e062      	b.n	800c506 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	6818      	ldr	r0, [r3, #0]
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	6899      	ldr	r1, [r3, #8]
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	685a      	ldr	r2, [r3, #4]
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	68db      	ldr	r3, [r3, #12]
 800c450:	f000 f970 	bl	800c734 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	689b      	ldr	r3, [r3, #8]
 800c45a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c462:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	68ba      	ldr	r2, [r7, #8]
 800c46a:	609a      	str	r2, [r3, #8]
      break;
 800c46c:	e04f      	b.n	800c50e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6818      	ldr	r0, [r3, #0]
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	6899      	ldr	r1, [r3, #8]
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	685a      	ldr	r2, [r3, #4]
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	68db      	ldr	r3, [r3, #12]
 800c47e:	f000 f959 	bl	800c734 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	689a      	ldr	r2, [r3, #8]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c490:	609a      	str	r2, [r3, #8]
      break;
 800c492:	e03c      	b.n	800c50e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	6818      	ldr	r0, [r3, #0]
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	6859      	ldr	r1, [r3, #4]
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	68db      	ldr	r3, [r3, #12]
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	f000 f8cd 	bl	800c640 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	2150      	movs	r1, #80	; 0x50
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f000 f926 	bl	800c6fe <TIM_ITRx_SetConfig>
      break;
 800c4b2:	e02c      	b.n	800c50e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6818      	ldr	r0, [r3, #0]
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	6859      	ldr	r1, [r3, #4]
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	68db      	ldr	r3, [r3, #12]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	f000 f8ec 	bl	800c69e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	2160      	movs	r1, #96	; 0x60
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f000 f916 	bl	800c6fe <TIM_ITRx_SetConfig>
      break;
 800c4d2:	e01c      	b.n	800c50e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6818      	ldr	r0, [r3, #0]
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	6859      	ldr	r1, [r3, #4]
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	68db      	ldr	r3, [r3, #12]
 800c4e0:	461a      	mov	r2, r3
 800c4e2:	f000 f8ad 	bl	800c640 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	2140      	movs	r1, #64	; 0x40
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f000 f906 	bl	800c6fe <TIM_ITRx_SetConfig>
      break;
 800c4f2:	e00c      	b.n	800c50e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681a      	ldr	r2, [r3, #0]
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	4610      	mov	r0, r2
 800c500:	f000 f8fd 	bl	800c6fe <TIM_ITRx_SetConfig>
      break;
 800c504:	e003      	b.n	800c50e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c506:	2301      	movs	r3, #1
 800c508:	73fb      	strb	r3, [r7, #15]
      break;
 800c50a:	e000      	b.n	800c50e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c50c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2201      	movs	r2, #1
 800c512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2200      	movs	r2, #0
 800c51a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c51e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c520:	4618      	mov	r0, r3
 800c522:	3710      	adds	r7, #16
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}

0800c528 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c528:	b480      	push	{r7}
 800c52a:	b083      	sub	sp, #12
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c530:	bf00      	nop
 800c532:	370c      	adds	r7, #12
 800c534:	46bd      	mov	sp, r7
 800c536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53a:	4770      	bx	lr

0800c53c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c53c:	b480      	push	{r7}
 800c53e:	b083      	sub	sp, #12
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c544:	bf00      	nop
 800c546:	370c      	adds	r7, #12
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c558:	bf00      	nop
 800c55a:	370c      	adds	r7, #12
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr

0800c564 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c56c:	bf00      	nop
 800c56e:	370c      	adds	r7, #12
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr

0800c578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c578:	b480      	push	{r7}
 800c57a:	b085      	sub	sp, #20
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	4a2a      	ldr	r2, [pc, #168]	; (800c634 <TIM_Base_SetConfig+0xbc>)
 800c58c:	4293      	cmp	r3, r2
 800c58e:	d003      	beq.n	800c598 <TIM_Base_SetConfig+0x20>
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c596:	d108      	bne.n	800c5aa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c59e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	685b      	ldr	r3, [r3, #4]
 800c5a4:	68fa      	ldr	r2, [r7, #12]
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	4a21      	ldr	r2, [pc, #132]	; (800c634 <TIM_Base_SetConfig+0xbc>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d00b      	beq.n	800c5ca <TIM_Base_SetConfig+0x52>
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c5b8:	d007      	beq.n	800c5ca <TIM_Base_SetConfig+0x52>
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	4a1e      	ldr	r2, [pc, #120]	; (800c638 <TIM_Base_SetConfig+0xc0>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d003      	beq.n	800c5ca <TIM_Base_SetConfig+0x52>
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	4a1d      	ldr	r2, [pc, #116]	; (800c63c <TIM_Base_SetConfig+0xc4>)
 800c5c6:	4293      	cmp	r3, r2
 800c5c8:	d108      	bne.n	800c5dc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c5d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	68db      	ldr	r3, [r3, #12]
 800c5d6:	68fa      	ldr	r2, [r7, #12]
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	695b      	ldr	r3, [r3, #20]
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	68fa      	ldr	r2, [r7, #12]
 800c5ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	689a      	ldr	r2, [r3, #8]
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	4a0c      	ldr	r2, [pc, #48]	; (800c634 <TIM_Base_SetConfig+0xbc>)
 800c604:	4293      	cmp	r3, r2
 800c606:	d007      	beq.n	800c618 <TIM_Base_SetConfig+0xa0>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	4a0b      	ldr	r2, [pc, #44]	; (800c638 <TIM_Base_SetConfig+0xc0>)
 800c60c:	4293      	cmp	r3, r2
 800c60e:	d003      	beq.n	800c618 <TIM_Base_SetConfig+0xa0>
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	4a0a      	ldr	r2, [pc, #40]	; (800c63c <TIM_Base_SetConfig+0xc4>)
 800c614:	4293      	cmp	r3, r2
 800c616:	d103      	bne.n	800c620 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	691a      	ldr	r2, [r3, #16]
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2201      	movs	r2, #1
 800c624:	615a      	str	r2, [r3, #20]
}
 800c626:	bf00      	nop
 800c628:	3714      	adds	r7, #20
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop
 800c634:	40012c00 	.word	0x40012c00
 800c638:	40014000 	.word	0x40014000
 800c63c:	40014400 	.word	0x40014400

0800c640 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c640:	b480      	push	{r7}
 800c642:	b087      	sub	sp, #28
 800c644:	af00      	add	r7, sp, #0
 800c646:	60f8      	str	r0, [r7, #12]
 800c648:	60b9      	str	r1, [r7, #8]
 800c64a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	6a1b      	ldr	r3, [r3, #32]
 800c650:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	6a1b      	ldr	r3, [r3, #32]
 800c656:	f023 0201 	bic.w	r2, r3, #1
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	699b      	ldr	r3, [r3, #24]
 800c662:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c664:	693b      	ldr	r3, [r7, #16]
 800c666:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c66a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	011b      	lsls	r3, r3, #4
 800c670:	693a      	ldr	r2, [r7, #16]
 800c672:	4313      	orrs	r3, r2
 800c674:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	f023 030a 	bic.w	r3, r3, #10
 800c67c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c67e:	697a      	ldr	r2, [r7, #20]
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	4313      	orrs	r3, r2
 800c684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	693a      	ldr	r2, [r7, #16]
 800c68a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	697a      	ldr	r2, [r7, #20]
 800c690:	621a      	str	r2, [r3, #32]
}
 800c692:	bf00      	nop
 800c694:	371c      	adds	r7, #28
 800c696:	46bd      	mov	sp, r7
 800c698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69c:	4770      	bx	lr

0800c69e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c69e:	b480      	push	{r7}
 800c6a0:	b087      	sub	sp, #28
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	60f8      	str	r0, [r7, #12]
 800c6a6:	60b9      	str	r1, [r7, #8]
 800c6a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	6a1b      	ldr	r3, [r3, #32]
 800c6ae:	f023 0210 	bic.w	r2, r3, #16
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	699b      	ldr	r3, [r3, #24]
 800c6ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	6a1b      	ldr	r3, [r3, #32]
 800c6c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c6c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	031b      	lsls	r3, r3, #12
 800c6ce:	697a      	ldr	r2, [r7, #20]
 800c6d0:	4313      	orrs	r3, r2
 800c6d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c6da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	011b      	lsls	r3, r3, #4
 800c6e0:	693a      	ldr	r2, [r7, #16]
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	697a      	ldr	r2, [r7, #20]
 800c6ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	693a      	ldr	r2, [r7, #16]
 800c6f0:	621a      	str	r2, [r3, #32]
}
 800c6f2:	bf00      	nop
 800c6f4:	371c      	adds	r7, #28
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fc:	4770      	bx	lr

0800c6fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c6fe:	b480      	push	{r7}
 800c700:	b085      	sub	sp, #20
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]
 800c706:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	689b      	ldr	r3, [r3, #8]
 800c70c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c714:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c716:	683a      	ldr	r2, [r7, #0]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	4313      	orrs	r3, r2
 800c71c:	f043 0307 	orr.w	r3, r3, #7
 800c720:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	68fa      	ldr	r2, [r7, #12]
 800c726:	609a      	str	r2, [r3, #8]
}
 800c728:	bf00      	nop
 800c72a:	3714      	adds	r7, #20
 800c72c:	46bd      	mov	sp, r7
 800c72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c732:	4770      	bx	lr

0800c734 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c734:	b480      	push	{r7}
 800c736:	b087      	sub	sp, #28
 800c738:	af00      	add	r7, sp, #0
 800c73a:	60f8      	str	r0, [r7, #12]
 800c73c:	60b9      	str	r1, [r7, #8]
 800c73e:	607a      	str	r2, [r7, #4]
 800c740:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	689b      	ldr	r3, [r3, #8]
 800c746:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c74e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	021a      	lsls	r2, r3, #8
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	431a      	orrs	r2, r3
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	697a      	ldr	r2, [r7, #20]
 800c75e:	4313      	orrs	r3, r2
 800c760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	697a      	ldr	r2, [r7, #20]
 800c766:	609a      	str	r2, [r3, #8]
}
 800c768:	bf00      	nop
 800c76a:	371c      	adds	r7, #28
 800c76c:	46bd      	mov	sp, r7
 800c76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c772:	4770      	bx	lr

0800c774 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c774:	b480      	push	{r7}
 800c776:	b085      	sub	sp, #20
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c784:	2b01      	cmp	r3, #1
 800c786:	d101      	bne.n	800c78c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c788:	2302      	movs	r3, #2
 800c78a:	e04f      	b.n	800c82c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2201      	movs	r2, #1
 800c790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2202      	movs	r2, #2
 800c798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	689b      	ldr	r3, [r3, #8]
 800c7aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4a21      	ldr	r2, [pc, #132]	; (800c838 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800c7b2:	4293      	cmp	r3, r2
 800c7b4:	d108      	bne.n	800c7c8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c7bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	68fa      	ldr	r2, [r7, #12]
 800c7c4:	4313      	orrs	r3, r2
 800c7c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c7ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	68fa      	ldr	r2, [r7, #12]
 800c7d6:	4313      	orrs	r3, r2
 800c7d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	68fa      	ldr	r2, [r7, #12]
 800c7e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4a14      	ldr	r2, [pc, #80]	; (800c838 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	d009      	beq.n	800c800 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c7f4:	d004      	beq.n	800c800 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	4a10      	ldr	r2, [pc, #64]	; (800c83c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800c7fc:	4293      	cmp	r3, r2
 800c7fe:	d10c      	bne.n	800c81a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c800:	68bb      	ldr	r3, [r7, #8]
 800c802:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c806:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c808:	683b      	ldr	r3, [r7, #0]
 800c80a:	689b      	ldr	r3, [r3, #8]
 800c80c:	68ba      	ldr	r2, [r7, #8]
 800c80e:	4313      	orrs	r3, r2
 800c810:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	68ba      	ldr	r2, [r7, #8]
 800c818:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2201      	movs	r2, #1
 800c81e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2200      	movs	r2, #0
 800c826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c82a:	2300      	movs	r3, #0
}
 800c82c:	4618      	mov	r0, r3
 800c82e:	3714      	adds	r7, #20
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr
 800c838:	40012c00 	.word	0x40012c00
 800c83c:	40014000 	.word	0x40014000

0800c840 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c840:	b480      	push	{r7}
 800c842:	b083      	sub	sp, #12
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c848:	bf00      	nop
 800c84a:	370c      	adds	r7, #12
 800c84c:	46bd      	mov	sp, r7
 800c84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c852:	4770      	bx	lr

0800c854 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c854:	b480      	push	{r7}
 800c856:	b083      	sub	sp, #12
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c85c:	bf00      	nop
 800c85e:	370c      	adds	r7, #12
 800c860:	46bd      	mov	sp, r7
 800c862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c866:	4770      	bx	lr

0800c868 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c868:	b480      	push	{r7}
 800c86a:	b083      	sub	sp, #12
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c870:	bf00      	nop
 800c872:	370c      	adds	r7, #12
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b082      	sub	sp, #8
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d101      	bne.n	800c88e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	e040      	b.n	800c910 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c892:	2b00      	cmp	r3, #0
 800c894:	d106      	bne.n	800c8a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2200      	movs	r2, #0
 800c89a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f7f4 fbd6 	bl	8001050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2224      	movs	r2, #36	; 0x24
 800c8a8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	681a      	ldr	r2, [r3, #0]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	f022 0201 	bic.w	r2, r2, #1
 800c8b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f000 fbe8 	bl	800d090 <UART_SetConfig>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	2b01      	cmp	r3, #1
 800c8c4:	d101      	bne.n	800c8ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	e022      	b.n	800c910 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d002      	beq.n	800c8d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800c8d2:	6878      	ldr	r0, [r7, #4]
 800c8d4:	f000 fe36 	bl	800d544 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	685a      	ldr	r2, [r3, #4]
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c8e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	689a      	ldr	r2, [r3, #8]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c8f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f042 0201 	orr.w	r2, r2, #1
 800c906:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 febd 	bl	800d688 <UART_CheckIdleState>
 800c90e:	4603      	mov	r3, r0
}
 800c910:	4618      	mov	r0, r3
 800c912:	3708      	adds	r7, #8
 800c914:	46bd      	mov	sp, r7
 800c916:	bd80      	pop	{r7, pc}

0800c918 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c918:	b480      	push	{r7}
 800c91a:	b08b      	sub	sp, #44	; 0x2c
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	60f8      	str	r0, [r7, #12]
 800c920:	60b9      	str	r1, [r7, #8]
 800c922:	4613      	mov	r3, r2
 800c924:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c92a:	2b20      	cmp	r3, #32
 800c92c:	d156      	bne.n	800c9dc <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d002      	beq.n	800c93a <HAL_UART_Transmit_IT+0x22>
 800c934:	88fb      	ldrh	r3, [r7, #6]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d101      	bne.n	800c93e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800c93a:	2301      	movs	r3, #1
 800c93c:	e04f      	b.n	800c9de <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800c944:	2b01      	cmp	r3, #1
 800c946:	d101      	bne.n	800c94c <HAL_UART_Transmit_IT+0x34>
 800c948:	2302      	movs	r3, #2
 800c94a:	e048      	b.n	800c9de <HAL_UART_Transmit_IT+0xc6>
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	2201      	movs	r2, #1
 800c950:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	68ba      	ldr	r2, [r7, #8]
 800c958:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	88fa      	ldrh	r2, [r7, #6]
 800c95e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	88fa      	ldrh	r2, [r7, #6]
 800c966:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	2200      	movs	r2, #0
 800c96e:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2200      	movs	r2, #0
 800c974:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	2221      	movs	r2, #33	; 0x21
 800c97c:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	689b      	ldr	r3, [r3, #8]
 800c982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c986:	d107      	bne.n	800c998 <HAL_UART_Transmit_IT+0x80>
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	691b      	ldr	r3, [r3, #16]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d103      	bne.n	800c998 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	4a16      	ldr	r2, [pc, #88]	; (800c9ec <HAL_UART_Transmit_IT+0xd4>)
 800c994:	669a      	str	r2, [r3, #104]	; 0x68
 800c996:	e002      	b.n	800c99e <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	4a15      	ldr	r2, [pc, #84]	; (800c9f0 <HAL_UART_Transmit_IT+0xd8>)
 800c99c:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	e853 3f00 	ldrex	r3, [r3]
 800c9b2:	613b      	str	r3, [r7, #16]
   return(result);
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9ba:	627b      	str	r3, [r7, #36]	; 0x24
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9c4:	623b      	str	r3, [r7, #32]
 800c9c6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9c8:	69f9      	ldr	r1, [r7, #28]
 800c9ca:	6a3a      	ldr	r2, [r7, #32]
 800c9cc:	e841 2300 	strex	r3, r2, [r1]
 800c9d0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c9d2:	69bb      	ldr	r3, [r7, #24]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d1e6      	bne.n	800c9a6 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800c9d8:	2300      	movs	r3, #0
 800c9da:	e000      	b.n	800c9de <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800c9dc:	2302      	movs	r3, #2
  }
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	372c      	adds	r7, #44	; 0x2c
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e8:	4770      	bx	lr
 800c9ea:	bf00      	nop
 800c9ec:	0800dbe3 	.word	0x0800dbe3
 800c9f0:	0800db2b 	.word	0x0800db2b

0800c9f4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b08a      	sub	sp, #40	; 0x28
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	60f8      	str	r0, [r7, #12]
 800c9fc:	60b9      	str	r1, [r7, #8]
 800c9fe:	4613      	mov	r3, r2
 800ca00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ca06:	2b20      	cmp	r3, #32
 800ca08:	d142      	bne.n	800ca90 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d002      	beq.n	800ca16 <HAL_UART_Receive_IT+0x22>
 800ca10:	88fb      	ldrh	r3, [r7, #6]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d101      	bne.n	800ca1a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800ca16:	2301      	movs	r3, #1
 800ca18:	e03b      	b.n	800ca92 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ca20:	2b01      	cmp	r3, #1
 800ca22:	d101      	bne.n	800ca28 <HAL_UART_Receive_IT+0x34>
 800ca24:	2302      	movs	r3, #2
 800ca26:	e034      	b.n	800ca92 <HAL_UART_Receive_IT+0x9e>
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	2200      	movs	r2, #0
 800ca34:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	4a18      	ldr	r2, [pc, #96]	; (800ca9c <HAL_UART_Receive_IT+0xa8>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d01f      	beq.n	800ca80 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	685b      	ldr	r3, [r3, #4]
 800ca46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d018      	beq.n	800ca80 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca54:	697b      	ldr	r3, [r7, #20]
 800ca56:	e853 3f00 	ldrex	r3, [r3]
 800ca5a:	613b      	str	r3, [r7, #16]
   return(result);
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ca62:	627b      	str	r3, [r7, #36]	; 0x24
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	461a      	mov	r2, r3
 800ca6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca6c:	623b      	str	r3, [r7, #32]
 800ca6e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca70:	69f9      	ldr	r1, [r7, #28]
 800ca72:	6a3a      	ldr	r2, [r7, #32]
 800ca74:	e841 2300 	strex	r3, r2, [r1]
 800ca78:	61bb      	str	r3, [r7, #24]
   return(result);
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d1e6      	bne.n	800ca4e <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ca80:	88fb      	ldrh	r3, [r7, #6]
 800ca82:	461a      	mov	r2, r3
 800ca84:	68b9      	ldr	r1, [r7, #8]
 800ca86:	68f8      	ldr	r0, [r7, #12]
 800ca88:	f000 ff0c 	bl	800d8a4 <UART_Start_Receive_IT>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	e000      	b.n	800ca92 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800ca90:	2302      	movs	r3, #2
  }
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3728      	adds	r7, #40	; 0x28
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}
 800ca9a:	bf00      	nop
 800ca9c:	40008000 	.word	0x40008000

0800caa0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b0ba      	sub	sp, #232	; 0xe8
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	69db      	ldr	r3, [r3, #28]
 800caae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cac6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800caca:	f640 030f 	movw	r3, #2063	; 0x80f
 800cace:	4013      	ands	r3, r2
 800cad0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800cad4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d115      	bne.n	800cb08 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800cadc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cae0:	f003 0320 	and.w	r3, r3, #32
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d00f      	beq.n	800cb08 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800caec:	f003 0320 	and.w	r3, r3, #32
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d009      	beq.n	800cb08 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	f000 82a6 	beq.w	800d04a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cb02:	6878      	ldr	r0, [r7, #4]
 800cb04:	4798      	blx	r3
      }
      return;
 800cb06:	e2a0      	b.n	800d04a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800cb08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	f000 8117 	beq.w	800cd40 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800cb12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cb16:	f003 0301 	and.w	r3, r3, #1
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d106      	bne.n	800cb2c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800cb1e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800cb22:	4b85      	ldr	r3, [pc, #532]	; (800cd38 <HAL_UART_IRQHandler+0x298>)
 800cb24:	4013      	ands	r3, r2
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	f000 810a 	beq.w	800cd40 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cb2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cb30:	f003 0301 	and.w	r3, r3, #1
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d011      	beq.n	800cb5c <HAL_UART_IRQHandler+0xbc>
 800cb38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cb3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d00b      	beq.n	800cb5c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	2201      	movs	r2, #1
 800cb4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cb52:	f043 0201 	orr.w	r2, r3, #1
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cb60:	f003 0302 	and.w	r3, r3, #2
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d011      	beq.n	800cb8c <HAL_UART_IRQHandler+0xec>
 800cb68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cb6c:	f003 0301 	and.w	r3, r3, #1
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d00b      	beq.n	800cb8c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	2202      	movs	r2, #2
 800cb7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cb82:	f043 0204 	orr.w	r2, r3, #4
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cb90:	f003 0304 	and.w	r3, r3, #4
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d011      	beq.n	800cbbc <HAL_UART_IRQHandler+0x11c>
 800cb98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cb9c:	f003 0301 	and.w	r3, r3, #1
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d00b      	beq.n	800cbbc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	2204      	movs	r2, #4
 800cbaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cbb2:	f043 0202 	orr.w	r2, r3, #2
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cbbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cbc0:	f003 0308 	and.w	r3, r3, #8
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d017      	beq.n	800cbf8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cbc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cbcc:	f003 0320 	and.w	r3, r3, #32
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d105      	bne.n	800cbe0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800cbd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cbd8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d00b      	beq.n	800cbf8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	2208      	movs	r2, #8
 800cbe6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cbee:	f043 0208 	orr.w	r2, r3, #8
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cbf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cbfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d012      	beq.n	800cc2a <HAL_UART_IRQHandler+0x18a>
 800cc04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cc08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d00c      	beq.n	800cc2a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cc18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cc20:	f043 0220 	orr.w	r2, r3, #32
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	f000 820c 	beq.w	800d04e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800cc36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc3a:	f003 0320 	and.w	r3, r3, #32
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d00d      	beq.n	800cc5e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cc42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cc46:	f003 0320 	and.w	r3, r3, #32
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d007      	beq.n	800cc5e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d003      	beq.n	800cc5e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cc64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	689b      	ldr	r3, [r3, #8]
 800cc6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc72:	2b40      	cmp	r3, #64	; 0x40
 800cc74:	d005      	beq.n	800cc82 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cc76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cc7a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d04f      	beq.n	800cd22 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	f000 fed8 	bl	800da38 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	689b      	ldr	r3, [r3, #8]
 800cc8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc92:	2b40      	cmp	r3, #64	; 0x40
 800cc94:	d141      	bne.n	800cd1a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	3308      	adds	r3, #8
 800cc9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cca0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800cca4:	e853 3f00 	ldrex	r3, [r3]
 800cca8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ccac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ccb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	3308      	adds	r3, #8
 800ccbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ccc2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ccc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ccce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ccd2:	e841 2300 	strex	r3, r2, [r1]
 800ccd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ccda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d1d9      	bne.n	800cc96 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d013      	beq.n	800cd12 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccee:	4a13      	ldr	r2, [pc, #76]	; (800cd3c <HAL_UART_IRQHandler+0x29c>)
 800ccf0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f7fc fd3b 	bl	8009772 <HAL_DMA_Abort_IT>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d017      	beq.n	800cd32 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cd06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd08:	687a      	ldr	r2, [r7, #4]
 800cd0a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800cd0c:	4610      	mov	r0, r2
 800cd0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd10:	e00f      	b.n	800cd32 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f000 f9a6 	bl	800d064 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd18:	e00b      	b.n	800cd32 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cd1a:	6878      	ldr	r0, [r7, #4]
 800cd1c:	f000 f9a2 	bl	800d064 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd20:	e007      	b.n	800cd32 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 f99e 	bl	800d064 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800cd30:	e18d      	b.n	800d04e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd32:	bf00      	nop
    return;
 800cd34:	e18b      	b.n	800d04e <HAL_UART_IRQHandler+0x5ae>
 800cd36:	bf00      	nop
 800cd38:	04000120 	.word	0x04000120
 800cd3c:	0800daff 	.word	0x0800daff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cd44:	2b01      	cmp	r3, #1
 800cd46:	f040 8146 	bne.w	800cfd6 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cd4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cd4e:	f003 0310 	and.w	r3, r3, #16
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	f000 813f 	beq.w	800cfd6 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cd58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cd5c:	f003 0310 	and.w	r3, r3, #16
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	f000 8138 	beq.w	800cfd6 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	2210      	movs	r2, #16
 800cd6c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	689b      	ldr	r3, [r3, #8]
 800cd74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd78:	2b40      	cmp	r3, #64	; 0x40
 800cd7a:	f040 80b4 	bne.w	800cee6 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	685b      	ldr	r3, [r3, #4]
 800cd86:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cd8a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	f000 815f 	beq.w	800d052 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cd9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	f080 8157 	bcs.w	800d052 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800cdaa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f003 0320 	and.w	r3, r3, #32
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	f040 8085 	bne.w	800ceca <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800cdcc:	e853 3f00 	ldrex	r3, [r3]
 800cdd0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800cdd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800cdd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cddc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	461a      	mov	r2, r3
 800cde6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cdea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800cdee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdf2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800cdf6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800cdfa:	e841 2300 	strex	r3, r2, [r1]
 800cdfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ce02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d1da      	bne.n	800cdc0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	3308      	adds	r3, #8
 800ce10:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ce14:	e853 3f00 	ldrex	r3, [r3]
 800ce18:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ce1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ce1c:	f023 0301 	bic.w	r3, r3, #1
 800ce20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	3308      	adds	r3, #8
 800ce2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ce2e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ce32:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce34:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ce36:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ce3a:	e841 2300 	strex	r3, r2, [r1]
 800ce3e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ce40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d1e1      	bne.n	800ce0a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	3308      	adds	r3, #8
 800ce4c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ce50:	e853 3f00 	ldrex	r3, [r3]
 800ce54:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ce56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ce58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ce5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	3308      	adds	r3, #8
 800ce66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ce6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ce6c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce6e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ce70:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ce72:	e841 2300 	strex	r3, r2, [r1]
 800ce76:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ce78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d1e3      	bne.n	800ce46 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	2220      	movs	r2, #32
 800ce82:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2200      	movs	r2, #0
 800ce88:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce92:	e853 3f00 	ldrex	r3, [r3]
 800ce96:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ce98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce9a:	f023 0310 	bic.w	r3, r3, #16
 800ce9e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	461a      	mov	r2, r3
 800cea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ceac:	65bb      	str	r3, [r7, #88]	; 0x58
 800ceae:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceb0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ceb2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ceb4:	e841 2300 	strex	r3, r2, [r1]
 800ceb8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ceba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d1e4      	bne.n	800ce8a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cec4:	4618      	mov	r0, r3
 800cec6:	f7fc fc16 	bl	80096f6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ced6:	b29b      	uxth	r3, r3
 800ced8:	1ad3      	subs	r3, r2, r3
 800ceda:	b29b      	uxth	r3, r3
 800cedc:	4619      	mov	r1, r3
 800cede:	6878      	ldr	r0, [r7, #4]
 800cee0:	f000 f8ca 	bl	800d078 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cee4:	e0b5      	b.n	800d052 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cef2:	b29b      	uxth	r3, r3
 800cef4:	1ad3      	subs	r3, r2, r3
 800cef6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800cf00:	b29b      	uxth	r3, r3
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	f000 80a7 	beq.w	800d056 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800cf08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	f000 80a2 	beq.w	800d056 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf1a:	e853 3f00 	ldrex	r3, [r3]
 800cf1e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800cf20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cf26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	461a      	mov	r2, r3
 800cf30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cf34:	647b      	str	r3, [r7, #68]	; 0x44
 800cf36:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf38:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cf3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cf3c:	e841 2300 	strex	r3, r2, [r1]
 800cf40:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800cf42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d1e4      	bne.n	800cf12 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	3308      	adds	r3, #8
 800cf4e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf52:	e853 3f00 	ldrex	r3, [r3]
 800cf56:	623b      	str	r3, [r7, #32]
   return(result);
 800cf58:	6a3b      	ldr	r3, [r7, #32]
 800cf5a:	f023 0301 	bic.w	r3, r3, #1
 800cf5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	3308      	adds	r3, #8
 800cf68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800cf6c:	633a      	str	r2, [r7, #48]	; 0x30
 800cf6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cf72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf74:	e841 2300 	strex	r3, r2, [r1]
 800cf78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cf7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d1e3      	bne.n	800cf48 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2220      	movs	r2, #32
 800cf84:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	2200      	movs	r2, #0
 800cf8a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	e853 3f00 	ldrex	r3, [r3]
 800cf9e:	60fb      	str	r3, [r7, #12]
   return(result);
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	f023 0310 	bic.w	r3, r3, #16
 800cfa6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	461a      	mov	r2, r3
 800cfb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800cfb4:	61fb      	str	r3, [r7, #28]
 800cfb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfb8:	69b9      	ldr	r1, [r7, #24]
 800cfba:	69fa      	ldr	r2, [r7, #28]
 800cfbc:	e841 2300 	strex	r3, r2, [r1]
 800cfc0:	617b      	str	r3, [r7, #20]
   return(result);
 800cfc2:	697b      	ldr	r3, [r7, #20]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d1e4      	bne.n	800cf92 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cfc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800cfcc:	4619      	mov	r1, r3
 800cfce:	6878      	ldr	r0, [r7, #4]
 800cfd0:	f000 f852 	bl	800d078 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cfd4:	e03f      	b.n	800d056 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cfd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cfda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d00e      	beq.n	800d000 <HAL_UART_IRQHandler+0x560>
 800cfe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cfe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d008      	beq.n	800d000 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800cff6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f000 ffdc 	bl	800dfb6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cffe:	e02d      	b.n	800d05c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800d000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d00e      	beq.n	800d02a <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800d00c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d014:	2b00      	cmp	r3, #0
 800d016:	d008      	beq.n	800d02a <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d01c      	beq.n	800d05a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d024:	6878      	ldr	r0, [r7, #4]
 800d026:	4798      	blx	r3
    }
    return;
 800d028:	e017      	b.n	800d05a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d02a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d02e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d032:	2b00      	cmp	r3, #0
 800d034:	d012      	beq.n	800d05c <HAL_UART_IRQHandler+0x5bc>
 800d036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d03a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d00c      	beq.n	800d05c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800d042:	6878      	ldr	r0, [r7, #4]
 800d044:	f000 fe2d 	bl	800dca2 <UART_EndTransmit_IT>
    return;
 800d048:	e008      	b.n	800d05c <HAL_UART_IRQHandler+0x5bc>
      return;
 800d04a:	bf00      	nop
 800d04c:	e006      	b.n	800d05c <HAL_UART_IRQHandler+0x5bc>
    return;
 800d04e:	bf00      	nop
 800d050:	e004      	b.n	800d05c <HAL_UART_IRQHandler+0x5bc>
      return;
 800d052:	bf00      	nop
 800d054:	e002      	b.n	800d05c <HAL_UART_IRQHandler+0x5bc>
      return;
 800d056:	bf00      	nop
 800d058:	e000      	b.n	800d05c <HAL_UART_IRQHandler+0x5bc>
    return;
 800d05a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800d05c:	37e8      	adds	r7, #232	; 0xe8
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
 800d062:	bf00      	nop

0800d064 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d064:	b480      	push	{r7}
 800d066:	b083      	sub	sp, #12
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d06c:	bf00      	nop
 800d06e:	370c      	adds	r7, #12
 800d070:	46bd      	mov	sp, r7
 800d072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d076:	4770      	bx	lr

0800d078 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d078:	b480      	push	{r7}
 800d07a:	b083      	sub	sp, #12
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
 800d080:	460b      	mov	r3, r1
 800d082:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d084:	bf00      	nop
 800d086:	370c      	adds	r7, #12
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr

0800d090 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d094:	b08a      	sub	sp, #40	; 0x28
 800d096:	af00      	add	r7, sp, #0
 800d098:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d09a:	2300      	movs	r3, #0
 800d09c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	689a      	ldr	r2, [r3, #8]
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	691b      	ldr	r3, [r3, #16]
 800d0a8:	431a      	orrs	r2, r3
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	695b      	ldr	r3, [r3, #20]
 800d0ae:	431a      	orrs	r2, r3
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	69db      	ldr	r3, [r3, #28]
 800d0b4:	4313      	orrs	r3, r2
 800d0b6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	681a      	ldr	r2, [r3, #0]
 800d0be:	4b9e      	ldr	r3, [pc, #632]	; (800d338 <UART_SetConfig+0x2a8>)
 800d0c0:	4013      	ands	r3, r2
 800d0c2:	68fa      	ldr	r2, [r7, #12]
 800d0c4:	6812      	ldr	r2, [r2, #0]
 800d0c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d0c8:	430b      	orrs	r3, r1
 800d0ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	685b      	ldr	r3, [r3, #4]
 800d0d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	68da      	ldr	r2, [r3, #12]
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	430a      	orrs	r2, r1
 800d0e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	699b      	ldr	r3, [r3, #24]
 800d0e6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	4a93      	ldr	r2, [pc, #588]	; (800d33c <UART_SetConfig+0x2ac>)
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	d004      	beq.n	800d0fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	6a1b      	ldr	r3, [r3, #32]
 800d0f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0f8:	4313      	orrs	r3, r2
 800d0fa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	689b      	ldr	r3, [r3, #8]
 800d102:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d10c:	430a      	orrs	r2, r1
 800d10e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a8a      	ldr	r2, [pc, #552]	; (800d340 <UART_SetConfig+0x2b0>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d126      	bne.n	800d168 <UART_SetConfig+0xd8>
 800d11a:	4b8a      	ldr	r3, [pc, #552]	; (800d344 <UART_SetConfig+0x2b4>)
 800d11c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d120:	f003 0303 	and.w	r3, r3, #3
 800d124:	2b03      	cmp	r3, #3
 800d126:	d81b      	bhi.n	800d160 <UART_SetConfig+0xd0>
 800d128:	a201      	add	r2, pc, #4	; (adr r2, 800d130 <UART_SetConfig+0xa0>)
 800d12a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d12e:	bf00      	nop
 800d130:	0800d141 	.word	0x0800d141
 800d134:	0800d151 	.word	0x0800d151
 800d138:	0800d149 	.word	0x0800d149
 800d13c:	0800d159 	.word	0x0800d159
 800d140:	2301      	movs	r3, #1
 800d142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d146:	e0ab      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d148:	2302      	movs	r3, #2
 800d14a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d14e:	e0a7      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d150:	2304      	movs	r3, #4
 800d152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d156:	e0a3      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d158:	2308      	movs	r3, #8
 800d15a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d15e:	e09f      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d160:	2310      	movs	r3, #16
 800d162:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d166:	e09b      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	4a76      	ldr	r2, [pc, #472]	; (800d348 <UART_SetConfig+0x2b8>)
 800d16e:	4293      	cmp	r3, r2
 800d170:	d138      	bne.n	800d1e4 <UART_SetConfig+0x154>
 800d172:	4b74      	ldr	r3, [pc, #464]	; (800d344 <UART_SetConfig+0x2b4>)
 800d174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d178:	f003 030c 	and.w	r3, r3, #12
 800d17c:	2b0c      	cmp	r3, #12
 800d17e:	d82d      	bhi.n	800d1dc <UART_SetConfig+0x14c>
 800d180:	a201      	add	r2, pc, #4	; (adr r2, 800d188 <UART_SetConfig+0xf8>)
 800d182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d186:	bf00      	nop
 800d188:	0800d1bd 	.word	0x0800d1bd
 800d18c:	0800d1dd 	.word	0x0800d1dd
 800d190:	0800d1dd 	.word	0x0800d1dd
 800d194:	0800d1dd 	.word	0x0800d1dd
 800d198:	0800d1cd 	.word	0x0800d1cd
 800d19c:	0800d1dd 	.word	0x0800d1dd
 800d1a0:	0800d1dd 	.word	0x0800d1dd
 800d1a4:	0800d1dd 	.word	0x0800d1dd
 800d1a8:	0800d1c5 	.word	0x0800d1c5
 800d1ac:	0800d1dd 	.word	0x0800d1dd
 800d1b0:	0800d1dd 	.word	0x0800d1dd
 800d1b4:	0800d1dd 	.word	0x0800d1dd
 800d1b8:	0800d1d5 	.word	0x0800d1d5
 800d1bc:	2300      	movs	r3, #0
 800d1be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d1c2:	e06d      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d1c4:	2302      	movs	r3, #2
 800d1c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d1ca:	e069      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d1cc:	2304      	movs	r3, #4
 800d1ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d1d2:	e065      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d1d4:	2308      	movs	r3, #8
 800d1d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d1da:	e061      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d1dc:	2310      	movs	r3, #16
 800d1de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d1e2:	e05d      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4a58      	ldr	r2, [pc, #352]	; (800d34c <UART_SetConfig+0x2bc>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d125      	bne.n	800d23a <UART_SetConfig+0x1aa>
 800d1ee:	4b55      	ldr	r3, [pc, #340]	; (800d344 <UART_SetConfig+0x2b4>)
 800d1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d1f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800d1f8:	2b30      	cmp	r3, #48	; 0x30
 800d1fa:	d016      	beq.n	800d22a <UART_SetConfig+0x19a>
 800d1fc:	2b30      	cmp	r3, #48	; 0x30
 800d1fe:	d818      	bhi.n	800d232 <UART_SetConfig+0x1a2>
 800d200:	2b20      	cmp	r3, #32
 800d202:	d00a      	beq.n	800d21a <UART_SetConfig+0x18a>
 800d204:	2b20      	cmp	r3, #32
 800d206:	d814      	bhi.n	800d232 <UART_SetConfig+0x1a2>
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d002      	beq.n	800d212 <UART_SetConfig+0x182>
 800d20c:	2b10      	cmp	r3, #16
 800d20e:	d008      	beq.n	800d222 <UART_SetConfig+0x192>
 800d210:	e00f      	b.n	800d232 <UART_SetConfig+0x1a2>
 800d212:	2300      	movs	r3, #0
 800d214:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d218:	e042      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d21a:	2302      	movs	r3, #2
 800d21c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d220:	e03e      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d222:	2304      	movs	r3, #4
 800d224:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d228:	e03a      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d22a:	2308      	movs	r3, #8
 800d22c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d230:	e036      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d232:	2310      	movs	r3, #16
 800d234:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d238:	e032      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	4a3f      	ldr	r2, [pc, #252]	; (800d33c <UART_SetConfig+0x2ac>)
 800d240:	4293      	cmp	r3, r2
 800d242:	d12a      	bne.n	800d29a <UART_SetConfig+0x20a>
 800d244:	4b3f      	ldr	r3, [pc, #252]	; (800d344 <UART_SetConfig+0x2b4>)
 800d246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d24a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d24e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d252:	d01a      	beq.n	800d28a <UART_SetConfig+0x1fa>
 800d254:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d258:	d81b      	bhi.n	800d292 <UART_SetConfig+0x202>
 800d25a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d25e:	d00c      	beq.n	800d27a <UART_SetConfig+0x1ea>
 800d260:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d264:	d815      	bhi.n	800d292 <UART_SetConfig+0x202>
 800d266:	2b00      	cmp	r3, #0
 800d268:	d003      	beq.n	800d272 <UART_SetConfig+0x1e2>
 800d26a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d26e:	d008      	beq.n	800d282 <UART_SetConfig+0x1f2>
 800d270:	e00f      	b.n	800d292 <UART_SetConfig+0x202>
 800d272:	2300      	movs	r3, #0
 800d274:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d278:	e012      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d27a:	2302      	movs	r3, #2
 800d27c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d280:	e00e      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d282:	2304      	movs	r3, #4
 800d284:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d288:	e00a      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d28a:	2308      	movs	r3, #8
 800d28c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d290:	e006      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d292:	2310      	movs	r3, #16
 800d294:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d298:	e002      	b.n	800d2a0 <UART_SetConfig+0x210>
 800d29a:	2310      	movs	r3, #16
 800d29c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	4a25      	ldr	r2, [pc, #148]	; (800d33c <UART_SetConfig+0x2ac>)
 800d2a6:	4293      	cmp	r3, r2
 800d2a8:	f040 808a 	bne.w	800d3c0 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d2ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d2b0:	2b08      	cmp	r3, #8
 800d2b2:	d824      	bhi.n	800d2fe <UART_SetConfig+0x26e>
 800d2b4:	a201      	add	r2, pc, #4	; (adr r2, 800d2bc <UART_SetConfig+0x22c>)
 800d2b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2ba:	bf00      	nop
 800d2bc:	0800d2e1 	.word	0x0800d2e1
 800d2c0:	0800d2ff 	.word	0x0800d2ff
 800d2c4:	0800d2e9 	.word	0x0800d2e9
 800d2c8:	0800d2ff 	.word	0x0800d2ff
 800d2cc:	0800d2ef 	.word	0x0800d2ef
 800d2d0:	0800d2ff 	.word	0x0800d2ff
 800d2d4:	0800d2ff 	.word	0x0800d2ff
 800d2d8:	0800d2ff 	.word	0x0800d2ff
 800d2dc:	0800d2f7 	.word	0x0800d2f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2e0:	f7fd fb6a 	bl	800a9b8 <HAL_RCC_GetPCLK1Freq>
 800d2e4:	61f8      	str	r0, [r7, #28]
        break;
 800d2e6:	e010      	b.n	800d30a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2e8:	4b19      	ldr	r3, [pc, #100]	; (800d350 <UART_SetConfig+0x2c0>)
 800d2ea:	61fb      	str	r3, [r7, #28]
        break;
 800d2ec:	e00d      	b.n	800d30a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2ee:	f7fd facb 	bl	800a888 <HAL_RCC_GetSysClockFreq>
 800d2f2:	61f8      	str	r0, [r7, #28]
        break;
 800d2f4:	e009      	b.n	800d30a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d2fa:	61fb      	str	r3, [r7, #28]
        break;
 800d2fc:	e005      	b.n	800d30a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800d2fe:	2300      	movs	r3, #0
 800d300:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d302:	2301      	movs	r3, #1
 800d304:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d308:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	f000 8109 	beq.w	800d524 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	685a      	ldr	r2, [r3, #4]
 800d316:	4613      	mov	r3, r2
 800d318:	005b      	lsls	r3, r3, #1
 800d31a:	4413      	add	r3, r2
 800d31c:	69fa      	ldr	r2, [r7, #28]
 800d31e:	429a      	cmp	r2, r3
 800d320:	d305      	bcc.n	800d32e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d328:	69fa      	ldr	r2, [r7, #28]
 800d32a:	429a      	cmp	r2, r3
 800d32c:	d912      	bls.n	800d354 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800d32e:	2301      	movs	r3, #1
 800d330:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d334:	e0f6      	b.n	800d524 <UART_SetConfig+0x494>
 800d336:	bf00      	nop
 800d338:	efff69f3 	.word	0xefff69f3
 800d33c:	40008000 	.word	0x40008000
 800d340:	40013800 	.word	0x40013800
 800d344:	40021000 	.word	0x40021000
 800d348:	40004400 	.word	0x40004400
 800d34c:	40004800 	.word	0x40004800
 800d350:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d354:	69fb      	ldr	r3, [r7, #28]
 800d356:	2200      	movs	r2, #0
 800d358:	461c      	mov	r4, r3
 800d35a:	4615      	mov	r5, r2
 800d35c:	f04f 0200 	mov.w	r2, #0
 800d360:	f04f 0300 	mov.w	r3, #0
 800d364:	022b      	lsls	r3, r5, #8
 800d366:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800d36a:	0222      	lsls	r2, r4, #8
 800d36c:	68f9      	ldr	r1, [r7, #12]
 800d36e:	6849      	ldr	r1, [r1, #4]
 800d370:	0849      	lsrs	r1, r1, #1
 800d372:	2000      	movs	r0, #0
 800d374:	4688      	mov	r8, r1
 800d376:	4681      	mov	r9, r0
 800d378:	eb12 0a08 	adds.w	sl, r2, r8
 800d37c:	eb43 0b09 	adc.w	fp, r3, r9
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	685b      	ldr	r3, [r3, #4]
 800d384:	2200      	movs	r2, #0
 800d386:	603b      	str	r3, [r7, #0]
 800d388:	607a      	str	r2, [r7, #4]
 800d38a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d38e:	4650      	mov	r0, sl
 800d390:	4659      	mov	r1, fp
 800d392:	f7f2 ff7d 	bl	8000290 <__aeabi_uldivmod>
 800d396:	4602      	mov	r2, r0
 800d398:	460b      	mov	r3, r1
 800d39a:	4613      	mov	r3, r2
 800d39c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d39e:	69bb      	ldr	r3, [r7, #24]
 800d3a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d3a4:	d308      	bcc.n	800d3b8 <UART_SetConfig+0x328>
 800d3a6:	69bb      	ldr	r3, [r7, #24]
 800d3a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d3ac:	d204      	bcs.n	800d3b8 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	69ba      	ldr	r2, [r7, #24]
 800d3b4:	60da      	str	r2, [r3, #12]
 800d3b6:	e0b5      	b.n	800d524 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d3be:	e0b1      	b.n	800d524 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	69db      	ldr	r3, [r3, #28]
 800d3c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d3c8:	d15d      	bne.n	800d486 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800d3ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d3ce:	2b08      	cmp	r3, #8
 800d3d0:	d827      	bhi.n	800d422 <UART_SetConfig+0x392>
 800d3d2:	a201      	add	r2, pc, #4	; (adr r2, 800d3d8 <UART_SetConfig+0x348>)
 800d3d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3d8:	0800d3fd 	.word	0x0800d3fd
 800d3dc:	0800d405 	.word	0x0800d405
 800d3e0:	0800d40d 	.word	0x0800d40d
 800d3e4:	0800d423 	.word	0x0800d423
 800d3e8:	0800d413 	.word	0x0800d413
 800d3ec:	0800d423 	.word	0x0800d423
 800d3f0:	0800d423 	.word	0x0800d423
 800d3f4:	0800d423 	.word	0x0800d423
 800d3f8:	0800d41b 	.word	0x0800d41b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d3fc:	f7fd fadc 	bl	800a9b8 <HAL_RCC_GetPCLK1Freq>
 800d400:	61f8      	str	r0, [r7, #28]
        break;
 800d402:	e014      	b.n	800d42e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d404:	f7fd faee 	bl	800a9e4 <HAL_RCC_GetPCLK2Freq>
 800d408:	61f8      	str	r0, [r7, #28]
        break;
 800d40a:	e010      	b.n	800d42e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d40c:	4b4c      	ldr	r3, [pc, #304]	; (800d540 <UART_SetConfig+0x4b0>)
 800d40e:	61fb      	str	r3, [r7, #28]
        break;
 800d410:	e00d      	b.n	800d42e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d412:	f7fd fa39 	bl	800a888 <HAL_RCC_GetSysClockFreq>
 800d416:	61f8      	str	r0, [r7, #28]
        break;
 800d418:	e009      	b.n	800d42e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d41a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d41e:	61fb      	str	r3, [r7, #28]
        break;
 800d420:	e005      	b.n	800d42e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800d422:	2300      	movs	r3, #0
 800d424:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d426:	2301      	movs	r3, #1
 800d428:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d42c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d42e:	69fb      	ldr	r3, [r7, #28]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d077      	beq.n	800d524 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d434:	69fb      	ldr	r3, [r7, #28]
 800d436:	005a      	lsls	r2, r3, #1
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	685b      	ldr	r3, [r3, #4]
 800d43c:	085b      	lsrs	r3, r3, #1
 800d43e:	441a      	add	r2, r3
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	685b      	ldr	r3, [r3, #4]
 800d444:	fbb2 f3f3 	udiv	r3, r2, r3
 800d448:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d44a:	69bb      	ldr	r3, [r7, #24]
 800d44c:	2b0f      	cmp	r3, #15
 800d44e:	d916      	bls.n	800d47e <UART_SetConfig+0x3ee>
 800d450:	69bb      	ldr	r3, [r7, #24]
 800d452:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d456:	d212      	bcs.n	800d47e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d458:	69bb      	ldr	r3, [r7, #24]
 800d45a:	b29b      	uxth	r3, r3
 800d45c:	f023 030f 	bic.w	r3, r3, #15
 800d460:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d462:	69bb      	ldr	r3, [r7, #24]
 800d464:	085b      	lsrs	r3, r3, #1
 800d466:	b29b      	uxth	r3, r3
 800d468:	f003 0307 	and.w	r3, r3, #7
 800d46c:	b29a      	uxth	r2, r3
 800d46e:	8afb      	ldrh	r3, [r7, #22]
 800d470:	4313      	orrs	r3, r2
 800d472:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	8afa      	ldrh	r2, [r7, #22]
 800d47a:	60da      	str	r2, [r3, #12]
 800d47c:	e052      	b.n	800d524 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800d47e:	2301      	movs	r3, #1
 800d480:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800d484:	e04e      	b.n	800d524 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d486:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d48a:	2b08      	cmp	r3, #8
 800d48c:	d827      	bhi.n	800d4de <UART_SetConfig+0x44e>
 800d48e:	a201      	add	r2, pc, #4	; (adr r2, 800d494 <UART_SetConfig+0x404>)
 800d490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d494:	0800d4b9 	.word	0x0800d4b9
 800d498:	0800d4c1 	.word	0x0800d4c1
 800d49c:	0800d4c9 	.word	0x0800d4c9
 800d4a0:	0800d4df 	.word	0x0800d4df
 800d4a4:	0800d4cf 	.word	0x0800d4cf
 800d4a8:	0800d4df 	.word	0x0800d4df
 800d4ac:	0800d4df 	.word	0x0800d4df
 800d4b0:	0800d4df 	.word	0x0800d4df
 800d4b4:	0800d4d7 	.word	0x0800d4d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d4b8:	f7fd fa7e 	bl	800a9b8 <HAL_RCC_GetPCLK1Freq>
 800d4bc:	61f8      	str	r0, [r7, #28]
        break;
 800d4be:	e014      	b.n	800d4ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d4c0:	f7fd fa90 	bl	800a9e4 <HAL_RCC_GetPCLK2Freq>
 800d4c4:	61f8      	str	r0, [r7, #28]
        break;
 800d4c6:	e010      	b.n	800d4ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d4c8:	4b1d      	ldr	r3, [pc, #116]	; (800d540 <UART_SetConfig+0x4b0>)
 800d4ca:	61fb      	str	r3, [r7, #28]
        break;
 800d4cc:	e00d      	b.n	800d4ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d4ce:	f7fd f9db 	bl	800a888 <HAL_RCC_GetSysClockFreq>
 800d4d2:	61f8      	str	r0, [r7, #28]
        break;
 800d4d4:	e009      	b.n	800d4ea <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d4d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d4da:	61fb      	str	r3, [r7, #28]
        break;
 800d4dc:	e005      	b.n	800d4ea <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800d4de:	2300      	movs	r3, #0
 800d4e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800d4e8:	bf00      	nop
    }

    if (pclk != 0U)
 800d4ea:	69fb      	ldr	r3, [r7, #28]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d019      	beq.n	800d524 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	685b      	ldr	r3, [r3, #4]
 800d4f4:	085a      	lsrs	r2, r3, #1
 800d4f6:	69fb      	ldr	r3, [r7, #28]
 800d4f8:	441a      	add	r2, r3
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	685b      	ldr	r3, [r3, #4]
 800d4fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800d502:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d504:	69bb      	ldr	r3, [r7, #24]
 800d506:	2b0f      	cmp	r3, #15
 800d508:	d909      	bls.n	800d51e <UART_SetConfig+0x48e>
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d510:	d205      	bcs.n	800d51e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d512:	69bb      	ldr	r3, [r7, #24]
 800d514:	b29a      	uxth	r2, r3
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	60da      	str	r2, [r3, #12]
 800d51c:	e002      	b.n	800d524 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800d51e:	2301      	movs	r3, #1
 800d520:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2200      	movs	r2, #0
 800d528:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2200      	movs	r2, #0
 800d52e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800d530:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800d534:	4618      	mov	r0, r3
 800d536:	3728      	adds	r7, #40	; 0x28
 800d538:	46bd      	mov	sp, r7
 800d53a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d53e:	bf00      	nop
 800d540:	00f42400 	.word	0x00f42400

0800d544 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d544:	b480      	push	{r7}
 800d546:	b083      	sub	sp, #12
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d550:	f003 0301 	and.w	r3, r3, #1
 800d554:	2b00      	cmp	r3, #0
 800d556:	d00a      	beq.n	800d56e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	685b      	ldr	r3, [r3, #4]
 800d55e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	430a      	orrs	r2, r1
 800d56c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d572:	f003 0302 	and.w	r3, r3, #2
 800d576:	2b00      	cmp	r3, #0
 800d578:	d00a      	beq.n	800d590 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	685b      	ldr	r3, [r3, #4]
 800d580:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	430a      	orrs	r2, r1
 800d58e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d594:	f003 0304 	and.w	r3, r3, #4
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d00a      	beq.n	800d5b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	685b      	ldr	r3, [r3, #4]
 800d5a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	430a      	orrs	r2, r1
 800d5b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5b6:	f003 0308 	and.w	r3, r3, #8
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d00a      	beq.n	800d5d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	685b      	ldr	r3, [r3, #4]
 800d5c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	430a      	orrs	r2, r1
 800d5d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5d8:	f003 0310 	and.w	r3, r3, #16
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d00a      	beq.n	800d5f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	689b      	ldr	r3, [r3, #8]
 800d5e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	430a      	orrs	r2, r1
 800d5f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5fa:	f003 0320 	and.w	r3, r3, #32
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d00a      	beq.n	800d618 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	689b      	ldr	r3, [r3, #8]
 800d608:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	430a      	orrs	r2, r1
 800d616:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d61c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d620:	2b00      	cmp	r3, #0
 800d622:	d01a      	beq.n	800d65a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	685b      	ldr	r3, [r3, #4]
 800d62a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	430a      	orrs	r2, r1
 800d638:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d63e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d642:	d10a      	bne.n	800d65a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	685b      	ldr	r3, [r3, #4]
 800d64a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	430a      	orrs	r2, r1
 800d658:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d65e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d662:	2b00      	cmp	r3, #0
 800d664:	d00a      	beq.n	800d67c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	685b      	ldr	r3, [r3, #4]
 800d66c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	430a      	orrs	r2, r1
 800d67a:	605a      	str	r2, [r3, #4]
  }
}
 800d67c:	bf00      	nop
 800d67e:	370c      	adds	r7, #12
 800d680:	46bd      	mov	sp, r7
 800d682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d686:	4770      	bx	lr

0800d688 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b086      	sub	sp, #24
 800d68c:	af02      	add	r7, sp, #8
 800d68e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2200      	movs	r2, #0
 800d694:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d698:	f7fb feec 	bl	8009474 <HAL_GetTick>
 800d69c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f003 0308 	and.w	r3, r3, #8
 800d6a8:	2b08      	cmp	r3, #8
 800d6aa:	d10e      	bne.n	800d6ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d6ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d6b0:	9300      	str	r3, [sp, #0]
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d6ba:	6878      	ldr	r0, [r7, #4]
 800d6bc:	f000 f82d 	bl	800d71a <UART_WaitOnFlagUntilTimeout>
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d001      	beq.n	800d6ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d6c6:	2303      	movs	r3, #3
 800d6c8:	e023      	b.n	800d712 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	f003 0304 	and.w	r3, r3, #4
 800d6d4:	2b04      	cmp	r3, #4
 800d6d6:	d10e      	bne.n	800d6f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d6d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d6dc:	9300      	str	r3, [sp, #0]
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d6e6:	6878      	ldr	r0, [r7, #4]
 800d6e8:	f000 f817 	bl	800d71a <UART_WaitOnFlagUntilTimeout>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d001      	beq.n	800d6f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d6f2:	2303      	movs	r3, #3
 800d6f4:	e00d      	b.n	800d712 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	2220      	movs	r2, #32
 800d6fa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2220      	movs	r2, #32
 800d700:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2200      	movs	r2, #0
 800d706:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	2200      	movs	r2, #0
 800d70c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800d710:	2300      	movs	r3, #0
}
 800d712:	4618      	mov	r0, r3
 800d714:	3710      	adds	r7, #16
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}

0800d71a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d71a:	b580      	push	{r7, lr}
 800d71c:	b09c      	sub	sp, #112	; 0x70
 800d71e:	af00      	add	r7, sp, #0
 800d720:	60f8      	str	r0, [r7, #12]
 800d722:	60b9      	str	r1, [r7, #8]
 800d724:	603b      	str	r3, [r7, #0]
 800d726:	4613      	mov	r3, r2
 800d728:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d72a:	e0a5      	b.n	800d878 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d72c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d72e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d732:	f000 80a1 	beq.w	800d878 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d736:	f7fb fe9d 	bl	8009474 <HAL_GetTick>
 800d73a:	4602      	mov	r2, r0
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	1ad3      	subs	r3, r2, r3
 800d740:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d742:	429a      	cmp	r2, r3
 800d744:	d302      	bcc.n	800d74c <UART_WaitOnFlagUntilTimeout+0x32>
 800d746:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d13e      	bne.n	800d7ca <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d752:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d754:	e853 3f00 	ldrex	r3, [r3]
 800d758:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d75a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d75c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d760:	667b      	str	r3, [r7, #100]	; 0x64
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	461a      	mov	r2, r3
 800d768:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d76a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d76c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d76e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d770:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d772:	e841 2300 	strex	r3, r2, [r1]
 800d776:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800d778:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d1e6      	bne.n	800d74c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	3308      	adds	r3, #8
 800d784:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d788:	e853 3f00 	ldrex	r3, [r3]
 800d78c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d790:	f023 0301 	bic.w	r3, r3, #1
 800d794:	663b      	str	r3, [r7, #96]	; 0x60
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	3308      	adds	r3, #8
 800d79c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d79e:	64ba      	str	r2, [r7, #72]	; 0x48
 800d7a0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d7a6:	e841 2300 	strex	r3, r2, [r1]
 800d7aa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d7ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d1e5      	bne.n	800d77e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	2220      	movs	r2, #32
 800d7b6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	2220      	movs	r2, #32
 800d7bc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800d7c6:	2303      	movs	r3, #3
 800d7c8:	e067      	b.n	800d89a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	f003 0304 	and.w	r3, r3, #4
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d04f      	beq.n	800d878 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	69db      	ldr	r3, [r3, #28]
 800d7de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d7e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d7e6:	d147      	bne.n	800d878 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d7f0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7fa:	e853 3f00 	ldrex	r3, [r3]
 800d7fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d802:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d806:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	461a      	mov	r2, r3
 800d80e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d810:	637b      	str	r3, [r7, #52]	; 0x34
 800d812:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d814:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d816:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d818:	e841 2300 	strex	r3, r2, [r1]
 800d81c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d81e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d820:	2b00      	cmp	r3, #0
 800d822:	d1e6      	bne.n	800d7f2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	3308      	adds	r3, #8
 800d82a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d82c:	697b      	ldr	r3, [r7, #20]
 800d82e:	e853 3f00 	ldrex	r3, [r3]
 800d832:	613b      	str	r3, [r7, #16]
   return(result);
 800d834:	693b      	ldr	r3, [r7, #16]
 800d836:	f023 0301 	bic.w	r3, r3, #1
 800d83a:	66bb      	str	r3, [r7, #104]	; 0x68
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	3308      	adds	r3, #8
 800d842:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d844:	623a      	str	r2, [r7, #32]
 800d846:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d848:	69f9      	ldr	r1, [r7, #28]
 800d84a:	6a3a      	ldr	r2, [r7, #32]
 800d84c:	e841 2300 	strex	r3, r2, [r1]
 800d850:	61bb      	str	r3, [r7, #24]
   return(result);
 800d852:	69bb      	ldr	r3, [r7, #24]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d1e5      	bne.n	800d824 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	2220      	movs	r2, #32
 800d85c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	2220      	movs	r2, #32
 800d862:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	2220      	movs	r2, #32
 800d868:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	2200      	movs	r2, #0
 800d870:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800d874:	2303      	movs	r3, #3
 800d876:	e010      	b.n	800d89a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	69da      	ldr	r2, [r3, #28]
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	4013      	ands	r3, r2
 800d882:	68ba      	ldr	r2, [r7, #8]
 800d884:	429a      	cmp	r2, r3
 800d886:	bf0c      	ite	eq
 800d888:	2301      	moveq	r3, #1
 800d88a:	2300      	movne	r3, #0
 800d88c:	b2db      	uxtb	r3, r3
 800d88e:	461a      	mov	r2, r3
 800d890:	79fb      	ldrb	r3, [r7, #7]
 800d892:	429a      	cmp	r2, r3
 800d894:	f43f af4a 	beq.w	800d72c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d898:	2300      	movs	r3, #0
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	3770      	adds	r7, #112	; 0x70
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
	...

0800d8a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b097      	sub	sp, #92	; 0x5c
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	60f8      	str	r0, [r7, #12]
 800d8ac:	60b9      	str	r1, [r7, #8]
 800d8ae:	4613      	mov	r3, r2
 800d8b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	68ba      	ldr	r2, [r7, #8]
 800d8b6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	88fa      	ldrh	r2, [r7, #6]
 800d8bc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	88fa      	ldrh	r2, [r7, #6]
 800d8c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	689b      	ldr	r3, [r3, #8]
 800d8d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d8d6:	d10e      	bne.n	800d8f6 <UART_Start_Receive_IT+0x52>
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	691b      	ldr	r3, [r3, #16]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d105      	bne.n	800d8ec <UART_Start_Receive_IT+0x48>
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	f240 12ff 	movw	r2, #511	; 0x1ff
 800d8e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d8ea:	e02d      	b.n	800d948 <UART_Start_Receive_IT+0xa4>
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	22ff      	movs	r2, #255	; 0xff
 800d8f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d8f4:	e028      	b.n	800d948 <UART_Start_Receive_IT+0xa4>
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	689b      	ldr	r3, [r3, #8]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d10d      	bne.n	800d91a <UART_Start_Receive_IT+0x76>
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	691b      	ldr	r3, [r3, #16]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d104      	bne.n	800d910 <UART_Start_Receive_IT+0x6c>
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	22ff      	movs	r2, #255	; 0xff
 800d90a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d90e:	e01b      	b.n	800d948 <UART_Start_Receive_IT+0xa4>
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	227f      	movs	r2, #127	; 0x7f
 800d914:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d918:	e016      	b.n	800d948 <UART_Start_Receive_IT+0xa4>
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	689b      	ldr	r3, [r3, #8]
 800d91e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d922:	d10d      	bne.n	800d940 <UART_Start_Receive_IT+0x9c>
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	691b      	ldr	r3, [r3, #16]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d104      	bne.n	800d936 <UART_Start_Receive_IT+0x92>
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	227f      	movs	r2, #127	; 0x7f
 800d930:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d934:	e008      	b.n	800d948 <UART_Start_Receive_IT+0xa4>
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	223f      	movs	r2, #63	; 0x3f
 800d93a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d93e:	e003      	b.n	800d948 <UART_Start_Receive_IT+0xa4>
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	2200      	movs	r2, #0
 800d944:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	2200      	movs	r2, #0
 800d94c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	2222      	movs	r2, #34	; 0x22
 800d954:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	3308      	adds	r3, #8
 800d95c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d95e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d960:	e853 3f00 	ldrex	r3, [r3]
 800d964:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d968:	f043 0301 	orr.w	r3, r3, #1
 800d96c:	657b      	str	r3, [r7, #84]	; 0x54
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	3308      	adds	r3, #8
 800d974:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d976:	64ba      	str	r2, [r7, #72]	; 0x48
 800d978:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d97a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d97c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d97e:	e841 2300 	strex	r3, r2, [r1]
 800d982:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d984:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d986:	2b00      	cmp	r3, #0
 800d988:	d1e5      	bne.n	800d956 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	689b      	ldr	r3, [r3, #8]
 800d98e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d992:	d107      	bne.n	800d9a4 <UART_Start_Receive_IT+0x100>
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	691b      	ldr	r3, [r3, #16]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d103      	bne.n	800d9a4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	4a24      	ldr	r2, [pc, #144]	; (800da30 <UART_Start_Receive_IT+0x18c>)
 800d9a0:	665a      	str	r2, [r3, #100]	; 0x64
 800d9a2:	e002      	b.n	800d9aa <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	4a23      	ldr	r2, [pc, #140]	; (800da34 <UART_Start_Receive_IT+0x190>)
 800d9a8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	691b      	ldr	r3, [r3, #16]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d019      	beq.n	800d9ee <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9c2:	e853 3f00 	ldrex	r3, [r3]
 800d9c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ca:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800d9ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	461a      	mov	r2, r3
 800d9d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d9d8:	637b      	str	r3, [r7, #52]	; 0x34
 800d9da:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d9de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d9e0:	e841 2300 	strex	r3, r2, [r1]
 800d9e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d9e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d1e6      	bne.n	800d9ba <UART_Start_Receive_IT+0x116>
 800d9ec:	e018      	b.n	800da20 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9f4:	697b      	ldr	r3, [r7, #20]
 800d9f6:	e853 3f00 	ldrex	r3, [r3]
 800d9fa:	613b      	str	r3, [r7, #16]
   return(result);
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	f043 0320 	orr.w	r3, r3, #32
 800da02:	653b      	str	r3, [r7, #80]	; 0x50
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	461a      	mov	r2, r3
 800da0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800da0c:	623b      	str	r3, [r7, #32]
 800da0e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da10:	69f9      	ldr	r1, [r7, #28]
 800da12:	6a3a      	ldr	r2, [r7, #32]
 800da14:	e841 2300 	strex	r3, r2, [r1]
 800da18:	61bb      	str	r3, [r7, #24]
   return(result);
 800da1a:	69bb      	ldr	r3, [r7, #24]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d1e6      	bne.n	800d9ee <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800da20:	2300      	movs	r3, #0
}
 800da22:	4618      	mov	r0, r3
 800da24:	375c      	adds	r7, #92	; 0x5c
 800da26:	46bd      	mov	sp, r7
 800da28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2c:	4770      	bx	lr
 800da2e:	bf00      	nop
 800da30:	0800de57 	.word	0x0800de57
 800da34:	0800dcf7 	.word	0x0800dcf7

0800da38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800da38:	b480      	push	{r7}
 800da3a:	b095      	sub	sp, #84	; 0x54
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800da48:	e853 3f00 	ldrex	r3, [r3]
 800da4c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800da4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800da54:	64fb      	str	r3, [r7, #76]	; 0x4c
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	461a      	mov	r2, r3
 800da5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da5e:	643b      	str	r3, [r7, #64]	; 0x40
 800da60:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da62:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800da64:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800da66:	e841 2300 	strex	r3, r2, [r1]
 800da6a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800da6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d1e6      	bne.n	800da40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	3308      	adds	r3, #8
 800da78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da7a:	6a3b      	ldr	r3, [r7, #32]
 800da7c:	e853 3f00 	ldrex	r3, [r3]
 800da80:	61fb      	str	r3, [r7, #28]
   return(result);
 800da82:	69fb      	ldr	r3, [r7, #28]
 800da84:	f023 0301 	bic.w	r3, r3, #1
 800da88:	64bb      	str	r3, [r7, #72]	; 0x48
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	3308      	adds	r3, #8
 800da90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800da92:	62fa      	str	r2, [r7, #44]	; 0x2c
 800da94:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800da98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da9a:	e841 2300 	strex	r3, r2, [r1]
 800da9e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800daa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d1e5      	bne.n	800da72 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800daaa:	2b01      	cmp	r3, #1
 800daac:	d118      	bne.n	800dae0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	e853 3f00 	ldrex	r3, [r3]
 800daba:	60bb      	str	r3, [r7, #8]
   return(result);
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	f023 0310 	bic.w	r3, r3, #16
 800dac2:	647b      	str	r3, [r7, #68]	; 0x44
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	461a      	mov	r2, r3
 800daca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dacc:	61bb      	str	r3, [r7, #24]
 800dace:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dad0:	6979      	ldr	r1, [r7, #20]
 800dad2:	69ba      	ldr	r2, [r7, #24]
 800dad4:	e841 2300 	strex	r3, r2, [r1]
 800dad8:	613b      	str	r3, [r7, #16]
   return(result);
 800dada:	693b      	ldr	r3, [r7, #16]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d1e6      	bne.n	800daae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2220      	movs	r2, #32
 800dae4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2200      	movs	r2, #0
 800daea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	2200      	movs	r2, #0
 800daf0:	665a      	str	r2, [r3, #100]	; 0x64
}
 800daf2:	bf00      	nop
 800daf4:	3754      	adds	r7, #84	; 0x54
 800daf6:	46bd      	mov	sp, r7
 800daf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafc:	4770      	bx	lr

0800dafe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dafe:	b580      	push	{r7, lr}
 800db00:	b084      	sub	sp, #16
 800db02:	af00      	add	r7, sp, #0
 800db04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	2200      	movs	r2, #0
 800db10:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	2200      	movs	r2, #0
 800db18:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800db1c:	68f8      	ldr	r0, [r7, #12]
 800db1e:	f7ff faa1 	bl	800d064 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800db22:	bf00      	nop
 800db24:	3710      	adds	r7, #16
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}

0800db2a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800db2a:	b480      	push	{r7}
 800db2c:	b08f      	sub	sp, #60	; 0x3c
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800db36:	2b21      	cmp	r3, #33	; 0x21
 800db38:	d14d      	bne.n	800dbd6 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800db40:	b29b      	uxth	r3, r3
 800db42:	2b00      	cmp	r3, #0
 800db44:	d132      	bne.n	800dbac <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db4c:	6a3b      	ldr	r3, [r7, #32]
 800db4e:	e853 3f00 	ldrex	r3, [r3]
 800db52:	61fb      	str	r3, [r7, #28]
   return(result);
 800db54:	69fb      	ldr	r3, [r7, #28]
 800db56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db5a:	637b      	str	r3, [r7, #52]	; 0x34
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	461a      	mov	r2, r3
 800db62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db64:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db66:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800db6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800db6c:	e841 2300 	strex	r3, r2, [r1]
 800db70:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800db72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db74:	2b00      	cmp	r3, #0
 800db76:	d1e6      	bne.n	800db46 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	e853 3f00 	ldrex	r3, [r3]
 800db84:	60bb      	str	r3, [r7, #8]
   return(result);
 800db86:	68bb      	ldr	r3, [r7, #8]
 800db88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db8c:	633b      	str	r3, [r7, #48]	; 0x30
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	461a      	mov	r2, r3
 800db94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db96:	61bb      	str	r3, [r7, #24]
 800db98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db9a:	6979      	ldr	r1, [r7, #20]
 800db9c:	69ba      	ldr	r2, [r7, #24]
 800db9e:	e841 2300 	strex	r3, r2, [r1]
 800dba2:	613b      	str	r3, [r7, #16]
   return(result);
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d1e6      	bne.n	800db78 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800dbaa:	e014      	b.n	800dbd6 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dbb0:	781a      	ldrb	r2, [r3, #0]
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	b292      	uxth	r2, r2
 800dbb8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dbbe:	1c5a      	adds	r2, r3, #1
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800dbca:	b29b      	uxth	r3, r3
 800dbcc:	3b01      	subs	r3, #1
 800dbce:	b29a      	uxth	r2, r3
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800dbd6:	bf00      	nop
 800dbd8:	373c      	adds	r7, #60	; 0x3c
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe0:	4770      	bx	lr

0800dbe2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800dbe2:	b480      	push	{r7}
 800dbe4:	b091      	sub	sp, #68	; 0x44
 800dbe6:	af00      	add	r7, sp, #0
 800dbe8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dbee:	2b21      	cmp	r3, #33	; 0x21
 800dbf0:	d151      	bne.n	800dc96 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800dbf8:	b29b      	uxth	r3, r3
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d132      	bne.n	800dc64 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc06:	e853 3f00 	ldrex	r3, [r3]
 800dc0a:	623b      	str	r3, [r7, #32]
   return(result);
 800dc0c:	6a3b      	ldr	r3, [r7, #32]
 800dc0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc12:	63bb      	str	r3, [r7, #56]	; 0x38
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	461a      	mov	r2, r3
 800dc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc1c:	633b      	str	r3, [r7, #48]	; 0x30
 800dc1e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc20:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc24:	e841 2300 	strex	r3, r2, [r1]
 800dc28:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dc2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d1e6      	bne.n	800dbfe <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	e853 3f00 	ldrex	r3, [r3]
 800dc3c:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc44:	637b      	str	r3, [r7, #52]	; 0x34
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	461a      	mov	r2, r3
 800dc4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc4e:	61fb      	str	r3, [r7, #28]
 800dc50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc52:	69b9      	ldr	r1, [r7, #24]
 800dc54:	69fa      	ldr	r2, [r7, #28]
 800dc56:	e841 2300 	strex	r3, r2, [r1]
 800dc5a:	617b      	str	r3, [r7, #20]
   return(result);
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d1e6      	bne.n	800dc30 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800dc62:	e018      	b.n	800dc96 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dc68:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800dc6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc6c:	881a      	ldrh	r2, [r3, #0]
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dc76:	b292      	uxth	r2, r2
 800dc78:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dc7e:	1c9a      	adds	r2, r3, #2
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	3b01      	subs	r3, #1
 800dc8e:	b29a      	uxth	r2, r3
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800dc96:	bf00      	nop
 800dc98:	3744      	adds	r7, #68	; 0x44
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca0:	4770      	bx	lr

0800dca2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dca2:	b580      	push	{r7, lr}
 800dca4:	b088      	sub	sp, #32
 800dca6:	af00      	add	r7, sp, #0
 800dca8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	e853 3f00 	ldrex	r3, [r3]
 800dcb6:	60bb      	str	r3, [r7, #8]
   return(result);
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dcbe:	61fb      	str	r3, [r7, #28]
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	461a      	mov	r2, r3
 800dcc6:	69fb      	ldr	r3, [r7, #28]
 800dcc8:	61bb      	str	r3, [r7, #24]
 800dcca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dccc:	6979      	ldr	r1, [r7, #20]
 800dcce:	69ba      	ldr	r2, [r7, #24]
 800dcd0:	e841 2300 	strex	r3, r2, [r1]
 800dcd4:	613b      	str	r3, [r7, #16]
   return(result);
 800dcd6:	693b      	ldr	r3, [r7, #16]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d1e6      	bne.n	800dcaa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2220      	movs	r2, #32
 800dce0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2200      	movs	r2, #0
 800dce6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dce8:	6878      	ldr	r0, [r7, #4]
 800dcea:	f7fb f90f 	bl	8008f0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dcee:	bf00      	nop
 800dcf0:	3720      	adds	r7, #32
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}

0800dcf6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800dcf6:	b580      	push	{r7, lr}
 800dcf8:	b096      	sub	sp, #88	; 0x58
 800dcfa:	af00      	add	r7, sp, #0
 800dcfc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800dd04:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dd0c:	2b22      	cmp	r3, #34	; 0x22
 800dd0e:	f040 8094 	bne.w	800de3a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800dd18:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dd1c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800dd20:	b2d9      	uxtb	r1, r3
 800dd22:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800dd26:	b2da      	uxtb	r2, r3
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd2c:	400a      	ands	r2, r1
 800dd2e:	b2d2      	uxtb	r2, r2
 800dd30:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd36:	1c5a      	adds	r2, r3, #1
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	3b01      	subs	r3, #1
 800dd46:	b29a      	uxth	r2, r3
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dd54:	b29b      	uxth	r3, r3
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d179      	bne.n	800de4e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd62:	e853 3f00 	ldrex	r3, [r3]
 800dd66:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dd68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dd6e:	653b      	str	r3, [r7, #80]	; 0x50
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	461a      	mov	r2, r3
 800dd76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd78:	647b      	str	r3, [r7, #68]	; 0x44
 800dd7a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd7c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dd7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd80:	e841 2300 	strex	r3, r2, [r1]
 800dd84:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dd86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1e6      	bne.n	800dd5a <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	3308      	adds	r3, #8
 800dd92:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd96:	e853 3f00 	ldrex	r3, [r3]
 800dd9a:	623b      	str	r3, [r7, #32]
   return(result);
 800dd9c:	6a3b      	ldr	r3, [r7, #32]
 800dd9e:	f023 0301 	bic.w	r3, r3, #1
 800dda2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	3308      	adds	r3, #8
 800ddaa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ddac:	633a      	str	r2, [r7, #48]	; 0x30
 800ddae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ddb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ddb4:	e841 2300 	strex	r3, r2, [r1]
 800ddb8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ddba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d1e5      	bne.n	800dd8c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2220      	movs	r2, #32
 800ddc4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ddd0:	2b01      	cmp	r3, #1
 800ddd2:	d12e      	bne.n	800de32 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	e853 3f00 	ldrex	r3, [r3]
 800dde6:	60fb      	str	r3, [r7, #12]
   return(result);
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	f023 0310 	bic.w	r3, r3, #16
 800ddee:	64bb      	str	r3, [r7, #72]	; 0x48
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	461a      	mov	r2, r3
 800ddf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ddf8:	61fb      	str	r3, [r7, #28]
 800ddfa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddfc:	69b9      	ldr	r1, [r7, #24]
 800ddfe:	69fa      	ldr	r2, [r7, #28]
 800de00:	e841 2300 	strex	r3, r2, [r1]
 800de04:	617b      	str	r3, [r7, #20]
   return(result);
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d1e6      	bne.n	800ddda <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	69db      	ldr	r3, [r3, #28]
 800de12:	f003 0310 	and.w	r3, r3, #16
 800de16:	2b10      	cmp	r3, #16
 800de18:	d103      	bne.n	800de22 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	2210      	movs	r2, #16
 800de20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800de28:	4619      	mov	r1, r3
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f7ff f924 	bl	800d078 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800de30:	e00d      	b.n	800de4e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800de32:	6878      	ldr	r0, [r7, #4]
 800de34:	f7f2 fc0a 	bl	800064c <HAL_UART_RxCpltCallback>
}
 800de38:	e009      	b.n	800de4e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	8b1b      	ldrh	r3, [r3, #24]
 800de40:	b29a      	uxth	r2, r3
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	f042 0208 	orr.w	r2, r2, #8
 800de4a:	b292      	uxth	r2, r2
 800de4c:	831a      	strh	r2, [r3, #24]
}
 800de4e:	bf00      	nop
 800de50:	3758      	adds	r7, #88	; 0x58
 800de52:	46bd      	mov	sp, r7
 800de54:	bd80      	pop	{r7, pc}

0800de56 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800de56:	b580      	push	{r7, lr}
 800de58:	b096      	sub	sp, #88	; 0x58
 800de5a:	af00      	add	r7, sp, #0
 800de5c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800de64:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800de6c:	2b22      	cmp	r3, #34	; 0x22
 800de6e:	f040 8094 	bne.w	800df9a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800de78:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de80:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800de82:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800de86:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800de8a:	4013      	ands	r3, r2
 800de8c:	b29a      	uxth	r2, r3
 800de8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800de90:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de96:	1c9a      	adds	r2, r3, #2
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dea2:	b29b      	uxth	r3, r3
 800dea4:	3b01      	subs	r3, #1
 800dea6:	b29a      	uxth	r2, r3
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d179      	bne.n	800dfae <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dec2:	e853 3f00 	ldrex	r3, [r3]
 800dec6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800dec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dece:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	461a      	mov	r2, r3
 800ded6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ded8:	643b      	str	r3, [r7, #64]	; 0x40
 800deda:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dedc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800dede:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dee0:	e841 2300 	strex	r3, r2, [r1]
 800dee4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800dee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d1e6      	bne.n	800deba <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	3308      	adds	r3, #8
 800def2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800def4:	6a3b      	ldr	r3, [r7, #32]
 800def6:	e853 3f00 	ldrex	r3, [r3]
 800defa:	61fb      	str	r3, [r7, #28]
   return(result);
 800defc:	69fb      	ldr	r3, [r7, #28]
 800defe:	f023 0301 	bic.w	r3, r3, #1
 800df02:	64bb      	str	r3, [r7, #72]	; 0x48
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	3308      	adds	r3, #8
 800df0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800df0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800df0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800df12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800df14:	e841 2300 	strex	r3, r2, [r1]
 800df18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800df1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d1e5      	bne.n	800deec <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	2220      	movs	r2, #32
 800df24:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2200      	movs	r2, #0
 800df2a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800df30:	2b01      	cmp	r3, #1
 800df32:	d12e      	bne.n	800df92 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2200      	movs	r2, #0
 800df38:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	e853 3f00 	ldrex	r3, [r3]
 800df46:	60bb      	str	r3, [r7, #8]
   return(result);
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	f023 0310 	bic.w	r3, r3, #16
 800df4e:	647b      	str	r3, [r7, #68]	; 0x44
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	461a      	mov	r2, r3
 800df56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800df58:	61bb      	str	r3, [r7, #24]
 800df5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df5c:	6979      	ldr	r1, [r7, #20]
 800df5e:	69ba      	ldr	r2, [r7, #24]
 800df60:	e841 2300 	strex	r3, r2, [r1]
 800df64:	613b      	str	r3, [r7, #16]
   return(result);
 800df66:	693b      	ldr	r3, [r7, #16]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d1e6      	bne.n	800df3a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	69db      	ldr	r3, [r3, #28]
 800df72:	f003 0310 	and.w	r3, r3, #16
 800df76:	2b10      	cmp	r3, #16
 800df78:	d103      	bne.n	800df82 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	2210      	movs	r2, #16
 800df80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800df88:	4619      	mov	r1, r3
 800df8a:	6878      	ldr	r0, [r7, #4]
 800df8c:	f7ff f874 	bl	800d078 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800df90:	e00d      	b.n	800dfae <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800df92:	6878      	ldr	r0, [r7, #4]
 800df94:	f7f2 fb5a 	bl	800064c <HAL_UART_RxCpltCallback>
}
 800df98:	e009      	b.n	800dfae <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	8b1b      	ldrh	r3, [r3, #24]
 800dfa0:	b29a      	uxth	r2, r3
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	f042 0208 	orr.w	r2, r2, #8
 800dfaa:	b292      	uxth	r2, r2
 800dfac:	831a      	strh	r2, [r3, #24]
}
 800dfae:	bf00      	nop
 800dfb0:	3758      	adds	r7, #88	; 0x58
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	bd80      	pop	{r7, pc}

0800dfb6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dfb6:	b480      	push	{r7}
 800dfb8:	b083      	sub	sp, #12
 800dfba:	af00      	add	r7, sp, #0
 800dfbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dfbe:	bf00      	nop
 800dfc0:	370c      	adds	r7, #12
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc8:	4770      	bx	lr

0800dfca <_ZdlPvj>:
 800dfca:	f000 b800 	b.w	800dfce <_ZdlPv>

0800dfce <_ZdlPv>:
 800dfce:	f000 b833 	b.w	800e038 <free>
	...

0800dfd4 <__errno>:
 800dfd4:	4b01      	ldr	r3, [pc, #4]	; (800dfdc <__errno+0x8>)
 800dfd6:	6818      	ldr	r0, [r3, #0]
 800dfd8:	4770      	bx	lr
 800dfda:	bf00      	nop
 800dfdc:	20000084 	.word	0x20000084

0800dfe0 <__libc_init_array>:
 800dfe0:	b570      	push	{r4, r5, r6, lr}
 800dfe2:	4d0d      	ldr	r5, [pc, #52]	; (800e018 <__libc_init_array+0x38>)
 800dfe4:	4c0d      	ldr	r4, [pc, #52]	; (800e01c <__libc_init_array+0x3c>)
 800dfe6:	1b64      	subs	r4, r4, r5
 800dfe8:	10a4      	asrs	r4, r4, #2
 800dfea:	2600      	movs	r6, #0
 800dfec:	42a6      	cmp	r6, r4
 800dfee:	d109      	bne.n	800e004 <__libc_init_array+0x24>
 800dff0:	4d0b      	ldr	r5, [pc, #44]	; (800e020 <__libc_init_array+0x40>)
 800dff2:	4c0c      	ldr	r4, [pc, #48]	; (800e024 <__libc_init_array+0x44>)
 800dff4:	f001 fa3c 	bl	800f470 <_init>
 800dff8:	1b64      	subs	r4, r4, r5
 800dffa:	10a4      	asrs	r4, r4, #2
 800dffc:	2600      	movs	r6, #0
 800dffe:	42a6      	cmp	r6, r4
 800e000:	d105      	bne.n	800e00e <__libc_init_array+0x2e>
 800e002:	bd70      	pop	{r4, r5, r6, pc}
 800e004:	f855 3b04 	ldr.w	r3, [r5], #4
 800e008:	4798      	blx	r3
 800e00a:	3601      	adds	r6, #1
 800e00c:	e7ee      	b.n	800dfec <__libc_init_array+0xc>
 800e00e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e012:	4798      	blx	r3
 800e014:	3601      	adds	r6, #1
 800e016:	e7f2      	b.n	800dffe <__libc_init_array+0x1e>
 800e018:	0800f818 	.word	0x0800f818
 800e01c:	0800f818 	.word	0x0800f818
 800e020:	0800f818 	.word	0x0800f818
 800e024:	0800f820 	.word	0x0800f820

0800e028 <malloc>:
 800e028:	4b02      	ldr	r3, [pc, #8]	; (800e034 <malloc+0xc>)
 800e02a:	4601      	mov	r1, r0
 800e02c:	6818      	ldr	r0, [r3, #0]
 800e02e:	f000 b88d 	b.w	800e14c <_malloc_r>
 800e032:	bf00      	nop
 800e034:	20000084 	.word	0x20000084

0800e038 <free>:
 800e038:	4b02      	ldr	r3, [pc, #8]	; (800e044 <free+0xc>)
 800e03a:	4601      	mov	r1, r0
 800e03c:	6818      	ldr	r0, [r3, #0]
 800e03e:	f000 b819 	b.w	800e074 <_free_r>
 800e042:	bf00      	nop
 800e044:	20000084 	.word	0x20000084

0800e048 <memcpy>:
 800e048:	440a      	add	r2, r1
 800e04a:	4291      	cmp	r1, r2
 800e04c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e050:	d100      	bne.n	800e054 <memcpy+0xc>
 800e052:	4770      	bx	lr
 800e054:	b510      	push	{r4, lr}
 800e056:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e05a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e05e:	4291      	cmp	r1, r2
 800e060:	d1f9      	bne.n	800e056 <memcpy+0xe>
 800e062:	bd10      	pop	{r4, pc}

0800e064 <memset>:
 800e064:	4402      	add	r2, r0
 800e066:	4603      	mov	r3, r0
 800e068:	4293      	cmp	r3, r2
 800e06a:	d100      	bne.n	800e06e <memset+0xa>
 800e06c:	4770      	bx	lr
 800e06e:	f803 1b01 	strb.w	r1, [r3], #1
 800e072:	e7f9      	b.n	800e068 <memset+0x4>

0800e074 <_free_r>:
 800e074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e076:	2900      	cmp	r1, #0
 800e078:	d044      	beq.n	800e104 <_free_r+0x90>
 800e07a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e07e:	9001      	str	r0, [sp, #4]
 800e080:	2b00      	cmp	r3, #0
 800e082:	f1a1 0404 	sub.w	r4, r1, #4
 800e086:	bfb8      	it	lt
 800e088:	18e4      	addlt	r4, r4, r3
 800e08a:	f000 f971 	bl	800e370 <__malloc_lock>
 800e08e:	4a1e      	ldr	r2, [pc, #120]	; (800e108 <_free_r+0x94>)
 800e090:	9801      	ldr	r0, [sp, #4]
 800e092:	6813      	ldr	r3, [r2, #0]
 800e094:	b933      	cbnz	r3, 800e0a4 <_free_r+0x30>
 800e096:	6063      	str	r3, [r4, #4]
 800e098:	6014      	str	r4, [r2, #0]
 800e09a:	b003      	add	sp, #12
 800e09c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0a0:	f000 b96c 	b.w	800e37c <__malloc_unlock>
 800e0a4:	42a3      	cmp	r3, r4
 800e0a6:	d908      	bls.n	800e0ba <_free_r+0x46>
 800e0a8:	6825      	ldr	r5, [r4, #0]
 800e0aa:	1961      	adds	r1, r4, r5
 800e0ac:	428b      	cmp	r3, r1
 800e0ae:	bf01      	itttt	eq
 800e0b0:	6819      	ldreq	r1, [r3, #0]
 800e0b2:	685b      	ldreq	r3, [r3, #4]
 800e0b4:	1949      	addeq	r1, r1, r5
 800e0b6:	6021      	streq	r1, [r4, #0]
 800e0b8:	e7ed      	b.n	800e096 <_free_r+0x22>
 800e0ba:	461a      	mov	r2, r3
 800e0bc:	685b      	ldr	r3, [r3, #4]
 800e0be:	b10b      	cbz	r3, 800e0c4 <_free_r+0x50>
 800e0c0:	42a3      	cmp	r3, r4
 800e0c2:	d9fa      	bls.n	800e0ba <_free_r+0x46>
 800e0c4:	6811      	ldr	r1, [r2, #0]
 800e0c6:	1855      	adds	r5, r2, r1
 800e0c8:	42a5      	cmp	r5, r4
 800e0ca:	d10b      	bne.n	800e0e4 <_free_r+0x70>
 800e0cc:	6824      	ldr	r4, [r4, #0]
 800e0ce:	4421      	add	r1, r4
 800e0d0:	1854      	adds	r4, r2, r1
 800e0d2:	42a3      	cmp	r3, r4
 800e0d4:	6011      	str	r1, [r2, #0]
 800e0d6:	d1e0      	bne.n	800e09a <_free_r+0x26>
 800e0d8:	681c      	ldr	r4, [r3, #0]
 800e0da:	685b      	ldr	r3, [r3, #4]
 800e0dc:	6053      	str	r3, [r2, #4]
 800e0de:	4421      	add	r1, r4
 800e0e0:	6011      	str	r1, [r2, #0]
 800e0e2:	e7da      	b.n	800e09a <_free_r+0x26>
 800e0e4:	d902      	bls.n	800e0ec <_free_r+0x78>
 800e0e6:	230c      	movs	r3, #12
 800e0e8:	6003      	str	r3, [r0, #0]
 800e0ea:	e7d6      	b.n	800e09a <_free_r+0x26>
 800e0ec:	6825      	ldr	r5, [r4, #0]
 800e0ee:	1961      	adds	r1, r4, r5
 800e0f0:	428b      	cmp	r3, r1
 800e0f2:	bf04      	itt	eq
 800e0f4:	6819      	ldreq	r1, [r3, #0]
 800e0f6:	685b      	ldreq	r3, [r3, #4]
 800e0f8:	6063      	str	r3, [r4, #4]
 800e0fa:	bf04      	itt	eq
 800e0fc:	1949      	addeq	r1, r1, r5
 800e0fe:	6021      	streq	r1, [r4, #0]
 800e100:	6054      	str	r4, [r2, #4]
 800e102:	e7ca      	b.n	800e09a <_free_r+0x26>
 800e104:	b003      	add	sp, #12
 800e106:	bd30      	pop	{r4, r5, pc}
 800e108:	20002da4 	.word	0x20002da4

0800e10c <sbrk_aligned>:
 800e10c:	b570      	push	{r4, r5, r6, lr}
 800e10e:	4e0e      	ldr	r6, [pc, #56]	; (800e148 <sbrk_aligned+0x3c>)
 800e110:	460c      	mov	r4, r1
 800e112:	6831      	ldr	r1, [r6, #0]
 800e114:	4605      	mov	r5, r0
 800e116:	b911      	cbnz	r1, 800e11e <sbrk_aligned+0x12>
 800e118:	f000 f8ca 	bl	800e2b0 <_sbrk_r>
 800e11c:	6030      	str	r0, [r6, #0]
 800e11e:	4621      	mov	r1, r4
 800e120:	4628      	mov	r0, r5
 800e122:	f000 f8c5 	bl	800e2b0 <_sbrk_r>
 800e126:	1c43      	adds	r3, r0, #1
 800e128:	d00a      	beq.n	800e140 <sbrk_aligned+0x34>
 800e12a:	1cc4      	adds	r4, r0, #3
 800e12c:	f024 0403 	bic.w	r4, r4, #3
 800e130:	42a0      	cmp	r0, r4
 800e132:	d007      	beq.n	800e144 <sbrk_aligned+0x38>
 800e134:	1a21      	subs	r1, r4, r0
 800e136:	4628      	mov	r0, r5
 800e138:	f000 f8ba 	bl	800e2b0 <_sbrk_r>
 800e13c:	3001      	adds	r0, #1
 800e13e:	d101      	bne.n	800e144 <sbrk_aligned+0x38>
 800e140:	f04f 34ff 	mov.w	r4, #4294967295
 800e144:	4620      	mov	r0, r4
 800e146:	bd70      	pop	{r4, r5, r6, pc}
 800e148:	20002da8 	.word	0x20002da8

0800e14c <_malloc_r>:
 800e14c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e150:	1ccd      	adds	r5, r1, #3
 800e152:	f025 0503 	bic.w	r5, r5, #3
 800e156:	3508      	adds	r5, #8
 800e158:	2d0c      	cmp	r5, #12
 800e15a:	bf38      	it	cc
 800e15c:	250c      	movcc	r5, #12
 800e15e:	2d00      	cmp	r5, #0
 800e160:	4607      	mov	r7, r0
 800e162:	db01      	blt.n	800e168 <_malloc_r+0x1c>
 800e164:	42a9      	cmp	r1, r5
 800e166:	d905      	bls.n	800e174 <_malloc_r+0x28>
 800e168:	230c      	movs	r3, #12
 800e16a:	603b      	str	r3, [r7, #0]
 800e16c:	2600      	movs	r6, #0
 800e16e:	4630      	mov	r0, r6
 800e170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e174:	4e2e      	ldr	r6, [pc, #184]	; (800e230 <_malloc_r+0xe4>)
 800e176:	f000 f8fb 	bl	800e370 <__malloc_lock>
 800e17a:	6833      	ldr	r3, [r6, #0]
 800e17c:	461c      	mov	r4, r3
 800e17e:	bb34      	cbnz	r4, 800e1ce <_malloc_r+0x82>
 800e180:	4629      	mov	r1, r5
 800e182:	4638      	mov	r0, r7
 800e184:	f7ff ffc2 	bl	800e10c <sbrk_aligned>
 800e188:	1c43      	adds	r3, r0, #1
 800e18a:	4604      	mov	r4, r0
 800e18c:	d14d      	bne.n	800e22a <_malloc_r+0xde>
 800e18e:	6834      	ldr	r4, [r6, #0]
 800e190:	4626      	mov	r6, r4
 800e192:	2e00      	cmp	r6, #0
 800e194:	d140      	bne.n	800e218 <_malloc_r+0xcc>
 800e196:	6823      	ldr	r3, [r4, #0]
 800e198:	4631      	mov	r1, r6
 800e19a:	4638      	mov	r0, r7
 800e19c:	eb04 0803 	add.w	r8, r4, r3
 800e1a0:	f000 f886 	bl	800e2b0 <_sbrk_r>
 800e1a4:	4580      	cmp	r8, r0
 800e1a6:	d13a      	bne.n	800e21e <_malloc_r+0xd2>
 800e1a8:	6821      	ldr	r1, [r4, #0]
 800e1aa:	3503      	adds	r5, #3
 800e1ac:	1a6d      	subs	r5, r5, r1
 800e1ae:	f025 0503 	bic.w	r5, r5, #3
 800e1b2:	3508      	adds	r5, #8
 800e1b4:	2d0c      	cmp	r5, #12
 800e1b6:	bf38      	it	cc
 800e1b8:	250c      	movcc	r5, #12
 800e1ba:	4629      	mov	r1, r5
 800e1bc:	4638      	mov	r0, r7
 800e1be:	f7ff ffa5 	bl	800e10c <sbrk_aligned>
 800e1c2:	3001      	adds	r0, #1
 800e1c4:	d02b      	beq.n	800e21e <_malloc_r+0xd2>
 800e1c6:	6823      	ldr	r3, [r4, #0]
 800e1c8:	442b      	add	r3, r5
 800e1ca:	6023      	str	r3, [r4, #0]
 800e1cc:	e00e      	b.n	800e1ec <_malloc_r+0xa0>
 800e1ce:	6822      	ldr	r2, [r4, #0]
 800e1d0:	1b52      	subs	r2, r2, r5
 800e1d2:	d41e      	bmi.n	800e212 <_malloc_r+0xc6>
 800e1d4:	2a0b      	cmp	r2, #11
 800e1d6:	d916      	bls.n	800e206 <_malloc_r+0xba>
 800e1d8:	1961      	adds	r1, r4, r5
 800e1da:	42a3      	cmp	r3, r4
 800e1dc:	6025      	str	r5, [r4, #0]
 800e1de:	bf18      	it	ne
 800e1e0:	6059      	strne	r1, [r3, #4]
 800e1e2:	6863      	ldr	r3, [r4, #4]
 800e1e4:	bf08      	it	eq
 800e1e6:	6031      	streq	r1, [r6, #0]
 800e1e8:	5162      	str	r2, [r4, r5]
 800e1ea:	604b      	str	r3, [r1, #4]
 800e1ec:	4638      	mov	r0, r7
 800e1ee:	f104 060b 	add.w	r6, r4, #11
 800e1f2:	f000 f8c3 	bl	800e37c <__malloc_unlock>
 800e1f6:	f026 0607 	bic.w	r6, r6, #7
 800e1fa:	1d23      	adds	r3, r4, #4
 800e1fc:	1af2      	subs	r2, r6, r3
 800e1fe:	d0b6      	beq.n	800e16e <_malloc_r+0x22>
 800e200:	1b9b      	subs	r3, r3, r6
 800e202:	50a3      	str	r3, [r4, r2]
 800e204:	e7b3      	b.n	800e16e <_malloc_r+0x22>
 800e206:	6862      	ldr	r2, [r4, #4]
 800e208:	42a3      	cmp	r3, r4
 800e20a:	bf0c      	ite	eq
 800e20c:	6032      	streq	r2, [r6, #0]
 800e20e:	605a      	strne	r2, [r3, #4]
 800e210:	e7ec      	b.n	800e1ec <_malloc_r+0xa0>
 800e212:	4623      	mov	r3, r4
 800e214:	6864      	ldr	r4, [r4, #4]
 800e216:	e7b2      	b.n	800e17e <_malloc_r+0x32>
 800e218:	4634      	mov	r4, r6
 800e21a:	6876      	ldr	r6, [r6, #4]
 800e21c:	e7b9      	b.n	800e192 <_malloc_r+0x46>
 800e21e:	230c      	movs	r3, #12
 800e220:	603b      	str	r3, [r7, #0]
 800e222:	4638      	mov	r0, r7
 800e224:	f000 f8aa 	bl	800e37c <__malloc_unlock>
 800e228:	e7a1      	b.n	800e16e <_malloc_r+0x22>
 800e22a:	6025      	str	r5, [r4, #0]
 800e22c:	e7de      	b.n	800e1ec <_malloc_r+0xa0>
 800e22e:	bf00      	nop
 800e230:	20002da4 	.word	0x20002da4

0800e234 <rand>:
 800e234:	4b16      	ldr	r3, [pc, #88]	; (800e290 <rand+0x5c>)
 800e236:	b510      	push	{r4, lr}
 800e238:	681c      	ldr	r4, [r3, #0]
 800e23a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800e23c:	b9b3      	cbnz	r3, 800e26c <rand+0x38>
 800e23e:	2018      	movs	r0, #24
 800e240:	f7ff fef2 	bl	800e028 <malloc>
 800e244:	63a0      	str	r0, [r4, #56]	; 0x38
 800e246:	b928      	cbnz	r0, 800e254 <rand+0x20>
 800e248:	4602      	mov	r2, r0
 800e24a:	4b12      	ldr	r3, [pc, #72]	; (800e294 <rand+0x60>)
 800e24c:	4812      	ldr	r0, [pc, #72]	; (800e298 <rand+0x64>)
 800e24e:	214e      	movs	r1, #78	; 0x4e
 800e250:	f000 f85e 	bl	800e310 <__assert_func>
 800e254:	4a11      	ldr	r2, [pc, #68]	; (800e29c <rand+0x68>)
 800e256:	4b12      	ldr	r3, [pc, #72]	; (800e2a0 <rand+0x6c>)
 800e258:	e9c0 2300 	strd	r2, r3, [r0]
 800e25c:	4b11      	ldr	r3, [pc, #68]	; (800e2a4 <rand+0x70>)
 800e25e:	6083      	str	r3, [r0, #8]
 800e260:	230b      	movs	r3, #11
 800e262:	8183      	strh	r3, [r0, #12]
 800e264:	2201      	movs	r2, #1
 800e266:	2300      	movs	r3, #0
 800e268:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800e26c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800e26e:	4a0e      	ldr	r2, [pc, #56]	; (800e2a8 <rand+0x74>)
 800e270:	6920      	ldr	r0, [r4, #16]
 800e272:	6963      	ldr	r3, [r4, #20]
 800e274:	490d      	ldr	r1, [pc, #52]	; (800e2ac <rand+0x78>)
 800e276:	4342      	muls	r2, r0
 800e278:	fb01 2203 	mla	r2, r1, r3, r2
 800e27c:	fba0 0101 	umull	r0, r1, r0, r1
 800e280:	1c43      	adds	r3, r0, #1
 800e282:	eb42 0001 	adc.w	r0, r2, r1
 800e286:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800e28a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800e28e:	bd10      	pop	{r4, pc}
 800e290:	20000084 	.word	0x20000084
 800e294:	0800f6cc 	.word	0x0800f6cc
 800e298:	0800f6e3 	.word	0x0800f6e3
 800e29c:	abcd330e 	.word	0xabcd330e
 800e2a0:	e66d1234 	.word	0xe66d1234
 800e2a4:	0005deec 	.word	0x0005deec
 800e2a8:	5851f42d 	.word	0x5851f42d
 800e2ac:	4c957f2d 	.word	0x4c957f2d

0800e2b0 <_sbrk_r>:
 800e2b0:	b538      	push	{r3, r4, r5, lr}
 800e2b2:	4d06      	ldr	r5, [pc, #24]	; (800e2cc <_sbrk_r+0x1c>)
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	4604      	mov	r4, r0
 800e2b8:	4608      	mov	r0, r1
 800e2ba:	602b      	str	r3, [r5, #0]
 800e2bc:	f7f3 f96c 	bl	8001598 <_sbrk>
 800e2c0:	1c43      	adds	r3, r0, #1
 800e2c2:	d102      	bne.n	800e2ca <_sbrk_r+0x1a>
 800e2c4:	682b      	ldr	r3, [r5, #0]
 800e2c6:	b103      	cbz	r3, 800e2ca <_sbrk_r+0x1a>
 800e2c8:	6023      	str	r3, [r4, #0]
 800e2ca:	bd38      	pop	{r3, r4, r5, pc}
 800e2cc:	20002dac 	.word	0x20002dac

0800e2d0 <siprintf>:
 800e2d0:	b40e      	push	{r1, r2, r3}
 800e2d2:	b500      	push	{lr}
 800e2d4:	b09c      	sub	sp, #112	; 0x70
 800e2d6:	ab1d      	add	r3, sp, #116	; 0x74
 800e2d8:	9002      	str	r0, [sp, #8]
 800e2da:	9006      	str	r0, [sp, #24]
 800e2dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e2e0:	4809      	ldr	r0, [pc, #36]	; (800e308 <siprintf+0x38>)
 800e2e2:	9107      	str	r1, [sp, #28]
 800e2e4:	9104      	str	r1, [sp, #16]
 800e2e6:	4909      	ldr	r1, [pc, #36]	; (800e30c <siprintf+0x3c>)
 800e2e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2ec:	9105      	str	r1, [sp, #20]
 800e2ee:	6800      	ldr	r0, [r0, #0]
 800e2f0:	9301      	str	r3, [sp, #4]
 800e2f2:	a902      	add	r1, sp, #8
 800e2f4:	f000 f8a4 	bl	800e440 <_svfiprintf_r>
 800e2f8:	9b02      	ldr	r3, [sp, #8]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	701a      	strb	r2, [r3, #0]
 800e2fe:	b01c      	add	sp, #112	; 0x70
 800e300:	f85d eb04 	ldr.w	lr, [sp], #4
 800e304:	b003      	add	sp, #12
 800e306:	4770      	bx	lr
 800e308:	20000084 	.word	0x20000084
 800e30c:	ffff0208 	.word	0xffff0208

0800e310 <__assert_func>:
 800e310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e312:	4614      	mov	r4, r2
 800e314:	461a      	mov	r2, r3
 800e316:	4b09      	ldr	r3, [pc, #36]	; (800e33c <__assert_func+0x2c>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	4605      	mov	r5, r0
 800e31c:	68d8      	ldr	r0, [r3, #12]
 800e31e:	b14c      	cbz	r4, 800e334 <__assert_func+0x24>
 800e320:	4b07      	ldr	r3, [pc, #28]	; (800e340 <__assert_func+0x30>)
 800e322:	9100      	str	r1, [sp, #0]
 800e324:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e328:	4906      	ldr	r1, [pc, #24]	; (800e344 <__assert_func+0x34>)
 800e32a:	462b      	mov	r3, r5
 800e32c:	f000 f80e 	bl	800e34c <fiprintf>
 800e330:	f000 fd34 	bl	800ed9c <abort>
 800e334:	4b04      	ldr	r3, [pc, #16]	; (800e348 <__assert_func+0x38>)
 800e336:	461c      	mov	r4, r3
 800e338:	e7f3      	b.n	800e322 <__assert_func+0x12>
 800e33a:	bf00      	nop
 800e33c:	20000084 	.word	0x20000084
 800e340:	0800f73e 	.word	0x0800f73e
 800e344:	0800f74b 	.word	0x0800f74b
 800e348:	0800f779 	.word	0x0800f779

0800e34c <fiprintf>:
 800e34c:	b40e      	push	{r1, r2, r3}
 800e34e:	b503      	push	{r0, r1, lr}
 800e350:	4601      	mov	r1, r0
 800e352:	ab03      	add	r3, sp, #12
 800e354:	4805      	ldr	r0, [pc, #20]	; (800e36c <fiprintf+0x20>)
 800e356:	f853 2b04 	ldr.w	r2, [r3], #4
 800e35a:	6800      	ldr	r0, [r0, #0]
 800e35c:	9301      	str	r3, [sp, #4]
 800e35e:	f000 f999 	bl	800e694 <_vfiprintf_r>
 800e362:	b002      	add	sp, #8
 800e364:	f85d eb04 	ldr.w	lr, [sp], #4
 800e368:	b003      	add	sp, #12
 800e36a:	4770      	bx	lr
 800e36c:	20000084 	.word	0x20000084

0800e370 <__malloc_lock>:
 800e370:	4801      	ldr	r0, [pc, #4]	; (800e378 <__malloc_lock+0x8>)
 800e372:	f000 bed3 	b.w	800f11c <__retarget_lock_acquire_recursive>
 800e376:	bf00      	nop
 800e378:	20002db0 	.word	0x20002db0

0800e37c <__malloc_unlock>:
 800e37c:	4801      	ldr	r0, [pc, #4]	; (800e384 <__malloc_unlock+0x8>)
 800e37e:	f000 bece 	b.w	800f11e <__retarget_lock_release_recursive>
 800e382:	bf00      	nop
 800e384:	20002db0 	.word	0x20002db0

0800e388 <__ssputs_r>:
 800e388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e38c:	688e      	ldr	r6, [r1, #8]
 800e38e:	429e      	cmp	r6, r3
 800e390:	4682      	mov	sl, r0
 800e392:	460c      	mov	r4, r1
 800e394:	4690      	mov	r8, r2
 800e396:	461f      	mov	r7, r3
 800e398:	d838      	bhi.n	800e40c <__ssputs_r+0x84>
 800e39a:	898a      	ldrh	r2, [r1, #12]
 800e39c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e3a0:	d032      	beq.n	800e408 <__ssputs_r+0x80>
 800e3a2:	6825      	ldr	r5, [r4, #0]
 800e3a4:	6909      	ldr	r1, [r1, #16]
 800e3a6:	eba5 0901 	sub.w	r9, r5, r1
 800e3aa:	6965      	ldr	r5, [r4, #20]
 800e3ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e3b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e3b4:	3301      	adds	r3, #1
 800e3b6:	444b      	add	r3, r9
 800e3b8:	106d      	asrs	r5, r5, #1
 800e3ba:	429d      	cmp	r5, r3
 800e3bc:	bf38      	it	cc
 800e3be:	461d      	movcc	r5, r3
 800e3c0:	0553      	lsls	r3, r2, #21
 800e3c2:	d531      	bpl.n	800e428 <__ssputs_r+0xa0>
 800e3c4:	4629      	mov	r1, r5
 800e3c6:	f7ff fec1 	bl	800e14c <_malloc_r>
 800e3ca:	4606      	mov	r6, r0
 800e3cc:	b950      	cbnz	r0, 800e3e4 <__ssputs_r+0x5c>
 800e3ce:	230c      	movs	r3, #12
 800e3d0:	f8ca 3000 	str.w	r3, [sl]
 800e3d4:	89a3      	ldrh	r3, [r4, #12]
 800e3d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e3da:	81a3      	strh	r3, [r4, #12]
 800e3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e3e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3e4:	6921      	ldr	r1, [r4, #16]
 800e3e6:	464a      	mov	r2, r9
 800e3e8:	f7ff fe2e 	bl	800e048 <memcpy>
 800e3ec:	89a3      	ldrh	r3, [r4, #12]
 800e3ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e3f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e3f6:	81a3      	strh	r3, [r4, #12]
 800e3f8:	6126      	str	r6, [r4, #16]
 800e3fa:	6165      	str	r5, [r4, #20]
 800e3fc:	444e      	add	r6, r9
 800e3fe:	eba5 0509 	sub.w	r5, r5, r9
 800e402:	6026      	str	r6, [r4, #0]
 800e404:	60a5      	str	r5, [r4, #8]
 800e406:	463e      	mov	r6, r7
 800e408:	42be      	cmp	r6, r7
 800e40a:	d900      	bls.n	800e40e <__ssputs_r+0x86>
 800e40c:	463e      	mov	r6, r7
 800e40e:	6820      	ldr	r0, [r4, #0]
 800e410:	4632      	mov	r2, r6
 800e412:	4641      	mov	r1, r8
 800e414:	f000 feea 	bl	800f1ec <memmove>
 800e418:	68a3      	ldr	r3, [r4, #8]
 800e41a:	1b9b      	subs	r3, r3, r6
 800e41c:	60a3      	str	r3, [r4, #8]
 800e41e:	6823      	ldr	r3, [r4, #0]
 800e420:	4433      	add	r3, r6
 800e422:	6023      	str	r3, [r4, #0]
 800e424:	2000      	movs	r0, #0
 800e426:	e7db      	b.n	800e3e0 <__ssputs_r+0x58>
 800e428:	462a      	mov	r2, r5
 800e42a:	f000 fef9 	bl	800f220 <_realloc_r>
 800e42e:	4606      	mov	r6, r0
 800e430:	2800      	cmp	r0, #0
 800e432:	d1e1      	bne.n	800e3f8 <__ssputs_r+0x70>
 800e434:	6921      	ldr	r1, [r4, #16]
 800e436:	4650      	mov	r0, sl
 800e438:	f7ff fe1c 	bl	800e074 <_free_r>
 800e43c:	e7c7      	b.n	800e3ce <__ssputs_r+0x46>
	...

0800e440 <_svfiprintf_r>:
 800e440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e444:	4698      	mov	r8, r3
 800e446:	898b      	ldrh	r3, [r1, #12]
 800e448:	061b      	lsls	r3, r3, #24
 800e44a:	b09d      	sub	sp, #116	; 0x74
 800e44c:	4607      	mov	r7, r0
 800e44e:	460d      	mov	r5, r1
 800e450:	4614      	mov	r4, r2
 800e452:	d50e      	bpl.n	800e472 <_svfiprintf_r+0x32>
 800e454:	690b      	ldr	r3, [r1, #16]
 800e456:	b963      	cbnz	r3, 800e472 <_svfiprintf_r+0x32>
 800e458:	2140      	movs	r1, #64	; 0x40
 800e45a:	f7ff fe77 	bl	800e14c <_malloc_r>
 800e45e:	6028      	str	r0, [r5, #0]
 800e460:	6128      	str	r0, [r5, #16]
 800e462:	b920      	cbnz	r0, 800e46e <_svfiprintf_r+0x2e>
 800e464:	230c      	movs	r3, #12
 800e466:	603b      	str	r3, [r7, #0]
 800e468:	f04f 30ff 	mov.w	r0, #4294967295
 800e46c:	e0d1      	b.n	800e612 <_svfiprintf_r+0x1d2>
 800e46e:	2340      	movs	r3, #64	; 0x40
 800e470:	616b      	str	r3, [r5, #20]
 800e472:	2300      	movs	r3, #0
 800e474:	9309      	str	r3, [sp, #36]	; 0x24
 800e476:	2320      	movs	r3, #32
 800e478:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e480:	2330      	movs	r3, #48	; 0x30
 800e482:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e62c <_svfiprintf_r+0x1ec>
 800e486:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e48a:	f04f 0901 	mov.w	r9, #1
 800e48e:	4623      	mov	r3, r4
 800e490:	469a      	mov	sl, r3
 800e492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e496:	b10a      	cbz	r2, 800e49c <_svfiprintf_r+0x5c>
 800e498:	2a25      	cmp	r2, #37	; 0x25
 800e49a:	d1f9      	bne.n	800e490 <_svfiprintf_r+0x50>
 800e49c:	ebba 0b04 	subs.w	fp, sl, r4
 800e4a0:	d00b      	beq.n	800e4ba <_svfiprintf_r+0x7a>
 800e4a2:	465b      	mov	r3, fp
 800e4a4:	4622      	mov	r2, r4
 800e4a6:	4629      	mov	r1, r5
 800e4a8:	4638      	mov	r0, r7
 800e4aa:	f7ff ff6d 	bl	800e388 <__ssputs_r>
 800e4ae:	3001      	adds	r0, #1
 800e4b0:	f000 80aa 	beq.w	800e608 <_svfiprintf_r+0x1c8>
 800e4b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e4b6:	445a      	add	r2, fp
 800e4b8:	9209      	str	r2, [sp, #36]	; 0x24
 800e4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	f000 80a2 	beq.w	800e608 <_svfiprintf_r+0x1c8>
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	f04f 32ff 	mov.w	r2, #4294967295
 800e4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4ce:	f10a 0a01 	add.w	sl, sl, #1
 800e4d2:	9304      	str	r3, [sp, #16]
 800e4d4:	9307      	str	r3, [sp, #28]
 800e4d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e4da:	931a      	str	r3, [sp, #104]	; 0x68
 800e4dc:	4654      	mov	r4, sl
 800e4de:	2205      	movs	r2, #5
 800e4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4e4:	4851      	ldr	r0, [pc, #324]	; (800e62c <_svfiprintf_r+0x1ec>)
 800e4e6:	f7f1 fe83 	bl	80001f0 <memchr>
 800e4ea:	9a04      	ldr	r2, [sp, #16]
 800e4ec:	b9d8      	cbnz	r0, 800e526 <_svfiprintf_r+0xe6>
 800e4ee:	06d0      	lsls	r0, r2, #27
 800e4f0:	bf44      	itt	mi
 800e4f2:	2320      	movmi	r3, #32
 800e4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e4f8:	0711      	lsls	r1, r2, #28
 800e4fa:	bf44      	itt	mi
 800e4fc:	232b      	movmi	r3, #43	; 0x2b
 800e4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e502:	f89a 3000 	ldrb.w	r3, [sl]
 800e506:	2b2a      	cmp	r3, #42	; 0x2a
 800e508:	d015      	beq.n	800e536 <_svfiprintf_r+0xf6>
 800e50a:	9a07      	ldr	r2, [sp, #28]
 800e50c:	4654      	mov	r4, sl
 800e50e:	2000      	movs	r0, #0
 800e510:	f04f 0c0a 	mov.w	ip, #10
 800e514:	4621      	mov	r1, r4
 800e516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e51a:	3b30      	subs	r3, #48	; 0x30
 800e51c:	2b09      	cmp	r3, #9
 800e51e:	d94e      	bls.n	800e5be <_svfiprintf_r+0x17e>
 800e520:	b1b0      	cbz	r0, 800e550 <_svfiprintf_r+0x110>
 800e522:	9207      	str	r2, [sp, #28]
 800e524:	e014      	b.n	800e550 <_svfiprintf_r+0x110>
 800e526:	eba0 0308 	sub.w	r3, r0, r8
 800e52a:	fa09 f303 	lsl.w	r3, r9, r3
 800e52e:	4313      	orrs	r3, r2
 800e530:	9304      	str	r3, [sp, #16]
 800e532:	46a2      	mov	sl, r4
 800e534:	e7d2      	b.n	800e4dc <_svfiprintf_r+0x9c>
 800e536:	9b03      	ldr	r3, [sp, #12]
 800e538:	1d19      	adds	r1, r3, #4
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	9103      	str	r1, [sp, #12]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	bfbb      	ittet	lt
 800e542:	425b      	neglt	r3, r3
 800e544:	f042 0202 	orrlt.w	r2, r2, #2
 800e548:	9307      	strge	r3, [sp, #28]
 800e54a:	9307      	strlt	r3, [sp, #28]
 800e54c:	bfb8      	it	lt
 800e54e:	9204      	strlt	r2, [sp, #16]
 800e550:	7823      	ldrb	r3, [r4, #0]
 800e552:	2b2e      	cmp	r3, #46	; 0x2e
 800e554:	d10c      	bne.n	800e570 <_svfiprintf_r+0x130>
 800e556:	7863      	ldrb	r3, [r4, #1]
 800e558:	2b2a      	cmp	r3, #42	; 0x2a
 800e55a:	d135      	bne.n	800e5c8 <_svfiprintf_r+0x188>
 800e55c:	9b03      	ldr	r3, [sp, #12]
 800e55e:	1d1a      	adds	r2, r3, #4
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	9203      	str	r2, [sp, #12]
 800e564:	2b00      	cmp	r3, #0
 800e566:	bfb8      	it	lt
 800e568:	f04f 33ff 	movlt.w	r3, #4294967295
 800e56c:	3402      	adds	r4, #2
 800e56e:	9305      	str	r3, [sp, #20]
 800e570:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e63c <_svfiprintf_r+0x1fc>
 800e574:	7821      	ldrb	r1, [r4, #0]
 800e576:	2203      	movs	r2, #3
 800e578:	4650      	mov	r0, sl
 800e57a:	f7f1 fe39 	bl	80001f0 <memchr>
 800e57e:	b140      	cbz	r0, 800e592 <_svfiprintf_r+0x152>
 800e580:	2340      	movs	r3, #64	; 0x40
 800e582:	eba0 000a 	sub.w	r0, r0, sl
 800e586:	fa03 f000 	lsl.w	r0, r3, r0
 800e58a:	9b04      	ldr	r3, [sp, #16]
 800e58c:	4303      	orrs	r3, r0
 800e58e:	3401      	adds	r4, #1
 800e590:	9304      	str	r3, [sp, #16]
 800e592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e596:	4826      	ldr	r0, [pc, #152]	; (800e630 <_svfiprintf_r+0x1f0>)
 800e598:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e59c:	2206      	movs	r2, #6
 800e59e:	f7f1 fe27 	bl	80001f0 <memchr>
 800e5a2:	2800      	cmp	r0, #0
 800e5a4:	d038      	beq.n	800e618 <_svfiprintf_r+0x1d8>
 800e5a6:	4b23      	ldr	r3, [pc, #140]	; (800e634 <_svfiprintf_r+0x1f4>)
 800e5a8:	bb1b      	cbnz	r3, 800e5f2 <_svfiprintf_r+0x1b2>
 800e5aa:	9b03      	ldr	r3, [sp, #12]
 800e5ac:	3307      	adds	r3, #7
 800e5ae:	f023 0307 	bic.w	r3, r3, #7
 800e5b2:	3308      	adds	r3, #8
 800e5b4:	9303      	str	r3, [sp, #12]
 800e5b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5b8:	4433      	add	r3, r6
 800e5ba:	9309      	str	r3, [sp, #36]	; 0x24
 800e5bc:	e767      	b.n	800e48e <_svfiprintf_r+0x4e>
 800e5be:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5c2:	460c      	mov	r4, r1
 800e5c4:	2001      	movs	r0, #1
 800e5c6:	e7a5      	b.n	800e514 <_svfiprintf_r+0xd4>
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	3401      	adds	r4, #1
 800e5cc:	9305      	str	r3, [sp, #20]
 800e5ce:	4619      	mov	r1, r3
 800e5d0:	f04f 0c0a 	mov.w	ip, #10
 800e5d4:	4620      	mov	r0, r4
 800e5d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5da:	3a30      	subs	r2, #48	; 0x30
 800e5dc:	2a09      	cmp	r2, #9
 800e5de:	d903      	bls.n	800e5e8 <_svfiprintf_r+0x1a8>
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d0c5      	beq.n	800e570 <_svfiprintf_r+0x130>
 800e5e4:	9105      	str	r1, [sp, #20]
 800e5e6:	e7c3      	b.n	800e570 <_svfiprintf_r+0x130>
 800e5e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5ec:	4604      	mov	r4, r0
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	e7f0      	b.n	800e5d4 <_svfiprintf_r+0x194>
 800e5f2:	ab03      	add	r3, sp, #12
 800e5f4:	9300      	str	r3, [sp, #0]
 800e5f6:	462a      	mov	r2, r5
 800e5f8:	4b0f      	ldr	r3, [pc, #60]	; (800e638 <_svfiprintf_r+0x1f8>)
 800e5fa:	a904      	add	r1, sp, #16
 800e5fc:	4638      	mov	r0, r7
 800e5fe:	f3af 8000 	nop.w
 800e602:	1c42      	adds	r2, r0, #1
 800e604:	4606      	mov	r6, r0
 800e606:	d1d6      	bne.n	800e5b6 <_svfiprintf_r+0x176>
 800e608:	89ab      	ldrh	r3, [r5, #12]
 800e60a:	065b      	lsls	r3, r3, #25
 800e60c:	f53f af2c 	bmi.w	800e468 <_svfiprintf_r+0x28>
 800e610:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e612:	b01d      	add	sp, #116	; 0x74
 800e614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e618:	ab03      	add	r3, sp, #12
 800e61a:	9300      	str	r3, [sp, #0]
 800e61c:	462a      	mov	r2, r5
 800e61e:	4b06      	ldr	r3, [pc, #24]	; (800e638 <_svfiprintf_r+0x1f8>)
 800e620:	a904      	add	r1, sp, #16
 800e622:	4638      	mov	r0, r7
 800e624:	f000 f9d4 	bl	800e9d0 <_printf_i>
 800e628:	e7eb      	b.n	800e602 <_svfiprintf_r+0x1c2>
 800e62a:	bf00      	nop
 800e62c:	0800f77a 	.word	0x0800f77a
 800e630:	0800f784 	.word	0x0800f784
 800e634:	00000000 	.word	0x00000000
 800e638:	0800e389 	.word	0x0800e389
 800e63c:	0800f780 	.word	0x0800f780

0800e640 <__sfputc_r>:
 800e640:	6893      	ldr	r3, [r2, #8]
 800e642:	3b01      	subs	r3, #1
 800e644:	2b00      	cmp	r3, #0
 800e646:	b410      	push	{r4}
 800e648:	6093      	str	r3, [r2, #8]
 800e64a:	da08      	bge.n	800e65e <__sfputc_r+0x1e>
 800e64c:	6994      	ldr	r4, [r2, #24]
 800e64e:	42a3      	cmp	r3, r4
 800e650:	db01      	blt.n	800e656 <__sfputc_r+0x16>
 800e652:	290a      	cmp	r1, #10
 800e654:	d103      	bne.n	800e65e <__sfputc_r+0x1e>
 800e656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e65a:	f000 badf 	b.w	800ec1c <__swbuf_r>
 800e65e:	6813      	ldr	r3, [r2, #0]
 800e660:	1c58      	adds	r0, r3, #1
 800e662:	6010      	str	r0, [r2, #0]
 800e664:	7019      	strb	r1, [r3, #0]
 800e666:	4608      	mov	r0, r1
 800e668:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e66c:	4770      	bx	lr

0800e66e <__sfputs_r>:
 800e66e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e670:	4606      	mov	r6, r0
 800e672:	460f      	mov	r7, r1
 800e674:	4614      	mov	r4, r2
 800e676:	18d5      	adds	r5, r2, r3
 800e678:	42ac      	cmp	r4, r5
 800e67a:	d101      	bne.n	800e680 <__sfputs_r+0x12>
 800e67c:	2000      	movs	r0, #0
 800e67e:	e007      	b.n	800e690 <__sfputs_r+0x22>
 800e680:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e684:	463a      	mov	r2, r7
 800e686:	4630      	mov	r0, r6
 800e688:	f7ff ffda 	bl	800e640 <__sfputc_r>
 800e68c:	1c43      	adds	r3, r0, #1
 800e68e:	d1f3      	bne.n	800e678 <__sfputs_r+0xa>
 800e690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e694 <_vfiprintf_r>:
 800e694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e698:	460d      	mov	r5, r1
 800e69a:	b09d      	sub	sp, #116	; 0x74
 800e69c:	4614      	mov	r4, r2
 800e69e:	4698      	mov	r8, r3
 800e6a0:	4606      	mov	r6, r0
 800e6a2:	b118      	cbz	r0, 800e6ac <_vfiprintf_r+0x18>
 800e6a4:	6983      	ldr	r3, [r0, #24]
 800e6a6:	b90b      	cbnz	r3, 800e6ac <_vfiprintf_r+0x18>
 800e6a8:	f000 fc9a 	bl	800efe0 <__sinit>
 800e6ac:	4b89      	ldr	r3, [pc, #548]	; (800e8d4 <_vfiprintf_r+0x240>)
 800e6ae:	429d      	cmp	r5, r3
 800e6b0:	d11b      	bne.n	800e6ea <_vfiprintf_r+0x56>
 800e6b2:	6875      	ldr	r5, [r6, #4]
 800e6b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e6b6:	07d9      	lsls	r1, r3, #31
 800e6b8:	d405      	bmi.n	800e6c6 <_vfiprintf_r+0x32>
 800e6ba:	89ab      	ldrh	r3, [r5, #12]
 800e6bc:	059a      	lsls	r2, r3, #22
 800e6be:	d402      	bmi.n	800e6c6 <_vfiprintf_r+0x32>
 800e6c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e6c2:	f000 fd2b 	bl	800f11c <__retarget_lock_acquire_recursive>
 800e6c6:	89ab      	ldrh	r3, [r5, #12]
 800e6c8:	071b      	lsls	r3, r3, #28
 800e6ca:	d501      	bpl.n	800e6d0 <_vfiprintf_r+0x3c>
 800e6cc:	692b      	ldr	r3, [r5, #16]
 800e6ce:	b9eb      	cbnz	r3, 800e70c <_vfiprintf_r+0x78>
 800e6d0:	4629      	mov	r1, r5
 800e6d2:	4630      	mov	r0, r6
 800e6d4:	f000 faf4 	bl	800ecc0 <__swsetup_r>
 800e6d8:	b1c0      	cbz	r0, 800e70c <_vfiprintf_r+0x78>
 800e6da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e6dc:	07dc      	lsls	r4, r3, #31
 800e6de:	d50e      	bpl.n	800e6fe <_vfiprintf_r+0x6a>
 800e6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6e4:	b01d      	add	sp, #116	; 0x74
 800e6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6ea:	4b7b      	ldr	r3, [pc, #492]	; (800e8d8 <_vfiprintf_r+0x244>)
 800e6ec:	429d      	cmp	r5, r3
 800e6ee:	d101      	bne.n	800e6f4 <_vfiprintf_r+0x60>
 800e6f0:	68b5      	ldr	r5, [r6, #8]
 800e6f2:	e7df      	b.n	800e6b4 <_vfiprintf_r+0x20>
 800e6f4:	4b79      	ldr	r3, [pc, #484]	; (800e8dc <_vfiprintf_r+0x248>)
 800e6f6:	429d      	cmp	r5, r3
 800e6f8:	bf08      	it	eq
 800e6fa:	68f5      	ldreq	r5, [r6, #12]
 800e6fc:	e7da      	b.n	800e6b4 <_vfiprintf_r+0x20>
 800e6fe:	89ab      	ldrh	r3, [r5, #12]
 800e700:	0598      	lsls	r0, r3, #22
 800e702:	d4ed      	bmi.n	800e6e0 <_vfiprintf_r+0x4c>
 800e704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e706:	f000 fd0a 	bl	800f11e <__retarget_lock_release_recursive>
 800e70a:	e7e9      	b.n	800e6e0 <_vfiprintf_r+0x4c>
 800e70c:	2300      	movs	r3, #0
 800e70e:	9309      	str	r3, [sp, #36]	; 0x24
 800e710:	2320      	movs	r3, #32
 800e712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e716:	f8cd 800c 	str.w	r8, [sp, #12]
 800e71a:	2330      	movs	r3, #48	; 0x30
 800e71c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e8e0 <_vfiprintf_r+0x24c>
 800e720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e724:	f04f 0901 	mov.w	r9, #1
 800e728:	4623      	mov	r3, r4
 800e72a:	469a      	mov	sl, r3
 800e72c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e730:	b10a      	cbz	r2, 800e736 <_vfiprintf_r+0xa2>
 800e732:	2a25      	cmp	r2, #37	; 0x25
 800e734:	d1f9      	bne.n	800e72a <_vfiprintf_r+0x96>
 800e736:	ebba 0b04 	subs.w	fp, sl, r4
 800e73a:	d00b      	beq.n	800e754 <_vfiprintf_r+0xc0>
 800e73c:	465b      	mov	r3, fp
 800e73e:	4622      	mov	r2, r4
 800e740:	4629      	mov	r1, r5
 800e742:	4630      	mov	r0, r6
 800e744:	f7ff ff93 	bl	800e66e <__sfputs_r>
 800e748:	3001      	adds	r0, #1
 800e74a:	f000 80aa 	beq.w	800e8a2 <_vfiprintf_r+0x20e>
 800e74e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e750:	445a      	add	r2, fp
 800e752:	9209      	str	r2, [sp, #36]	; 0x24
 800e754:	f89a 3000 	ldrb.w	r3, [sl]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	f000 80a2 	beq.w	800e8a2 <_vfiprintf_r+0x20e>
 800e75e:	2300      	movs	r3, #0
 800e760:	f04f 32ff 	mov.w	r2, #4294967295
 800e764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e768:	f10a 0a01 	add.w	sl, sl, #1
 800e76c:	9304      	str	r3, [sp, #16]
 800e76e:	9307      	str	r3, [sp, #28]
 800e770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e774:	931a      	str	r3, [sp, #104]	; 0x68
 800e776:	4654      	mov	r4, sl
 800e778:	2205      	movs	r2, #5
 800e77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e77e:	4858      	ldr	r0, [pc, #352]	; (800e8e0 <_vfiprintf_r+0x24c>)
 800e780:	f7f1 fd36 	bl	80001f0 <memchr>
 800e784:	9a04      	ldr	r2, [sp, #16]
 800e786:	b9d8      	cbnz	r0, 800e7c0 <_vfiprintf_r+0x12c>
 800e788:	06d1      	lsls	r1, r2, #27
 800e78a:	bf44      	itt	mi
 800e78c:	2320      	movmi	r3, #32
 800e78e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e792:	0713      	lsls	r3, r2, #28
 800e794:	bf44      	itt	mi
 800e796:	232b      	movmi	r3, #43	; 0x2b
 800e798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e79c:	f89a 3000 	ldrb.w	r3, [sl]
 800e7a0:	2b2a      	cmp	r3, #42	; 0x2a
 800e7a2:	d015      	beq.n	800e7d0 <_vfiprintf_r+0x13c>
 800e7a4:	9a07      	ldr	r2, [sp, #28]
 800e7a6:	4654      	mov	r4, sl
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	f04f 0c0a 	mov.w	ip, #10
 800e7ae:	4621      	mov	r1, r4
 800e7b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e7b4:	3b30      	subs	r3, #48	; 0x30
 800e7b6:	2b09      	cmp	r3, #9
 800e7b8:	d94e      	bls.n	800e858 <_vfiprintf_r+0x1c4>
 800e7ba:	b1b0      	cbz	r0, 800e7ea <_vfiprintf_r+0x156>
 800e7bc:	9207      	str	r2, [sp, #28]
 800e7be:	e014      	b.n	800e7ea <_vfiprintf_r+0x156>
 800e7c0:	eba0 0308 	sub.w	r3, r0, r8
 800e7c4:	fa09 f303 	lsl.w	r3, r9, r3
 800e7c8:	4313      	orrs	r3, r2
 800e7ca:	9304      	str	r3, [sp, #16]
 800e7cc:	46a2      	mov	sl, r4
 800e7ce:	e7d2      	b.n	800e776 <_vfiprintf_r+0xe2>
 800e7d0:	9b03      	ldr	r3, [sp, #12]
 800e7d2:	1d19      	adds	r1, r3, #4
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	9103      	str	r1, [sp, #12]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	bfbb      	ittet	lt
 800e7dc:	425b      	neglt	r3, r3
 800e7de:	f042 0202 	orrlt.w	r2, r2, #2
 800e7e2:	9307      	strge	r3, [sp, #28]
 800e7e4:	9307      	strlt	r3, [sp, #28]
 800e7e6:	bfb8      	it	lt
 800e7e8:	9204      	strlt	r2, [sp, #16]
 800e7ea:	7823      	ldrb	r3, [r4, #0]
 800e7ec:	2b2e      	cmp	r3, #46	; 0x2e
 800e7ee:	d10c      	bne.n	800e80a <_vfiprintf_r+0x176>
 800e7f0:	7863      	ldrb	r3, [r4, #1]
 800e7f2:	2b2a      	cmp	r3, #42	; 0x2a
 800e7f4:	d135      	bne.n	800e862 <_vfiprintf_r+0x1ce>
 800e7f6:	9b03      	ldr	r3, [sp, #12]
 800e7f8:	1d1a      	adds	r2, r3, #4
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	9203      	str	r2, [sp, #12]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	bfb8      	it	lt
 800e802:	f04f 33ff 	movlt.w	r3, #4294967295
 800e806:	3402      	adds	r4, #2
 800e808:	9305      	str	r3, [sp, #20]
 800e80a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e8f0 <_vfiprintf_r+0x25c>
 800e80e:	7821      	ldrb	r1, [r4, #0]
 800e810:	2203      	movs	r2, #3
 800e812:	4650      	mov	r0, sl
 800e814:	f7f1 fcec 	bl	80001f0 <memchr>
 800e818:	b140      	cbz	r0, 800e82c <_vfiprintf_r+0x198>
 800e81a:	2340      	movs	r3, #64	; 0x40
 800e81c:	eba0 000a 	sub.w	r0, r0, sl
 800e820:	fa03 f000 	lsl.w	r0, r3, r0
 800e824:	9b04      	ldr	r3, [sp, #16]
 800e826:	4303      	orrs	r3, r0
 800e828:	3401      	adds	r4, #1
 800e82a:	9304      	str	r3, [sp, #16]
 800e82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e830:	482c      	ldr	r0, [pc, #176]	; (800e8e4 <_vfiprintf_r+0x250>)
 800e832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e836:	2206      	movs	r2, #6
 800e838:	f7f1 fcda 	bl	80001f0 <memchr>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	d03f      	beq.n	800e8c0 <_vfiprintf_r+0x22c>
 800e840:	4b29      	ldr	r3, [pc, #164]	; (800e8e8 <_vfiprintf_r+0x254>)
 800e842:	bb1b      	cbnz	r3, 800e88c <_vfiprintf_r+0x1f8>
 800e844:	9b03      	ldr	r3, [sp, #12]
 800e846:	3307      	adds	r3, #7
 800e848:	f023 0307 	bic.w	r3, r3, #7
 800e84c:	3308      	adds	r3, #8
 800e84e:	9303      	str	r3, [sp, #12]
 800e850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e852:	443b      	add	r3, r7
 800e854:	9309      	str	r3, [sp, #36]	; 0x24
 800e856:	e767      	b.n	800e728 <_vfiprintf_r+0x94>
 800e858:	fb0c 3202 	mla	r2, ip, r2, r3
 800e85c:	460c      	mov	r4, r1
 800e85e:	2001      	movs	r0, #1
 800e860:	e7a5      	b.n	800e7ae <_vfiprintf_r+0x11a>
 800e862:	2300      	movs	r3, #0
 800e864:	3401      	adds	r4, #1
 800e866:	9305      	str	r3, [sp, #20]
 800e868:	4619      	mov	r1, r3
 800e86a:	f04f 0c0a 	mov.w	ip, #10
 800e86e:	4620      	mov	r0, r4
 800e870:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e874:	3a30      	subs	r2, #48	; 0x30
 800e876:	2a09      	cmp	r2, #9
 800e878:	d903      	bls.n	800e882 <_vfiprintf_r+0x1ee>
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d0c5      	beq.n	800e80a <_vfiprintf_r+0x176>
 800e87e:	9105      	str	r1, [sp, #20]
 800e880:	e7c3      	b.n	800e80a <_vfiprintf_r+0x176>
 800e882:	fb0c 2101 	mla	r1, ip, r1, r2
 800e886:	4604      	mov	r4, r0
 800e888:	2301      	movs	r3, #1
 800e88a:	e7f0      	b.n	800e86e <_vfiprintf_r+0x1da>
 800e88c:	ab03      	add	r3, sp, #12
 800e88e:	9300      	str	r3, [sp, #0]
 800e890:	462a      	mov	r2, r5
 800e892:	4b16      	ldr	r3, [pc, #88]	; (800e8ec <_vfiprintf_r+0x258>)
 800e894:	a904      	add	r1, sp, #16
 800e896:	4630      	mov	r0, r6
 800e898:	f3af 8000 	nop.w
 800e89c:	4607      	mov	r7, r0
 800e89e:	1c78      	adds	r0, r7, #1
 800e8a0:	d1d6      	bne.n	800e850 <_vfiprintf_r+0x1bc>
 800e8a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e8a4:	07d9      	lsls	r1, r3, #31
 800e8a6:	d405      	bmi.n	800e8b4 <_vfiprintf_r+0x220>
 800e8a8:	89ab      	ldrh	r3, [r5, #12]
 800e8aa:	059a      	lsls	r2, r3, #22
 800e8ac:	d402      	bmi.n	800e8b4 <_vfiprintf_r+0x220>
 800e8ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e8b0:	f000 fc35 	bl	800f11e <__retarget_lock_release_recursive>
 800e8b4:	89ab      	ldrh	r3, [r5, #12]
 800e8b6:	065b      	lsls	r3, r3, #25
 800e8b8:	f53f af12 	bmi.w	800e6e0 <_vfiprintf_r+0x4c>
 800e8bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e8be:	e711      	b.n	800e6e4 <_vfiprintf_r+0x50>
 800e8c0:	ab03      	add	r3, sp, #12
 800e8c2:	9300      	str	r3, [sp, #0]
 800e8c4:	462a      	mov	r2, r5
 800e8c6:	4b09      	ldr	r3, [pc, #36]	; (800e8ec <_vfiprintf_r+0x258>)
 800e8c8:	a904      	add	r1, sp, #16
 800e8ca:	4630      	mov	r0, r6
 800e8cc:	f000 f880 	bl	800e9d0 <_printf_i>
 800e8d0:	e7e4      	b.n	800e89c <_vfiprintf_r+0x208>
 800e8d2:	bf00      	nop
 800e8d4:	0800f7d0 	.word	0x0800f7d0
 800e8d8:	0800f7f0 	.word	0x0800f7f0
 800e8dc:	0800f7b0 	.word	0x0800f7b0
 800e8e0:	0800f77a 	.word	0x0800f77a
 800e8e4:	0800f784 	.word	0x0800f784
 800e8e8:	00000000 	.word	0x00000000
 800e8ec:	0800e66f 	.word	0x0800e66f
 800e8f0:	0800f780 	.word	0x0800f780

0800e8f4 <_printf_common>:
 800e8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8f8:	4616      	mov	r6, r2
 800e8fa:	4699      	mov	r9, r3
 800e8fc:	688a      	ldr	r2, [r1, #8]
 800e8fe:	690b      	ldr	r3, [r1, #16]
 800e900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e904:	4293      	cmp	r3, r2
 800e906:	bfb8      	it	lt
 800e908:	4613      	movlt	r3, r2
 800e90a:	6033      	str	r3, [r6, #0]
 800e90c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e910:	4607      	mov	r7, r0
 800e912:	460c      	mov	r4, r1
 800e914:	b10a      	cbz	r2, 800e91a <_printf_common+0x26>
 800e916:	3301      	adds	r3, #1
 800e918:	6033      	str	r3, [r6, #0]
 800e91a:	6823      	ldr	r3, [r4, #0]
 800e91c:	0699      	lsls	r1, r3, #26
 800e91e:	bf42      	ittt	mi
 800e920:	6833      	ldrmi	r3, [r6, #0]
 800e922:	3302      	addmi	r3, #2
 800e924:	6033      	strmi	r3, [r6, #0]
 800e926:	6825      	ldr	r5, [r4, #0]
 800e928:	f015 0506 	ands.w	r5, r5, #6
 800e92c:	d106      	bne.n	800e93c <_printf_common+0x48>
 800e92e:	f104 0a19 	add.w	sl, r4, #25
 800e932:	68e3      	ldr	r3, [r4, #12]
 800e934:	6832      	ldr	r2, [r6, #0]
 800e936:	1a9b      	subs	r3, r3, r2
 800e938:	42ab      	cmp	r3, r5
 800e93a:	dc26      	bgt.n	800e98a <_printf_common+0x96>
 800e93c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e940:	1e13      	subs	r3, r2, #0
 800e942:	6822      	ldr	r2, [r4, #0]
 800e944:	bf18      	it	ne
 800e946:	2301      	movne	r3, #1
 800e948:	0692      	lsls	r2, r2, #26
 800e94a:	d42b      	bmi.n	800e9a4 <_printf_common+0xb0>
 800e94c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e950:	4649      	mov	r1, r9
 800e952:	4638      	mov	r0, r7
 800e954:	47c0      	blx	r8
 800e956:	3001      	adds	r0, #1
 800e958:	d01e      	beq.n	800e998 <_printf_common+0xa4>
 800e95a:	6823      	ldr	r3, [r4, #0]
 800e95c:	68e5      	ldr	r5, [r4, #12]
 800e95e:	6832      	ldr	r2, [r6, #0]
 800e960:	f003 0306 	and.w	r3, r3, #6
 800e964:	2b04      	cmp	r3, #4
 800e966:	bf08      	it	eq
 800e968:	1aad      	subeq	r5, r5, r2
 800e96a:	68a3      	ldr	r3, [r4, #8]
 800e96c:	6922      	ldr	r2, [r4, #16]
 800e96e:	bf0c      	ite	eq
 800e970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e974:	2500      	movne	r5, #0
 800e976:	4293      	cmp	r3, r2
 800e978:	bfc4      	itt	gt
 800e97a:	1a9b      	subgt	r3, r3, r2
 800e97c:	18ed      	addgt	r5, r5, r3
 800e97e:	2600      	movs	r6, #0
 800e980:	341a      	adds	r4, #26
 800e982:	42b5      	cmp	r5, r6
 800e984:	d11a      	bne.n	800e9bc <_printf_common+0xc8>
 800e986:	2000      	movs	r0, #0
 800e988:	e008      	b.n	800e99c <_printf_common+0xa8>
 800e98a:	2301      	movs	r3, #1
 800e98c:	4652      	mov	r2, sl
 800e98e:	4649      	mov	r1, r9
 800e990:	4638      	mov	r0, r7
 800e992:	47c0      	blx	r8
 800e994:	3001      	adds	r0, #1
 800e996:	d103      	bne.n	800e9a0 <_printf_common+0xac>
 800e998:	f04f 30ff 	mov.w	r0, #4294967295
 800e99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9a0:	3501      	adds	r5, #1
 800e9a2:	e7c6      	b.n	800e932 <_printf_common+0x3e>
 800e9a4:	18e1      	adds	r1, r4, r3
 800e9a6:	1c5a      	adds	r2, r3, #1
 800e9a8:	2030      	movs	r0, #48	; 0x30
 800e9aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e9ae:	4422      	add	r2, r4
 800e9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e9b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e9b8:	3302      	adds	r3, #2
 800e9ba:	e7c7      	b.n	800e94c <_printf_common+0x58>
 800e9bc:	2301      	movs	r3, #1
 800e9be:	4622      	mov	r2, r4
 800e9c0:	4649      	mov	r1, r9
 800e9c2:	4638      	mov	r0, r7
 800e9c4:	47c0      	blx	r8
 800e9c6:	3001      	adds	r0, #1
 800e9c8:	d0e6      	beq.n	800e998 <_printf_common+0xa4>
 800e9ca:	3601      	adds	r6, #1
 800e9cc:	e7d9      	b.n	800e982 <_printf_common+0x8e>
	...

0800e9d0 <_printf_i>:
 800e9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e9d4:	7e0f      	ldrb	r7, [r1, #24]
 800e9d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e9d8:	2f78      	cmp	r7, #120	; 0x78
 800e9da:	4691      	mov	r9, r2
 800e9dc:	4680      	mov	r8, r0
 800e9de:	460c      	mov	r4, r1
 800e9e0:	469a      	mov	sl, r3
 800e9e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e9e6:	d807      	bhi.n	800e9f8 <_printf_i+0x28>
 800e9e8:	2f62      	cmp	r7, #98	; 0x62
 800e9ea:	d80a      	bhi.n	800ea02 <_printf_i+0x32>
 800e9ec:	2f00      	cmp	r7, #0
 800e9ee:	f000 80d8 	beq.w	800eba2 <_printf_i+0x1d2>
 800e9f2:	2f58      	cmp	r7, #88	; 0x58
 800e9f4:	f000 80a3 	beq.w	800eb3e <_printf_i+0x16e>
 800e9f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e9fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ea00:	e03a      	b.n	800ea78 <_printf_i+0xa8>
 800ea02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ea06:	2b15      	cmp	r3, #21
 800ea08:	d8f6      	bhi.n	800e9f8 <_printf_i+0x28>
 800ea0a:	a101      	add	r1, pc, #4	; (adr r1, 800ea10 <_printf_i+0x40>)
 800ea0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea10:	0800ea69 	.word	0x0800ea69
 800ea14:	0800ea7d 	.word	0x0800ea7d
 800ea18:	0800e9f9 	.word	0x0800e9f9
 800ea1c:	0800e9f9 	.word	0x0800e9f9
 800ea20:	0800e9f9 	.word	0x0800e9f9
 800ea24:	0800e9f9 	.word	0x0800e9f9
 800ea28:	0800ea7d 	.word	0x0800ea7d
 800ea2c:	0800e9f9 	.word	0x0800e9f9
 800ea30:	0800e9f9 	.word	0x0800e9f9
 800ea34:	0800e9f9 	.word	0x0800e9f9
 800ea38:	0800e9f9 	.word	0x0800e9f9
 800ea3c:	0800eb89 	.word	0x0800eb89
 800ea40:	0800eaad 	.word	0x0800eaad
 800ea44:	0800eb6b 	.word	0x0800eb6b
 800ea48:	0800e9f9 	.word	0x0800e9f9
 800ea4c:	0800e9f9 	.word	0x0800e9f9
 800ea50:	0800ebab 	.word	0x0800ebab
 800ea54:	0800e9f9 	.word	0x0800e9f9
 800ea58:	0800eaad 	.word	0x0800eaad
 800ea5c:	0800e9f9 	.word	0x0800e9f9
 800ea60:	0800e9f9 	.word	0x0800e9f9
 800ea64:	0800eb73 	.word	0x0800eb73
 800ea68:	682b      	ldr	r3, [r5, #0]
 800ea6a:	1d1a      	adds	r2, r3, #4
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	602a      	str	r2, [r5, #0]
 800ea70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ea78:	2301      	movs	r3, #1
 800ea7a:	e0a3      	b.n	800ebc4 <_printf_i+0x1f4>
 800ea7c:	6820      	ldr	r0, [r4, #0]
 800ea7e:	6829      	ldr	r1, [r5, #0]
 800ea80:	0606      	lsls	r6, r0, #24
 800ea82:	f101 0304 	add.w	r3, r1, #4
 800ea86:	d50a      	bpl.n	800ea9e <_printf_i+0xce>
 800ea88:	680e      	ldr	r6, [r1, #0]
 800ea8a:	602b      	str	r3, [r5, #0]
 800ea8c:	2e00      	cmp	r6, #0
 800ea8e:	da03      	bge.n	800ea98 <_printf_i+0xc8>
 800ea90:	232d      	movs	r3, #45	; 0x2d
 800ea92:	4276      	negs	r6, r6
 800ea94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea98:	485e      	ldr	r0, [pc, #376]	; (800ec14 <_printf_i+0x244>)
 800ea9a:	230a      	movs	r3, #10
 800ea9c:	e019      	b.n	800ead2 <_printf_i+0x102>
 800ea9e:	680e      	ldr	r6, [r1, #0]
 800eaa0:	602b      	str	r3, [r5, #0]
 800eaa2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eaa6:	bf18      	it	ne
 800eaa8:	b236      	sxthne	r6, r6
 800eaaa:	e7ef      	b.n	800ea8c <_printf_i+0xbc>
 800eaac:	682b      	ldr	r3, [r5, #0]
 800eaae:	6820      	ldr	r0, [r4, #0]
 800eab0:	1d19      	adds	r1, r3, #4
 800eab2:	6029      	str	r1, [r5, #0]
 800eab4:	0601      	lsls	r1, r0, #24
 800eab6:	d501      	bpl.n	800eabc <_printf_i+0xec>
 800eab8:	681e      	ldr	r6, [r3, #0]
 800eaba:	e002      	b.n	800eac2 <_printf_i+0xf2>
 800eabc:	0646      	lsls	r6, r0, #25
 800eabe:	d5fb      	bpl.n	800eab8 <_printf_i+0xe8>
 800eac0:	881e      	ldrh	r6, [r3, #0]
 800eac2:	4854      	ldr	r0, [pc, #336]	; (800ec14 <_printf_i+0x244>)
 800eac4:	2f6f      	cmp	r7, #111	; 0x6f
 800eac6:	bf0c      	ite	eq
 800eac8:	2308      	moveq	r3, #8
 800eaca:	230a      	movne	r3, #10
 800eacc:	2100      	movs	r1, #0
 800eace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ead2:	6865      	ldr	r5, [r4, #4]
 800ead4:	60a5      	str	r5, [r4, #8]
 800ead6:	2d00      	cmp	r5, #0
 800ead8:	bfa2      	ittt	ge
 800eada:	6821      	ldrge	r1, [r4, #0]
 800eadc:	f021 0104 	bicge.w	r1, r1, #4
 800eae0:	6021      	strge	r1, [r4, #0]
 800eae2:	b90e      	cbnz	r6, 800eae8 <_printf_i+0x118>
 800eae4:	2d00      	cmp	r5, #0
 800eae6:	d04d      	beq.n	800eb84 <_printf_i+0x1b4>
 800eae8:	4615      	mov	r5, r2
 800eaea:	fbb6 f1f3 	udiv	r1, r6, r3
 800eaee:	fb03 6711 	mls	r7, r3, r1, r6
 800eaf2:	5dc7      	ldrb	r7, [r0, r7]
 800eaf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800eaf8:	4637      	mov	r7, r6
 800eafa:	42bb      	cmp	r3, r7
 800eafc:	460e      	mov	r6, r1
 800eafe:	d9f4      	bls.n	800eaea <_printf_i+0x11a>
 800eb00:	2b08      	cmp	r3, #8
 800eb02:	d10b      	bne.n	800eb1c <_printf_i+0x14c>
 800eb04:	6823      	ldr	r3, [r4, #0]
 800eb06:	07de      	lsls	r6, r3, #31
 800eb08:	d508      	bpl.n	800eb1c <_printf_i+0x14c>
 800eb0a:	6923      	ldr	r3, [r4, #16]
 800eb0c:	6861      	ldr	r1, [r4, #4]
 800eb0e:	4299      	cmp	r1, r3
 800eb10:	bfde      	ittt	le
 800eb12:	2330      	movle	r3, #48	; 0x30
 800eb14:	f805 3c01 	strble.w	r3, [r5, #-1]
 800eb18:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eb1c:	1b52      	subs	r2, r2, r5
 800eb1e:	6122      	str	r2, [r4, #16]
 800eb20:	f8cd a000 	str.w	sl, [sp]
 800eb24:	464b      	mov	r3, r9
 800eb26:	aa03      	add	r2, sp, #12
 800eb28:	4621      	mov	r1, r4
 800eb2a:	4640      	mov	r0, r8
 800eb2c:	f7ff fee2 	bl	800e8f4 <_printf_common>
 800eb30:	3001      	adds	r0, #1
 800eb32:	d14c      	bne.n	800ebce <_printf_i+0x1fe>
 800eb34:	f04f 30ff 	mov.w	r0, #4294967295
 800eb38:	b004      	add	sp, #16
 800eb3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb3e:	4835      	ldr	r0, [pc, #212]	; (800ec14 <_printf_i+0x244>)
 800eb40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800eb44:	6829      	ldr	r1, [r5, #0]
 800eb46:	6823      	ldr	r3, [r4, #0]
 800eb48:	f851 6b04 	ldr.w	r6, [r1], #4
 800eb4c:	6029      	str	r1, [r5, #0]
 800eb4e:	061d      	lsls	r5, r3, #24
 800eb50:	d514      	bpl.n	800eb7c <_printf_i+0x1ac>
 800eb52:	07df      	lsls	r7, r3, #31
 800eb54:	bf44      	itt	mi
 800eb56:	f043 0320 	orrmi.w	r3, r3, #32
 800eb5a:	6023      	strmi	r3, [r4, #0]
 800eb5c:	b91e      	cbnz	r6, 800eb66 <_printf_i+0x196>
 800eb5e:	6823      	ldr	r3, [r4, #0]
 800eb60:	f023 0320 	bic.w	r3, r3, #32
 800eb64:	6023      	str	r3, [r4, #0]
 800eb66:	2310      	movs	r3, #16
 800eb68:	e7b0      	b.n	800eacc <_printf_i+0xfc>
 800eb6a:	6823      	ldr	r3, [r4, #0]
 800eb6c:	f043 0320 	orr.w	r3, r3, #32
 800eb70:	6023      	str	r3, [r4, #0]
 800eb72:	2378      	movs	r3, #120	; 0x78
 800eb74:	4828      	ldr	r0, [pc, #160]	; (800ec18 <_printf_i+0x248>)
 800eb76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eb7a:	e7e3      	b.n	800eb44 <_printf_i+0x174>
 800eb7c:	0659      	lsls	r1, r3, #25
 800eb7e:	bf48      	it	mi
 800eb80:	b2b6      	uxthmi	r6, r6
 800eb82:	e7e6      	b.n	800eb52 <_printf_i+0x182>
 800eb84:	4615      	mov	r5, r2
 800eb86:	e7bb      	b.n	800eb00 <_printf_i+0x130>
 800eb88:	682b      	ldr	r3, [r5, #0]
 800eb8a:	6826      	ldr	r6, [r4, #0]
 800eb8c:	6961      	ldr	r1, [r4, #20]
 800eb8e:	1d18      	adds	r0, r3, #4
 800eb90:	6028      	str	r0, [r5, #0]
 800eb92:	0635      	lsls	r5, r6, #24
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	d501      	bpl.n	800eb9c <_printf_i+0x1cc>
 800eb98:	6019      	str	r1, [r3, #0]
 800eb9a:	e002      	b.n	800eba2 <_printf_i+0x1d2>
 800eb9c:	0670      	lsls	r0, r6, #25
 800eb9e:	d5fb      	bpl.n	800eb98 <_printf_i+0x1c8>
 800eba0:	8019      	strh	r1, [r3, #0]
 800eba2:	2300      	movs	r3, #0
 800eba4:	6123      	str	r3, [r4, #16]
 800eba6:	4615      	mov	r5, r2
 800eba8:	e7ba      	b.n	800eb20 <_printf_i+0x150>
 800ebaa:	682b      	ldr	r3, [r5, #0]
 800ebac:	1d1a      	adds	r2, r3, #4
 800ebae:	602a      	str	r2, [r5, #0]
 800ebb0:	681d      	ldr	r5, [r3, #0]
 800ebb2:	6862      	ldr	r2, [r4, #4]
 800ebb4:	2100      	movs	r1, #0
 800ebb6:	4628      	mov	r0, r5
 800ebb8:	f7f1 fb1a 	bl	80001f0 <memchr>
 800ebbc:	b108      	cbz	r0, 800ebc2 <_printf_i+0x1f2>
 800ebbe:	1b40      	subs	r0, r0, r5
 800ebc0:	6060      	str	r0, [r4, #4]
 800ebc2:	6863      	ldr	r3, [r4, #4]
 800ebc4:	6123      	str	r3, [r4, #16]
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ebcc:	e7a8      	b.n	800eb20 <_printf_i+0x150>
 800ebce:	6923      	ldr	r3, [r4, #16]
 800ebd0:	462a      	mov	r2, r5
 800ebd2:	4649      	mov	r1, r9
 800ebd4:	4640      	mov	r0, r8
 800ebd6:	47d0      	blx	sl
 800ebd8:	3001      	adds	r0, #1
 800ebda:	d0ab      	beq.n	800eb34 <_printf_i+0x164>
 800ebdc:	6823      	ldr	r3, [r4, #0]
 800ebde:	079b      	lsls	r3, r3, #30
 800ebe0:	d413      	bmi.n	800ec0a <_printf_i+0x23a>
 800ebe2:	68e0      	ldr	r0, [r4, #12]
 800ebe4:	9b03      	ldr	r3, [sp, #12]
 800ebe6:	4298      	cmp	r0, r3
 800ebe8:	bfb8      	it	lt
 800ebea:	4618      	movlt	r0, r3
 800ebec:	e7a4      	b.n	800eb38 <_printf_i+0x168>
 800ebee:	2301      	movs	r3, #1
 800ebf0:	4632      	mov	r2, r6
 800ebf2:	4649      	mov	r1, r9
 800ebf4:	4640      	mov	r0, r8
 800ebf6:	47d0      	blx	sl
 800ebf8:	3001      	adds	r0, #1
 800ebfa:	d09b      	beq.n	800eb34 <_printf_i+0x164>
 800ebfc:	3501      	adds	r5, #1
 800ebfe:	68e3      	ldr	r3, [r4, #12]
 800ec00:	9903      	ldr	r1, [sp, #12]
 800ec02:	1a5b      	subs	r3, r3, r1
 800ec04:	42ab      	cmp	r3, r5
 800ec06:	dcf2      	bgt.n	800ebee <_printf_i+0x21e>
 800ec08:	e7eb      	b.n	800ebe2 <_printf_i+0x212>
 800ec0a:	2500      	movs	r5, #0
 800ec0c:	f104 0619 	add.w	r6, r4, #25
 800ec10:	e7f5      	b.n	800ebfe <_printf_i+0x22e>
 800ec12:	bf00      	nop
 800ec14:	0800f78b 	.word	0x0800f78b
 800ec18:	0800f79c 	.word	0x0800f79c

0800ec1c <__swbuf_r>:
 800ec1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec1e:	460e      	mov	r6, r1
 800ec20:	4614      	mov	r4, r2
 800ec22:	4605      	mov	r5, r0
 800ec24:	b118      	cbz	r0, 800ec2e <__swbuf_r+0x12>
 800ec26:	6983      	ldr	r3, [r0, #24]
 800ec28:	b90b      	cbnz	r3, 800ec2e <__swbuf_r+0x12>
 800ec2a:	f000 f9d9 	bl	800efe0 <__sinit>
 800ec2e:	4b21      	ldr	r3, [pc, #132]	; (800ecb4 <__swbuf_r+0x98>)
 800ec30:	429c      	cmp	r4, r3
 800ec32:	d12b      	bne.n	800ec8c <__swbuf_r+0x70>
 800ec34:	686c      	ldr	r4, [r5, #4]
 800ec36:	69a3      	ldr	r3, [r4, #24]
 800ec38:	60a3      	str	r3, [r4, #8]
 800ec3a:	89a3      	ldrh	r3, [r4, #12]
 800ec3c:	071a      	lsls	r2, r3, #28
 800ec3e:	d52f      	bpl.n	800eca0 <__swbuf_r+0x84>
 800ec40:	6923      	ldr	r3, [r4, #16]
 800ec42:	b36b      	cbz	r3, 800eca0 <__swbuf_r+0x84>
 800ec44:	6923      	ldr	r3, [r4, #16]
 800ec46:	6820      	ldr	r0, [r4, #0]
 800ec48:	1ac0      	subs	r0, r0, r3
 800ec4a:	6963      	ldr	r3, [r4, #20]
 800ec4c:	b2f6      	uxtb	r6, r6
 800ec4e:	4283      	cmp	r3, r0
 800ec50:	4637      	mov	r7, r6
 800ec52:	dc04      	bgt.n	800ec5e <__swbuf_r+0x42>
 800ec54:	4621      	mov	r1, r4
 800ec56:	4628      	mov	r0, r5
 800ec58:	f000 f92e 	bl	800eeb8 <_fflush_r>
 800ec5c:	bb30      	cbnz	r0, 800ecac <__swbuf_r+0x90>
 800ec5e:	68a3      	ldr	r3, [r4, #8]
 800ec60:	3b01      	subs	r3, #1
 800ec62:	60a3      	str	r3, [r4, #8]
 800ec64:	6823      	ldr	r3, [r4, #0]
 800ec66:	1c5a      	adds	r2, r3, #1
 800ec68:	6022      	str	r2, [r4, #0]
 800ec6a:	701e      	strb	r6, [r3, #0]
 800ec6c:	6963      	ldr	r3, [r4, #20]
 800ec6e:	3001      	adds	r0, #1
 800ec70:	4283      	cmp	r3, r0
 800ec72:	d004      	beq.n	800ec7e <__swbuf_r+0x62>
 800ec74:	89a3      	ldrh	r3, [r4, #12]
 800ec76:	07db      	lsls	r3, r3, #31
 800ec78:	d506      	bpl.n	800ec88 <__swbuf_r+0x6c>
 800ec7a:	2e0a      	cmp	r6, #10
 800ec7c:	d104      	bne.n	800ec88 <__swbuf_r+0x6c>
 800ec7e:	4621      	mov	r1, r4
 800ec80:	4628      	mov	r0, r5
 800ec82:	f000 f919 	bl	800eeb8 <_fflush_r>
 800ec86:	b988      	cbnz	r0, 800ecac <__swbuf_r+0x90>
 800ec88:	4638      	mov	r0, r7
 800ec8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec8c:	4b0a      	ldr	r3, [pc, #40]	; (800ecb8 <__swbuf_r+0x9c>)
 800ec8e:	429c      	cmp	r4, r3
 800ec90:	d101      	bne.n	800ec96 <__swbuf_r+0x7a>
 800ec92:	68ac      	ldr	r4, [r5, #8]
 800ec94:	e7cf      	b.n	800ec36 <__swbuf_r+0x1a>
 800ec96:	4b09      	ldr	r3, [pc, #36]	; (800ecbc <__swbuf_r+0xa0>)
 800ec98:	429c      	cmp	r4, r3
 800ec9a:	bf08      	it	eq
 800ec9c:	68ec      	ldreq	r4, [r5, #12]
 800ec9e:	e7ca      	b.n	800ec36 <__swbuf_r+0x1a>
 800eca0:	4621      	mov	r1, r4
 800eca2:	4628      	mov	r0, r5
 800eca4:	f000 f80c 	bl	800ecc0 <__swsetup_r>
 800eca8:	2800      	cmp	r0, #0
 800ecaa:	d0cb      	beq.n	800ec44 <__swbuf_r+0x28>
 800ecac:	f04f 37ff 	mov.w	r7, #4294967295
 800ecb0:	e7ea      	b.n	800ec88 <__swbuf_r+0x6c>
 800ecb2:	bf00      	nop
 800ecb4:	0800f7d0 	.word	0x0800f7d0
 800ecb8:	0800f7f0 	.word	0x0800f7f0
 800ecbc:	0800f7b0 	.word	0x0800f7b0

0800ecc0 <__swsetup_r>:
 800ecc0:	4b32      	ldr	r3, [pc, #200]	; (800ed8c <__swsetup_r+0xcc>)
 800ecc2:	b570      	push	{r4, r5, r6, lr}
 800ecc4:	681d      	ldr	r5, [r3, #0]
 800ecc6:	4606      	mov	r6, r0
 800ecc8:	460c      	mov	r4, r1
 800ecca:	b125      	cbz	r5, 800ecd6 <__swsetup_r+0x16>
 800eccc:	69ab      	ldr	r3, [r5, #24]
 800ecce:	b913      	cbnz	r3, 800ecd6 <__swsetup_r+0x16>
 800ecd0:	4628      	mov	r0, r5
 800ecd2:	f000 f985 	bl	800efe0 <__sinit>
 800ecd6:	4b2e      	ldr	r3, [pc, #184]	; (800ed90 <__swsetup_r+0xd0>)
 800ecd8:	429c      	cmp	r4, r3
 800ecda:	d10f      	bne.n	800ecfc <__swsetup_r+0x3c>
 800ecdc:	686c      	ldr	r4, [r5, #4]
 800ecde:	89a3      	ldrh	r3, [r4, #12]
 800ece0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ece4:	0719      	lsls	r1, r3, #28
 800ece6:	d42c      	bmi.n	800ed42 <__swsetup_r+0x82>
 800ece8:	06dd      	lsls	r5, r3, #27
 800ecea:	d411      	bmi.n	800ed10 <__swsetup_r+0x50>
 800ecec:	2309      	movs	r3, #9
 800ecee:	6033      	str	r3, [r6, #0]
 800ecf0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ecf4:	81a3      	strh	r3, [r4, #12]
 800ecf6:	f04f 30ff 	mov.w	r0, #4294967295
 800ecfa:	e03e      	b.n	800ed7a <__swsetup_r+0xba>
 800ecfc:	4b25      	ldr	r3, [pc, #148]	; (800ed94 <__swsetup_r+0xd4>)
 800ecfe:	429c      	cmp	r4, r3
 800ed00:	d101      	bne.n	800ed06 <__swsetup_r+0x46>
 800ed02:	68ac      	ldr	r4, [r5, #8]
 800ed04:	e7eb      	b.n	800ecde <__swsetup_r+0x1e>
 800ed06:	4b24      	ldr	r3, [pc, #144]	; (800ed98 <__swsetup_r+0xd8>)
 800ed08:	429c      	cmp	r4, r3
 800ed0a:	bf08      	it	eq
 800ed0c:	68ec      	ldreq	r4, [r5, #12]
 800ed0e:	e7e6      	b.n	800ecde <__swsetup_r+0x1e>
 800ed10:	0758      	lsls	r0, r3, #29
 800ed12:	d512      	bpl.n	800ed3a <__swsetup_r+0x7a>
 800ed14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ed16:	b141      	cbz	r1, 800ed2a <__swsetup_r+0x6a>
 800ed18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ed1c:	4299      	cmp	r1, r3
 800ed1e:	d002      	beq.n	800ed26 <__swsetup_r+0x66>
 800ed20:	4630      	mov	r0, r6
 800ed22:	f7ff f9a7 	bl	800e074 <_free_r>
 800ed26:	2300      	movs	r3, #0
 800ed28:	6363      	str	r3, [r4, #52]	; 0x34
 800ed2a:	89a3      	ldrh	r3, [r4, #12]
 800ed2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ed30:	81a3      	strh	r3, [r4, #12]
 800ed32:	2300      	movs	r3, #0
 800ed34:	6063      	str	r3, [r4, #4]
 800ed36:	6923      	ldr	r3, [r4, #16]
 800ed38:	6023      	str	r3, [r4, #0]
 800ed3a:	89a3      	ldrh	r3, [r4, #12]
 800ed3c:	f043 0308 	orr.w	r3, r3, #8
 800ed40:	81a3      	strh	r3, [r4, #12]
 800ed42:	6923      	ldr	r3, [r4, #16]
 800ed44:	b94b      	cbnz	r3, 800ed5a <__swsetup_r+0x9a>
 800ed46:	89a3      	ldrh	r3, [r4, #12]
 800ed48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ed4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ed50:	d003      	beq.n	800ed5a <__swsetup_r+0x9a>
 800ed52:	4621      	mov	r1, r4
 800ed54:	4630      	mov	r0, r6
 800ed56:	f000 fa09 	bl	800f16c <__smakebuf_r>
 800ed5a:	89a0      	ldrh	r0, [r4, #12]
 800ed5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed60:	f010 0301 	ands.w	r3, r0, #1
 800ed64:	d00a      	beq.n	800ed7c <__swsetup_r+0xbc>
 800ed66:	2300      	movs	r3, #0
 800ed68:	60a3      	str	r3, [r4, #8]
 800ed6a:	6963      	ldr	r3, [r4, #20]
 800ed6c:	425b      	negs	r3, r3
 800ed6e:	61a3      	str	r3, [r4, #24]
 800ed70:	6923      	ldr	r3, [r4, #16]
 800ed72:	b943      	cbnz	r3, 800ed86 <__swsetup_r+0xc6>
 800ed74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ed78:	d1ba      	bne.n	800ecf0 <__swsetup_r+0x30>
 800ed7a:	bd70      	pop	{r4, r5, r6, pc}
 800ed7c:	0781      	lsls	r1, r0, #30
 800ed7e:	bf58      	it	pl
 800ed80:	6963      	ldrpl	r3, [r4, #20]
 800ed82:	60a3      	str	r3, [r4, #8]
 800ed84:	e7f4      	b.n	800ed70 <__swsetup_r+0xb0>
 800ed86:	2000      	movs	r0, #0
 800ed88:	e7f7      	b.n	800ed7a <__swsetup_r+0xba>
 800ed8a:	bf00      	nop
 800ed8c:	20000084 	.word	0x20000084
 800ed90:	0800f7d0 	.word	0x0800f7d0
 800ed94:	0800f7f0 	.word	0x0800f7f0
 800ed98:	0800f7b0 	.word	0x0800f7b0

0800ed9c <abort>:
 800ed9c:	b508      	push	{r3, lr}
 800ed9e:	2006      	movs	r0, #6
 800eda0:	f000 fa96 	bl	800f2d0 <raise>
 800eda4:	2001      	movs	r0, #1
 800eda6:	f7f2 fb7f 	bl	80014a8 <_exit>
	...

0800edac <__sflush_r>:
 800edac:	898a      	ldrh	r2, [r1, #12]
 800edae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edb2:	4605      	mov	r5, r0
 800edb4:	0710      	lsls	r0, r2, #28
 800edb6:	460c      	mov	r4, r1
 800edb8:	d458      	bmi.n	800ee6c <__sflush_r+0xc0>
 800edba:	684b      	ldr	r3, [r1, #4]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	dc05      	bgt.n	800edcc <__sflush_r+0x20>
 800edc0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	dc02      	bgt.n	800edcc <__sflush_r+0x20>
 800edc6:	2000      	movs	r0, #0
 800edc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edcc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800edce:	2e00      	cmp	r6, #0
 800edd0:	d0f9      	beq.n	800edc6 <__sflush_r+0x1a>
 800edd2:	2300      	movs	r3, #0
 800edd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800edd8:	682f      	ldr	r7, [r5, #0]
 800edda:	602b      	str	r3, [r5, #0]
 800eddc:	d032      	beq.n	800ee44 <__sflush_r+0x98>
 800edde:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ede0:	89a3      	ldrh	r3, [r4, #12]
 800ede2:	075a      	lsls	r2, r3, #29
 800ede4:	d505      	bpl.n	800edf2 <__sflush_r+0x46>
 800ede6:	6863      	ldr	r3, [r4, #4]
 800ede8:	1ac0      	subs	r0, r0, r3
 800edea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800edec:	b10b      	cbz	r3, 800edf2 <__sflush_r+0x46>
 800edee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800edf0:	1ac0      	subs	r0, r0, r3
 800edf2:	2300      	movs	r3, #0
 800edf4:	4602      	mov	r2, r0
 800edf6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800edf8:	6a21      	ldr	r1, [r4, #32]
 800edfa:	4628      	mov	r0, r5
 800edfc:	47b0      	blx	r6
 800edfe:	1c43      	adds	r3, r0, #1
 800ee00:	89a3      	ldrh	r3, [r4, #12]
 800ee02:	d106      	bne.n	800ee12 <__sflush_r+0x66>
 800ee04:	6829      	ldr	r1, [r5, #0]
 800ee06:	291d      	cmp	r1, #29
 800ee08:	d82c      	bhi.n	800ee64 <__sflush_r+0xb8>
 800ee0a:	4a2a      	ldr	r2, [pc, #168]	; (800eeb4 <__sflush_r+0x108>)
 800ee0c:	40ca      	lsrs	r2, r1
 800ee0e:	07d6      	lsls	r6, r2, #31
 800ee10:	d528      	bpl.n	800ee64 <__sflush_r+0xb8>
 800ee12:	2200      	movs	r2, #0
 800ee14:	6062      	str	r2, [r4, #4]
 800ee16:	04d9      	lsls	r1, r3, #19
 800ee18:	6922      	ldr	r2, [r4, #16]
 800ee1a:	6022      	str	r2, [r4, #0]
 800ee1c:	d504      	bpl.n	800ee28 <__sflush_r+0x7c>
 800ee1e:	1c42      	adds	r2, r0, #1
 800ee20:	d101      	bne.n	800ee26 <__sflush_r+0x7a>
 800ee22:	682b      	ldr	r3, [r5, #0]
 800ee24:	b903      	cbnz	r3, 800ee28 <__sflush_r+0x7c>
 800ee26:	6560      	str	r0, [r4, #84]	; 0x54
 800ee28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee2a:	602f      	str	r7, [r5, #0]
 800ee2c:	2900      	cmp	r1, #0
 800ee2e:	d0ca      	beq.n	800edc6 <__sflush_r+0x1a>
 800ee30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee34:	4299      	cmp	r1, r3
 800ee36:	d002      	beq.n	800ee3e <__sflush_r+0x92>
 800ee38:	4628      	mov	r0, r5
 800ee3a:	f7ff f91b 	bl	800e074 <_free_r>
 800ee3e:	2000      	movs	r0, #0
 800ee40:	6360      	str	r0, [r4, #52]	; 0x34
 800ee42:	e7c1      	b.n	800edc8 <__sflush_r+0x1c>
 800ee44:	6a21      	ldr	r1, [r4, #32]
 800ee46:	2301      	movs	r3, #1
 800ee48:	4628      	mov	r0, r5
 800ee4a:	47b0      	blx	r6
 800ee4c:	1c41      	adds	r1, r0, #1
 800ee4e:	d1c7      	bne.n	800ede0 <__sflush_r+0x34>
 800ee50:	682b      	ldr	r3, [r5, #0]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d0c4      	beq.n	800ede0 <__sflush_r+0x34>
 800ee56:	2b1d      	cmp	r3, #29
 800ee58:	d001      	beq.n	800ee5e <__sflush_r+0xb2>
 800ee5a:	2b16      	cmp	r3, #22
 800ee5c:	d101      	bne.n	800ee62 <__sflush_r+0xb6>
 800ee5e:	602f      	str	r7, [r5, #0]
 800ee60:	e7b1      	b.n	800edc6 <__sflush_r+0x1a>
 800ee62:	89a3      	ldrh	r3, [r4, #12]
 800ee64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee68:	81a3      	strh	r3, [r4, #12]
 800ee6a:	e7ad      	b.n	800edc8 <__sflush_r+0x1c>
 800ee6c:	690f      	ldr	r7, [r1, #16]
 800ee6e:	2f00      	cmp	r7, #0
 800ee70:	d0a9      	beq.n	800edc6 <__sflush_r+0x1a>
 800ee72:	0793      	lsls	r3, r2, #30
 800ee74:	680e      	ldr	r6, [r1, #0]
 800ee76:	bf08      	it	eq
 800ee78:	694b      	ldreq	r3, [r1, #20]
 800ee7a:	600f      	str	r7, [r1, #0]
 800ee7c:	bf18      	it	ne
 800ee7e:	2300      	movne	r3, #0
 800ee80:	eba6 0807 	sub.w	r8, r6, r7
 800ee84:	608b      	str	r3, [r1, #8]
 800ee86:	f1b8 0f00 	cmp.w	r8, #0
 800ee8a:	dd9c      	ble.n	800edc6 <__sflush_r+0x1a>
 800ee8c:	6a21      	ldr	r1, [r4, #32]
 800ee8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ee90:	4643      	mov	r3, r8
 800ee92:	463a      	mov	r2, r7
 800ee94:	4628      	mov	r0, r5
 800ee96:	47b0      	blx	r6
 800ee98:	2800      	cmp	r0, #0
 800ee9a:	dc06      	bgt.n	800eeaa <__sflush_r+0xfe>
 800ee9c:	89a3      	ldrh	r3, [r4, #12]
 800ee9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eea2:	81a3      	strh	r3, [r4, #12]
 800eea4:	f04f 30ff 	mov.w	r0, #4294967295
 800eea8:	e78e      	b.n	800edc8 <__sflush_r+0x1c>
 800eeaa:	4407      	add	r7, r0
 800eeac:	eba8 0800 	sub.w	r8, r8, r0
 800eeb0:	e7e9      	b.n	800ee86 <__sflush_r+0xda>
 800eeb2:	bf00      	nop
 800eeb4:	20400001 	.word	0x20400001

0800eeb8 <_fflush_r>:
 800eeb8:	b538      	push	{r3, r4, r5, lr}
 800eeba:	690b      	ldr	r3, [r1, #16]
 800eebc:	4605      	mov	r5, r0
 800eebe:	460c      	mov	r4, r1
 800eec0:	b913      	cbnz	r3, 800eec8 <_fflush_r+0x10>
 800eec2:	2500      	movs	r5, #0
 800eec4:	4628      	mov	r0, r5
 800eec6:	bd38      	pop	{r3, r4, r5, pc}
 800eec8:	b118      	cbz	r0, 800eed2 <_fflush_r+0x1a>
 800eeca:	6983      	ldr	r3, [r0, #24]
 800eecc:	b90b      	cbnz	r3, 800eed2 <_fflush_r+0x1a>
 800eece:	f000 f887 	bl	800efe0 <__sinit>
 800eed2:	4b14      	ldr	r3, [pc, #80]	; (800ef24 <_fflush_r+0x6c>)
 800eed4:	429c      	cmp	r4, r3
 800eed6:	d11b      	bne.n	800ef10 <_fflush_r+0x58>
 800eed8:	686c      	ldr	r4, [r5, #4]
 800eeda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d0ef      	beq.n	800eec2 <_fflush_r+0xa>
 800eee2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eee4:	07d0      	lsls	r0, r2, #31
 800eee6:	d404      	bmi.n	800eef2 <_fflush_r+0x3a>
 800eee8:	0599      	lsls	r1, r3, #22
 800eeea:	d402      	bmi.n	800eef2 <_fflush_r+0x3a>
 800eeec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eeee:	f000 f915 	bl	800f11c <__retarget_lock_acquire_recursive>
 800eef2:	4628      	mov	r0, r5
 800eef4:	4621      	mov	r1, r4
 800eef6:	f7ff ff59 	bl	800edac <__sflush_r>
 800eefa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eefc:	07da      	lsls	r2, r3, #31
 800eefe:	4605      	mov	r5, r0
 800ef00:	d4e0      	bmi.n	800eec4 <_fflush_r+0xc>
 800ef02:	89a3      	ldrh	r3, [r4, #12]
 800ef04:	059b      	lsls	r3, r3, #22
 800ef06:	d4dd      	bmi.n	800eec4 <_fflush_r+0xc>
 800ef08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef0a:	f000 f908 	bl	800f11e <__retarget_lock_release_recursive>
 800ef0e:	e7d9      	b.n	800eec4 <_fflush_r+0xc>
 800ef10:	4b05      	ldr	r3, [pc, #20]	; (800ef28 <_fflush_r+0x70>)
 800ef12:	429c      	cmp	r4, r3
 800ef14:	d101      	bne.n	800ef1a <_fflush_r+0x62>
 800ef16:	68ac      	ldr	r4, [r5, #8]
 800ef18:	e7df      	b.n	800eeda <_fflush_r+0x22>
 800ef1a:	4b04      	ldr	r3, [pc, #16]	; (800ef2c <_fflush_r+0x74>)
 800ef1c:	429c      	cmp	r4, r3
 800ef1e:	bf08      	it	eq
 800ef20:	68ec      	ldreq	r4, [r5, #12]
 800ef22:	e7da      	b.n	800eeda <_fflush_r+0x22>
 800ef24:	0800f7d0 	.word	0x0800f7d0
 800ef28:	0800f7f0 	.word	0x0800f7f0
 800ef2c:	0800f7b0 	.word	0x0800f7b0

0800ef30 <std>:
 800ef30:	2300      	movs	r3, #0
 800ef32:	b510      	push	{r4, lr}
 800ef34:	4604      	mov	r4, r0
 800ef36:	e9c0 3300 	strd	r3, r3, [r0]
 800ef3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef3e:	6083      	str	r3, [r0, #8]
 800ef40:	8181      	strh	r1, [r0, #12]
 800ef42:	6643      	str	r3, [r0, #100]	; 0x64
 800ef44:	81c2      	strh	r2, [r0, #14]
 800ef46:	6183      	str	r3, [r0, #24]
 800ef48:	4619      	mov	r1, r3
 800ef4a:	2208      	movs	r2, #8
 800ef4c:	305c      	adds	r0, #92	; 0x5c
 800ef4e:	f7ff f889 	bl	800e064 <memset>
 800ef52:	4b05      	ldr	r3, [pc, #20]	; (800ef68 <std+0x38>)
 800ef54:	6263      	str	r3, [r4, #36]	; 0x24
 800ef56:	4b05      	ldr	r3, [pc, #20]	; (800ef6c <std+0x3c>)
 800ef58:	62a3      	str	r3, [r4, #40]	; 0x28
 800ef5a:	4b05      	ldr	r3, [pc, #20]	; (800ef70 <std+0x40>)
 800ef5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ef5e:	4b05      	ldr	r3, [pc, #20]	; (800ef74 <std+0x44>)
 800ef60:	6224      	str	r4, [r4, #32]
 800ef62:	6323      	str	r3, [r4, #48]	; 0x30
 800ef64:	bd10      	pop	{r4, pc}
 800ef66:	bf00      	nop
 800ef68:	0800f309 	.word	0x0800f309
 800ef6c:	0800f32b 	.word	0x0800f32b
 800ef70:	0800f363 	.word	0x0800f363
 800ef74:	0800f387 	.word	0x0800f387

0800ef78 <_cleanup_r>:
 800ef78:	4901      	ldr	r1, [pc, #4]	; (800ef80 <_cleanup_r+0x8>)
 800ef7a:	f000 b8af 	b.w	800f0dc <_fwalk_reent>
 800ef7e:	bf00      	nop
 800ef80:	0800eeb9 	.word	0x0800eeb9

0800ef84 <__sfmoreglue>:
 800ef84:	b570      	push	{r4, r5, r6, lr}
 800ef86:	2268      	movs	r2, #104	; 0x68
 800ef88:	1e4d      	subs	r5, r1, #1
 800ef8a:	4355      	muls	r5, r2
 800ef8c:	460e      	mov	r6, r1
 800ef8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ef92:	f7ff f8db 	bl	800e14c <_malloc_r>
 800ef96:	4604      	mov	r4, r0
 800ef98:	b140      	cbz	r0, 800efac <__sfmoreglue+0x28>
 800ef9a:	2100      	movs	r1, #0
 800ef9c:	e9c0 1600 	strd	r1, r6, [r0]
 800efa0:	300c      	adds	r0, #12
 800efa2:	60a0      	str	r0, [r4, #8]
 800efa4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800efa8:	f7ff f85c 	bl	800e064 <memset>
 800efac:	4620      	mov	r0, r4
 800efae:	bd70      	pop	{r4, r5, r6, pc}

0800efb0 <__sfp_lock_acquire>:
 800efb0:	4801      	ldr	r0, [pc, #4]	; (800efb8 <__sfp_lock_acquire+0x8>)
 800efb2:	f000 b8b3 	b.w	800f11c <__retarget_lock_acquire_recursive>
 800efb6:	bf00      	nop
 800efb8:	20002db1 	.word	0x20002db1

0800efbc <__sfp_lock_release>:
 800efbc:	4801      	ldr	r0, [pc, #4]	; (800efc4 <__sfp_lock_release+0x8>)
 800efbe:	f000 b8ae 	b.w	800f11e <__retarget_lock_release_recursive>
 800efc2:	bf00      	nop
 800efc4:	20002db1 	.word	0x20002db1

0800efc8 <__sinit_lock_acquire>:
 800efc8:	4801      	ldr	r0, [pc, #4]	; (800efd0 <__sinit_lock_acquire+0x8>)
 800efca:	f000 b8a7 	b.w	800f11c <__retarget_lock_acquire_recursive>
 800efce:	bf00      	nop
 800efd0:	20002db2 	.word	0x20002db2

0800efd4 <__sinit_lock_release>:
 800efd4:	4801      	ldr	r0, [pc, #4]	; (800efdc <__sinit_lock_release+0x8>)
 800efd6:	f000 b8a2 	b.w	800f11e <__retarget_lock_release_recursive>
 800efda:	bf00      	nop
 800efdc:	20002db2 	.word	0x20002db2

0800efe0 <__sinit>:
 800efe0:	b510      	push	{r4, lr}
 800efe2:	4604      	mov	r4, r0
 800efe4:	f7ff fff0 	bl	800efc8 <__sinit_lock_acquire>
 800efe8:	69a3      	ldr	r3, [r4, #24]
 800efea:	b11b      	cbz	r3, 800eff4 <__sinit+0x14>
 800efec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eff0:	f7ff bff0 	b.w	800efd4 <__sinit_lock_release>
 800eff4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eff8:	6523      	str	r3, [r4, #80]	; 0x50
 800effa:	4b13      	ldr	r3, [pc, #76]	; (800f048 <__sinit+0x68>)
 800effc:	4a13      	ldr	r2, [pc, #76]	; (800f04c <__sinit+0x6c>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	62a2      	str	r2, [r4, #40]	; 0x28
 800f002:	42a3      	cmp	r3, r4
 800f004:	bf04      	itt	eq
 800f006:	2301      	moveq	r3, #1
 800f008:	61a3      	streq	r3, [r4, #24]
 800f00a:	4620      	mov	r0, r4
 800f00c:	f000 f820 	bl	800f050 <__sfp>
 800f010:	6060      	str	r0, [r4, #4]
 800f012:	4620      	mov	r0, r4
 800f014:	f000 f81c 	bl	800f050 <__sfp>
 800f018:	60a0      	str	r0, [r4, #8]
 800f01a:	4620      	mov	r0, r4
 800f01c:	f000 f818 	bl	800f050 <__sfp>
 800f020:	2200      	movs	r2, #0
 800f022:	60e0      	str	r0, [r4, #12]
 800f024:	2104      	movs	r1, #4
 800f026:	6860      	ldr	r0, [r4, #4]
 800f028:	f7ff ff82 	bl	800ef30 <std>
 800f02c:	68a0      	ldr	r0, [r4, #8]
 800f02e:	2201      	movs	r2, #1
 800f030:	2109      	movs	r1, #9
 800f032:	f7ff ff7d 	bl	800ef30 <std>
 800f036:	68e0      	ldr	r0, [r4, #12]
 800f038:	2202      	movs	r2, #2
 800f03a:	2112      	movs	r1, #18
 800f03c:	f7ff ff78 	bl	800ef30 <std>
 800f040:	2301      	movs	r3, #1
 800f042:	61a3      	str	r3, [r4, #24]
 800f044:	e7d2      	b.n	800efec <__sinit+0xc>
 800f046:	bf00      	nop
 800f048:	0800f6c8 	.word	0x0800f6c8
 800f04c:	0800ef79 	.word	0x0800ef79

0800f050 <__sfp>:
 800f050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f052:	4607      	mov	r7, r0
 800f054:	f7ff ffac 	bl	800efb0 <__sfp_lock_acquire>
 800f058:	4b1e      	ldr	r3, [pc, #120]	; (800f0d4 <__sfp+0x84>)
 800f05a:	681e      	ldr	r6, [r3, #0]
 800f05c:	69b3      	ldr	r3, [r6, #24]
 800f05e:	b913      	cbnz	r3, 800f066 <__sfp+0x16>
 800f060:	4630      	mov	r0, r6
 800f062:	f7ff ffbd 	bl	800efe0 <__sinit>
 800f066:	3648      	adds	r6, #72	; 0x48
 800f068:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f06c:	3b01      	subs	r3, #1
 800f06e:	d503      	bpl.n	800f078 <__sfp+0x28>
 800f070:	6833      	ldr	r3, [r6, #0]
 800f072:	b30b      	cbz	r3, 800f0b8 <__sfp+0x68>
 800f074:	6836      	ldr	r6, [r6, #0]
 800f076:	e7f7      	b.n	800f068 <__sfp+0x18>
 800f078:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f07c:	b9d5      	cbnz	r5, 800f0b4 <__sfp+0x64>
 800f07e:	4b16      	ldr	r3, [pc, #88]	; (800f0d8 <__sfp+0x88>)
 800f080:	60e3      	str	r3, [r4, #12]
 800f082:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f086:	6665      	str	r5, [r4, #100]	; 0x64
 800f088:	f000 f847 	bl	800f11a <__retarget_lock_init_recursive>
 800f08c:	f7ff ff96 	bl	800efbc <__sfp_lock_release>
 800f090:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f094:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f098:	6025      	str	r5, [r4, #0]
 800f09a:	61a5      	str	r5, [r4, #24]
 800f09c:	2208      	movs	r2, #8
 800f09e:	4629      	mov	r1, r5
 800f0a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f0a4:	f7fe ffde 	bl	800e064 <memset>
 800f0a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f0ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f0b0:	4620      	mov	r0, r4
 800f0b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0b4:	3468      	adds	r4, #104	; 0x68
 800f0b6:	e7d9      	b.n	800f06c <__sfp+0x1c>
 800f0b8:	2104      	movs	r1, #4
 800f0ba:	4638      	mov	r0, r7
 800f0bc:	f7ff ff62 	bl	800ef84 <__sfmoreglue>
 800f0c0:	4604      	mov	r4, r0
 800f0c2:	6030      	str	r0, [r6, #0]
 800f0c4:	2800      	cmp	r0, #0
 800f0c6:	d1d5      	bne.n	800f074 <__sfp+0x24>
 800f0c8:	f7ff ff78 	bl	800efbc <__sfp_lock_release>
 800f0cc:	230c      	movs	r3, #12
 800f0ce:	603b      	str	r3, [r7, #0]
 800f0d0:	e7ee      	b.n	800f0b0 <__sfp+0x60>
 800f0d2:	bf00      	nop
 800f0d4:	0800f6c8 	.word	0x0800f6c8
 800f0d8:	ffff0001 	.word	0xffff0001

0800f0dc <_fwalk_reent>:
 800f0dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0e0:	4606      	mov	r6, r0
 800f0e2:	4688      	mov	r8, r1
 800f0e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f0e8:	2700      	movs	r7, #0
 800f0ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f0ee:	f1b9 0901 	subs.w	r9, r9, #1
 800f0f2:	d505      	bpl.n	800f100 <_fwalk_reent+0x24>
 800f0f4:	6824      	ldr	r4, [r4, #0]
 800f0f6:	2c00      	cmp	r4, #0
 800f0f8:	d1f7      	bne.n	800f0ea <_fwalk_reent+0xe>
 800f0fa:	4638      	mov	r0, r7
 800f0fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f100:	89ab      	ldrh	r3, [r5, #12]
 800f102:	2b01      	cmp	r3, #1
 800f104:	d907      	bls.n	800f116 <_fwalk_reent+0x3a>
 800f106:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f10a:	3301      	adds	r3, #1
 800f10c:	d003      	beq.n	800f116 <_fwalk_reent+0x3a>
 800f10e:	4629      	mov	r1, r5
 800f110:	4630      	mov	r0, r6
 800f112:	47c0      	blx	r8
 800f114:	4307      	orrs	r7, r0
 800f116:	3568      	adds	r5, #104	; 0x68
 800f118:	e7e9      	b.n	800f0ee <_fwalk_reent+0x12>

0800f11a <__retarget_lock_init_recursive>:
 800f11a:	4770      	bx	lr

0800f11c <__retarget_lock_acquire_recursive>:
 800f11c:	4770      	bx	lr

0800f11e <__retarget_lock_release_recursive>:
 800f11e:	4770      	bx	lr

0800f120 <__swhatbuf_r>:
 800f120:	b570      	push	{r4, r5, r6, lr}
 800f122:	460e      	mov	r6, r1
 800f124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f128:	2900      	cmp	r1, #0
 800f12a:	b096      	sub	sp, #88	; 0x58
 800f12c:	4614      	mov	r4, r2
 800f12e:	461d      	mov	r5, r3
 800f130:	da08      	bge.n	800f144 <__swhatbuf_r+0x24>
 800f132:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f136:	2200      	movs	r2, #0
 800f138:	602a      	str	r2, [r5, #0]
 800f13a:	061a      	lsls	r2, r3, #24
 800f13c:	d410      	bmi.n	800f160 <__swhatbuf_r+0x40>
 800f13e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f142:	e00e      	b.n	800f162 <__swhatbuf_r+0x42>
 800f144:	466a      	mov	r2, sp
 800f146:	f000 f945 	bl	800f3d4 <_fstat_r>
 800f14a:	2800      	cmp	r0, #0
 800f14c:	dbf1      	blt.n	800f132 <__swhatbuf_r+0x12>
 800f14e:	9a01      	ldr	r2, [sp, #4]
 800f150:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f154:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f158:	425a      	negs	r2, r3
 800f15a:	415a      	adcs	r2, r3
 800f15c:	602a      	str	r2, [r5, #0]
 800f15e:	e7ee      	b.n	800f13e <__swhatbuf_r+0x1e>
 800f160:	2340      	movs	r3, #64	; 0x40
 800f162:	2000      	movs	r0, #0
 800f164:	6023      	str	r3, [r4, #0]
 800f166:	b016      	add	sp, #88	; 0x58
 800f168:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f16c <__smakebuf_r>:
 800f16c:	898b      	ldrh	r3, [r1, #12]
 800f16e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f170:	079d      	lsls	r5, r3, #30
 800f172:	4606      	mov	r6, r0
 800f174:	460c      	mov	r4, r1
 800f176:	d507      	bpl.n	800f188 <__smakebuf_r+0x1c>
 800f178:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f17c:	6023      	str	r3, [r4, #0]
 800f17e:	6123      	str	r3, [r4, #16]
 800f180:	2301      	movs	r3, #1
 800f182:	6163      	str	r3, [r4, #20]
 800f184:	b002      	add	sp, #8
 800f186:	bd70      	pop	{r4, r5, r6, pc}
 800f188:	ab01      	add	r3, sp, #4
 800f18a:	466a      	mov	r2, sp
 800f18c:	f7ff ffc8 	bl	800f120 <__swhatbuf_r>
 800f190:	9900      	ldr	r1, [sp, #0]
 800f192:	4605      	mov	r5, r0
 800f194:	4630      	mov	r0, r6
 800f196:	f7fe ffd9 	bl	800e14c <_malloc_r>
 800f19a:	b948      	cbnz	r0, 800f1b0 <__smakebuf_r+0x44>
 800f19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1a0:	059a      	lsls	r2, r3, #22
 800f1a2:	d4ef      	bmi.n	800f184 <__smakebuf_r+0x18>
 800f1a4:	f023 0303 	bic.w	r3, r3, #3
 800f1a8:	f043 0302 	orr.w	r3, r3, #2
 800f1ac:	81a3      	strh	r3, [r4, #12]
 800f1ae:	e7e3      	b.n	800f178 <__smakebuf_r+0xc>
 800f1b0:	4b0d      	ldr	r3, [pc, #52]	; (800f1e8 <__smakebuf_r+0x7c>)
 800f1b2:	62b3      	str	r3, [r6, #40]	; 0x28
 800f1b4:	89a3      	ldrh	r3, [r4, #12]
 800f1b6:	6020      	str	r0, [r4, #0]
 800f1b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1bc:	81a3      	strh	r3, [r4, #12]
 800f1be:	9b00      	ldr	r3, [sp, #0]
 800f1c0:	6163      	str	r3, [r4, #20]
 800f1c2:	9b01      	ldr	r3, [sp, #4]
 800f1c4:	6120      	str	r0, [r4, #16]
 800f1c6:	b15b      	cbz	r3, 800f1e0 <__smakebuf_r+0x74>
 800f1c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1cc:	4630      	mov	r0, r6
 800f1ce:	f000 f913 	bl	800f3f8 <_isatty_r>
 800f1d2:	b128      	cbz	r0, 800f1e0 <__smakebuf_r+0x74>
 800f1d4:	89a3      	ldrh	r3, [r4, #12]
 800f1d6:	f023 0303 	bic.w	r3, r3, #3
 800f1da:	f043 0301 	orr.w	r3, r3, #1
 800f1de:	81a3      	strh	r3, [r4, #12]
 800f1e0:	89a0      	ldrh	r0, [r4, #12]
 800f1e2:	4305      	orrs	r5, r0
 800f1e4:	81a5      	strh	r5, [r4, #12]
 800f1e6:	e7cd      	b.n	800f184 <__smakebuf_r+0x18>
 800f1e8:	0800ef79 	.word	0x0800ef79

0800f1ec <memmove>:
 800f1ec:	4288      	cmp	r0, r1
 800f1ee:	b510      	push	{r4, lr}
 800f1f0:	eb01 0402 	add.w	r4, r1, r2
 800f1f4:	d902      	bls.n	800f1fc <memmove+0x10>
 800f1f6:	4284      	cmp	r4, r0
 800f1f8:	4623      	mov	r3, r4
 800f1fa:	d807      	bhi.n	800f20c <memmove+0x20>
 800f1fc:	1e43      	subs	r3, r0, #1
 800f1fe:	42a1      	cmp	r1, r4
 800f200:	d008      	beq.n	800f214 <memmove+0x28>
 800f202:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f206:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f20a:	e7f8      	b.n	800f1fe <memmove+0x12>
 800f20c:	4402      	add	r2, r0
 800f20e:	4601      	mov	r1, r0
 800f210:	428a      	cmp	r2, r1
 800f212:	d100      	bne.n	800f216 <memmove+0x2a>
 800f214:	bd10      	pop	{r4, pc}
 800f216:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f21a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f21e:	e7f7      	b.n	800f210 <memmove+0x24>

0800f220 <_realloc_r>:
 800f220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f224:	4680      	mov	r8, r0
 800f226:	4614      	mov	r4, r2
 800f228:	460e      	mov	r6, r1
 800f22a:	b921      	cbnz	r1, 800f236 <_realloc_r+0x16>
 800f22c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f230:	4611      	mov	r1, r2
 800f232:	f7fe bf8b 	b.w	800e14c <_malloc_r>
 800f236:	b92a      	cbnz	r2, 800f244 <_realloc_r+0x24>
 800f238:	f7fe ff1c 	bl	800e074 <_free_r>
 800f23c:	4625      	mov	r5, r4
 800f23e:	4628      	mov	r0, r5
 800f240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f244:	f000 f8fa 	bl	800f43c <_malloc_usable_size_r>
 800f248:	4284      	cmp	r4, r0
 800f24a:	4607      	mov	r7, r0
 800f24c:	d802      	bhi.n	800f254 <_realloc_r+0x34>
 800f24e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f252:	d812      	bhi.n	800f27a <_realloc_r+0x5a>
 800f254:	4621      	mov	r1, r4
 800f256:	4640      	mov	r0, r8
 800f258:	f7fe ff78 	bl	800e14c <_malloc_r>
 800f25c:	4605      	mov	r5, r0
 800f25e:	2800      	cmp	r0, #0
 800f260:	d0ed      	beq.n	800f23e <_realloc_r+0x1e>
 800f262:	42bc      	cmp	r4, r7
 800f264:	4622      	mov	r2, r4
 800f266:	4631      	mov	r1, r6
 800f268:	bf28      	it	cs
 800f26a:	463a      	movcs	r2, r7
 800f26c:	f7fe feec 	bl	800e048 <memcpy>
 800f270:	4631      	mov	r1, r6
 800f272:	4640      	mov	r0, r8
 800f274:	f7fe fefe 	bl	800e074 <_free_r>
 800f278:	e7e1      	b.n	800f23e <_realloc_r+0x1e>
 800f27a:	4635      	mov	r5, r6
 800f27c:	e7df      	b.n	800f23e <_realloc_r+0x1e>

0800f27e <_raise_r>:
 800f27e:	291f      	cmp	r1, #31
 800f280:	b538      	push	{r3, r4, r5, lr}
 800f282:	4604      	mov	r4, r0
 800f284:	460d      	mov	r5, r1
 800f286:	d904      	bls.n	800f292 <_raise_r+0x14>
 800f288:	2316      	movs	r3, #22
 800f28a:	6003      	str	r3, [r0, #0]
 800f28c:	f04f 30ff 	mov.w	r0, #4294967295
 800f290:	bd38      	pop	{r3, r4, r5, pc}
 800f292:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f294:	b112      	cbz	r2, 800f29c <_raise_r+0x1e>
 800f296:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f29a:	b94b      	cbnz	r3, 800f2b0 <_raise_r+0x32>
 800f29c:	4620      	mov	r0, r4
 800f29e:	f000 f831 	bl	800f304 <_getpid_r>
 800f2a2:	462a      	mov	r2, r5
 800f2a4:	4601      	mov	r1, r0
 800f2a6:	4620      	mov	r0, r4
 800f2a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2ac:	f000 b818 	b.w	800f2e0 <_kill_r>
 800f2b0:	2b01      	cmp	r3, #1
 800f2b2:	d00a      	beq.n	800f2ca <_raise_r+0x4c>
 800f2b4:	1c59      	adds	r1, r3, #1
 800f2b6:	d103      	bne.n	800f2c0 <_raise_r+0x42>
 800f2b8:	2316      	movs	r3, #22
 800f2ba:	6003      	str	r3, [r0, #0]
 800f2bc:	2001      	movs	r0, #1
 800f2be:	e7e7      	b.n	800f290 <_raise_r+0x12>
 800f2c0:	2400      	movs	r4, #0
 800f2c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f2c6:	4628      	mov	r0, r5
 800f2c8:	4798      	blx	r3
 800f2ca:	2000      	movs	r0, #0
 800f2cc:	e7e0      	b.n	800f290 <_raise_r+0x12>
	...

0800f2d0 <raise>:
 800f2d0:	4b02      	ldr	r3, [pc, #8]	; (800f2dc <raise+0xc>)
 800f2d2:	4601      	mov	r1, r0
 800f2d4:	6818      	ldr	r0, [r3, #0]
 800f2d6:	f7ff bfd2 	b.w	800f27e <_raise_r>
 800f2da:	bf00      	nop
 800f2dc:	20000084 	.word	0x20000084

0800f2e0 <_kill_r>:
 800f2e0:	b538      	push	{r3, r4, r5, lr}
 800f2e2:	4d07      	ldr	r5, [pc, #28]	; (800f300 <_kill_r+0x20>)
 800f2e4:	2300      	movs	r3, #0
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	4608      	mov	r0, r1
 800f2ea:	4611      	mov	r1, r2
 800f2ec:	602b      	str	r3, [r5, #0]
 800f2ee:	f7f2 f8cb 	bl	8001488 <_kill>
 800f2f2:	1c43      	adds	r3, r0, #1
 800f2f4:	d102      	bne.n	800f2fc <_kill_r+0x1c>
 800f2f6:	682b      	ldr	r3, [r5, #0]
 800f2f8:	b103      	cbz	r3, 800f2fc <_kill_r+0x1c>
 800f2fa:	6023      	str	r3, [r4, #0]
 800f2fc:	bd38      	pop	{r3, r4, r5, pc}
 800f2fe:	bf00      	nop
 800f300:	20002dac 	.word	0x20002dac

0800f304 <_getpid_r>:
 800f304:	f7f2 b8b8 	b.w	8001478 <_getpid>

0800f308 <__sread>:
 800f308:	b510      	push	{r4, lr}
 800f30a:	460c      	mov	r4, r1
 800f30c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f310:	f000 f89c 	bl	800f44c <_read_r>
 800f314:	2800      	cmp	r0, #0
 800f316:	bfab      	itete	ge
 800f318:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f31a:	89a3      	ldrhlt	r3, [r4, #12]
 800f31c:	181b      	addge	r3, r3, r0
 800f31e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f322:	bfac      	ite	ge
 800f324:	6563      	strge	r3, [r4, #84]	; 0x54
 800f326:	81a3      	strhlt	r3, [r4, #12]
 800f328:	bd10      	pop	{r4, pc}

0800f32a <__swrite>:
 800f32a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f32e:	461f      	mov	r7, r3
 800f330:	898b      	ldrh	r3, [r1, #12]
 800f332:	05db      	lsls	r3, r3, #23
 800f334:	4605      	mov	r5, r0
 800f336:	460c      	mov	r4, r1
 800f338:	4616      	mov	r6, r2
 800f33a:	d505      	bpl.n	800f348 <__swrite+0x1e>
 800f33c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f340:	2302      	movs	r3, #2
 800f342:	2200      	movs	r2, #0
 800f344:	f000 f868 	bl	800f418 <_lseek_r>
 800f348:	89a3      	ldrh	r3, [r4, #12]
 800f34a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f34e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f352:	81a3      	strh	r3, [r4, #12]
 800f354:	4632      	mov	r2, r6
 800f356:	463b      	mov	r3, r7
 800f358:	4628      	mov	r0, r5
 800f35a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f35e:	f000 b817 	b.w	800f390 <_write_r>

0800f362 <__sseek>:
 800f362:	b510      	push	{r4, lr}
 800f364:	460c      	mov	r4, r1
 800f366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f36a:	f000 f855 	bl	800f418 <_lseek_r>
 800f36e:	1c43      	adds	r3, r0, #1
 800f370:	89a3      	ldrh	r3, [r4, #12]
 800f372:	bf15      	itete	ne
 800f374:	6560      	strne	r0, [r4, #84]	; 0x54
 800f376:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f37a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f37e:	81a3      	strheq	r3, [r4, #12]
 800f380:	bf18      	it	ne
 800f382:	81a3      	strhne	r3, [r4, #12]
 800f384:	bd10      	pop	{r4, pc}

0800f386 <__sclose>:
 800f386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f38a:	f000 b813 	b.w	800f3b4 <_close_r>
	...

0800f390 <_write_r>:
 800f390:	b538      	push	{r3, r4, r5, lr}
 800f392:	4d07      	ldr	r5, [pc, #28]	; (800f3b0 <_write_r+0x20>)
 800f394:	4604      	mov	r4, r0
 800f396:	4608      	mov	r0, r1
 800f398:	4611      	mov	r1, r2
 800f39a:	2200      	movs	r2, #0
 800f39c:	602a      	str	r2, [r5, #0]
 800f39e:	461a      	mov	r2, r3
 800f3a0:	f7f2 f8a9 	bl	80014f6 <_write>
 800f3a4:	1c43      	adds	r3, r0, #1
 800f3a6:	d102      	bne.n	800f3ae <_write_r+0x1e>
 800f3a8:	682b      	ldr	r3, [r5, #0]
 800f3aa:	b103      	cbz	r3, 800f3ae <_write_r+0x1e>
 800f3ac:	6023      	str	r3, [r4, #0]
 800f3ae:	bd38      	pop	{r3, r4, r5, pc}
 800f3b0:	20002dac 	.word	0x20002dac

0800f3b4 <_close_r>:
 800f3b4:	b538      	push	{r3, r4, r5, lr}
 800f3b6:	4d06      	ldr	r5, [pc, #24]	; (800f3d0 <_close_r+0x1c>)
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	4604      	mov	r4, r0
 800f3bc:	4608      	mov	r0, r1
 800f3be:	602b      	str	r3, [r5, #0]
 800f3c0:	f7f2 f8b5 	bl	800152e <_close>
 800f3c4:	1c43      	adds	r3, r0, #1
 800f3c6:	d102      	bne.n	800f3ce <_close_r+0x1a>
 800f3c8:	682b      	ldr	r3, [r5, #0]
 800f3ca:	b103      	cbz	r3, 800f3ce <_close_r+0x1a>
 800f3cc:	6023      	str	r3, [r4, #0]
 800f3ce:	bd38      	pop	{r3, r4, r5, pc}
 800f3d0:	20002dac 	.word	0x20002dac

0800f3d4 <_fstat_r>:
 800f3d4:	b538      	push	{r3, r4, r5, lr}
 800f3d6:	4d07      	ldr	r5, [pc, #28]	; (800f3f4 <_fstat_r+0x20>)
 800f3d8:	2300      	movs	r3, #0
 800f3da:	4604      	mov	r4, r0
 800f3dc:	4608      	mov	r0, r1
 800f3de:	4611      	mov	r1, r2
 800f3e0:	602b      	str	r3, [r5, #0]
 800f3e2:	f7f2 f8b0 	bl	8001546 <_fstat>
 800f3e6:	1c43      	adds	r3, r0, #1
 800f3e8:	d102      	bne.n	800f3f0 <_fstat_r+0x1c>
 800f3ea:	682b      	ldr	r3, [r5, #0]
 800f3ec:	b103      	cbz	r3, 800f3f0 <_fstat_r+0x1c>
 800f3ee:	6023      	str	r3, [r4, #0]
 800f3f0:	bd38      	pop	{r3, r4, r5, pc}
 800f3f2:	bf00      	nop
 800f3f4:	20002dac 	.word	0x20002dac

0800f3f8 <_isatty_r>:
 800f3f8:	b538      	push	{r3, r4, r5, lr}
 800f3fa:	4d06      	ldr	r5, [pc, #24]	; (800f414 <_isatty_r+0x1c>)
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	4604      	mov	r4, r0
 800f400:	4608      	mov	r0, r1
 800f402:	602b      	str	r3, [r5, #0]
 800f404:	f7f2 f8af 	bl	8001566 <_isatty>
 800f408:	1c43      	adds	r3, r0, #1
 800f40a:	d102      	bne.n	800f412 <_isatty_r+0x1a>
 800f40c:	682b      	ldr	r3, [r5, #0]
 800f40e:	b103      	cbz	r3, 800f412 <_isatty_r+0x1a>
 800f410:	6023      	str	r3, [r4, #0]
 800f412:	bd38      	pop	{r3, r4, r5, pc}
 800f414:	20002dac 	.word	0x20002dac

0800f418 <_lseek_r>:
 800f418:	b538      	push	{r3, r4, r5, lr}
 800f41a:	4d07      	ldr	r5, [pc, #28]	; (800f438 <_lseek_r+0x20>)
 800f41c:	4604      	mov	r4, r0
 800f41e:	4608      	mov	r0, r1
 800f420:	4611      	mov	r1, r2
 800f422:	2200      	movs	r2, #0
 800f424:	602a      	str	r2, [r5, #0]
 800f426:	461a      	mov	r2, r3
 800f428:	f7f2 f8a8 	bl	800157c <_lseek>
 800f42c:	1c43      	adds	r3, r0, #1
 800f42e:	d102      	bne.n	800f436 <_lseek_r+0x1e>
 800f430:	682b      	ldr	r3, [r5, #0]
 800f432:	b103      	cbz	r3, 800f436 <_lseek_r+0x1e>
 800f434:	6023      	str	r3, [r4, #0]
 800f436:	bd38      	pop	{r3, r4, r5, pc}
 800f438:	20002dac 	.word	0x20002dac

0800f43c <_malloc_usable_size_r>:
 800f43c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f440:	1f18      	subs	r0, r3, #4
 800f442:	2b00      	cmp	r3, #0
 800f444:	bfbc      	itt	lt
 800f446:	580b      	ldrlt	r3, [r1, r0]
 800f448:	18c0      	addlt	r0, r0, r3
 800f44a:	4770      	bx	lr

0800f44c <_read_r>:
 800f44c:	b538      	push	{r3, r4, r5, lr}
 800f44e:	4d07      	ldr	r5, [pc, #28]	; (800f46c <_read_r+0x20>)
 800f450:	4604      	mov	r4, r0
 800f452:	4608      	mov	r0, r1
 800f454:	4611      	mov	r1, r2
 800f456:	2200      	movs	r2, #0
 800f458:	602a      	str	r2, [r5, #0]
 800f45a:	461a      	mov	r2, r3
 800f45c:	f7f2 f82e 	bl	80014bc <_read>
 800f460:	1c43      	adds	r3, r0, #1
 800f462:	d102      	bne.n	800f46a <_read_r+0x1e>
 800f464:	682b      	ldr	r3, [r5, #0]
 800f466:	b103      	cbz	r3, 800f46a <_read_r+0x1e>
 800f468:	6023      	str	r3, [r4, #0]
 800f46a:	bd38      	pop	{r3, r4, r5, pc}
 800f46c:	20002dac 	.word	0x20002dac

0800f470 <_init>:
 800f470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f472:	bf00      	nop
 800f474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f476:	bc08      	pop	{r3}
 800f478:	469e      	mov	lr, r3
 800f47a:	4770      	bx	lr

0800f47c <_fini>:
 800f47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f47e:	bf00      	nop
 800f480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f482:	bc08      	pop	{r3}
 800f484:	469e      	mov	lr, r3
 800f486:	4770      	bx	lr
