# RTL Step
Here I implemented Single Cycle RISC-V Processor in Verilog that does set of instructions as following

