{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: double_add_2"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
            , "line":4
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: double_add_2.B8"
        }
        , {
          "type":"text"
          , "text":"Use the %L report to view more details"
          , "links":
          [
            {
              "view":"Fmax II Report"
            }
          ]
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"double_add_2.B2"
          , "data":
          ["Yes", "1", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                , "line":10
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"double_add_2.B4"
          , "data":
          ["Yes", ">=1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                , "line":16
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across double_add_2.B6. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":"20"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":"26"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across double_add_2.B6. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":"20"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":"26"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across double_add_2.B6. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":"26"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":"26"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"double_add_2.B6"
              , "data":
              ["Yes", "1", "1"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                    , "line":24
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                      , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"double_add_2.B8"
          , "data":
          ["Yes", "10", "3"]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                , "line":34
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"temp_sum (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"10.00 clock cycles 64-bit Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl"
                      , "line":"36"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
