<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\fpga_gao_project\impl\gwsynthesis\fpga_gao_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\fpga_gao_project\src\top_hdl.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\fpga_gao_project\src\top_hdl.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 15 11:20:31 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1136</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1065</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>gclk </td>
</tr>
<tr>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>7.692</td>
<td>130.000
<td>0.000</td>
<td>3.846</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gclk</td>
<td>27.000(MHz)</td>
<td>136.458(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>130.000(MHz)</td>
<td>152.160(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>108.821(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.209</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>6.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.628</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.546</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.478</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.422</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.422</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.374</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.327</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.327</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.238</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.552</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.170</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.070</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.040</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.965</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_4_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.279</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.860</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.843</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.830</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.819</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.797</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.112</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.731</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.689</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>5.004</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.624</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>4.939</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.474</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>4.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.401</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>4.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.956</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>5.205</td>
<td>4.271</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.059</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-3.926</td>
<td>0.897</td>
</tr>
<tr>
<td>2</td>
<td>0.372</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADA[3]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.428</td>
</tr>
<tr>
<td>3</td>
<td>0.372</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADA[2]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.428</td>
</tr>
<tr>
<td>4</td>
<td>0.390</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADA[8]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.446</td>
</tr>
<tr>
<td>5</td>
<td>0.523</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[8]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.641</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[10]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.642</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/word_count_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_12_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>drv_key_ut0/cnt_release_3_s0/Q</td>
<td>drv_key_ut0/cnt_release_3_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>drv_key_ut0/cnt_release_16_s0/Q</td>
<td>drv_key_ut0/cnt_release_16_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>drv_key_ut0/cnt_release_19_s0/Q</td>
<td>drv_key_ut0/cnt_release_19_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>drv_key_ut0/cnt_press_1_s0/Q</td>
<td>drv_key_ut0/cnt_press_1_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>drv_key_ut0/cnt_press_26_s0/Q</td>
<td>drv_key_ut0/cnt_press_26_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>drv_key_ut0/cnt_press_31_s0/Q</td>
<td>drv_key_ut0/cnt_press_31_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/D</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>drv_key_ut0/cnt_release_5_s0/Q</td>
<td>drv_key_ut0/cnt_release_5_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>drv_key_ut0/cnt_release_7_s0/Q</td>
<td>drv_key_ut0/cnt_release_7_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.525</td>
<td>drv_key_ut0/cnt_press_8_s0/Q</td>
<td>drv_key_ut0/cnt_press_8_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>drv_key_ut0/cnt_press_9_s0/Q</td>
<td>drv_key_ut0/cnt_press_9_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.045</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>3.496</td>
</tr>
<tr>
<td>2</td>
<td>0.404</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>3.137</td>
</tr>
<tr>
<td>3</td>
<td>0.404</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>3.137</td>
</tr>
<tr>
<td>4</td>
<td>0.404</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>3.137</td>
</tr>
<tr>
<td>5</td>
<td>0.773</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.768</td>
</tr>
<tr>
<td>6</td>
<td>0.773</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.768</td>
</tr>
<tr>
<td>7</td>
<td>1.136</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.406</td>
</tr>
<tr>
<td>8</td>
<td>1.136</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.406</td>
</tr>
<tr>
<td>9</td>
<td>1.136</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.406</td>
</tr>
<tr>
<td>10</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>11</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>12</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>13</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>14</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>15</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>16</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>17</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>18</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>19</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>20</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>21</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>22</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>23</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>24</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
<tr>
<td>25</td>
<td>1.501</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>3.846</td>
<td>0.273</td>
<td>2.040</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.970</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-3.750</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.009</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-3.750</td>
<td>1.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.001</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-3.750</td>
<td>1.788</td>
</tr>
<tr>
<td>4</td>
<td>4.438</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.425</td>
</tr>
<tr>
<td>5</td>
<td>4.438</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.425</td>
</tr>
<tr>
<td>6</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>7</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>8</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>9</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>10</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>11</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>12</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>13</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>14</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>15</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>16</td>
<td>4.646</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.632</td>
</tr>
<tr>
<td>17</td>
<td>4.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.823</td>
</tr>
<tr>
<td>18</td>
<td>4.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.823</td>
</tr>
<tr>
<td>19</td>
<td>4.837</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.823</td>
</tr>
<tr>
<td>20</td>
<td>4.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.828</td>
</tr>
<tr>
<td>21</td>
<td>4.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.828</td>
</tr>
<tr>
<td>22</td>
<td>4.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.828</td>
</tr>
<tr>
<td>23</td>
<td>4.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.828</td>
</tr>
<tr>
<td>24</td>
<td>4.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.828</td>
</tr>
<tr>
<td>25</td>
<td>4.841</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
<td>-3.846</td>
<td>0.177</td>
<td>0.828</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>4</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td>5</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.428</td>
<td>3.354</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>57.274</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/I3</td>
</tr>
<tr>
<td>57.883</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/F</td>
</tr>
<tr>
<td>58.512</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I2</td>
</tr>
<tr>
<td>59.276</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>59.884</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s20/I0</td>
</tr>
<tr>
<td>60.348</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s20/F</td>
</tr>
<tr>
<td>60.352</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/I3</td>
</tr>
<tr>
<td>61.117</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/F</td>
</tr>
<tr>
<td>61.725</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/I2</td>
</tr>
<tr>
<td>62.489</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/F</td>
</tr>
<tr>
<td>62.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.367, 51.614%; route: 2.817, 43.180%; tC2Q: 0.340, 5.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>57.269</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_2_s1/I1</td>
</tr>
<tr>
<td>58.034</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C6[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_2_s1/F</td>
</tr>
<tr>
<td>59.266</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s11/I2</td>
</tr>
<tr>
<td>59.730</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s11/F</td>
</tr>
<tr>
<td>59.734</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s12/I3</td>
</tr>
<tr>
<td>60.498</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s12/F</td>
</tr>
<tr>
<td>61.094</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/I3</td>
</tr>
<tr>
<td>61.909</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/F</td>
</tr>
<tr>
<td>61.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.808, 47.244%; route: 2.796, 47.041%; tC2Q: 0.340, 5.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>61.012</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s1/I3</td>
</tr>
<tr>
<td>61.826</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s1/F</td>
</tr>
<tr>
<td>61.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.825, 48.199%; route: 2.696, 46.006%; tC2Q: 0.340, 5.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>57.274</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/I3</td>
</tr>
<tr>
<td>57.883</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/F</td>
</tr>
<tr>
<td>58.512</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I2</td>
</tr>
<tr>
<td>59.276</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>59.884</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/I3</td>
</tr>
<tr>
<td>60.348</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/F</td>
</tr>
<tr>
<td>60.944</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/I0</td>
</tr>
<tr>
<td>61.758</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/F</td>
</tr>
<tr>
<td>61.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 45.786%; route: 2.801, 48.351%; tC2Q: 0.340, 5.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.888</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s1/I3</td>
</tr>
<tr>
<td>61.702</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s1/F</td>
</tr>
<tr>
<td>61.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.825, 49.242%; route: 2.572, 44.837%; tC2Q: 0.340, 5.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.888</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s1/I2</td>
</tr>
<tr>
<td>61.702</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s1/F</td>
</tr>
<tr>
<td>61.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.825, 49.242%; route: 2.572, 44.837%; tC2Q: 0.340, 5.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>57.274</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/I3</td>
</tr>
<tr>
<td>57.883</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/F</td>
</tr>
<tr>
<td>58.512</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I2</td>
</tr>
<tr>
<td>59.276</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>60.140</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s10/I3</td>
</tr>
<tr>
<td>60.734</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s10/F</td>
</tr>
<tr>
<td>61.045</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/I2</td>
</tr>
<tr>
<td>61.654</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/F</td>
</tr>
<tr>
<td>61.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.577, 45.308%; route: 2.771, 48.721%; tC2Q: 0.340, 5.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.999</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s1/I2</td>
</tr>
<tr>
<td>61.608</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s1/F</td>
</tr>
<tr>
<td>61.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.619, 46.428%; route: 2.683, 47.552%; tC2Q: 0.340, 6.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.999</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s2/I2</td>
</tr>
<tr>
<td>61.608</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s2/F</td>
</tr>
<tr>
<td>61.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.619, 46.428%; route: 2.683, 47.552%; tC2Q: 0.340, 6.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>57.274</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/I3</td>
</tr>
<tr>
<td>57.883</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/F</td>
</tr>
<tr>
<td>58.512</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I2</td>
</tr>
<tr>
<td>59.276</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>60.140</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/I3</td>
</tr>
<tr>
<td>60.749</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/F</td>
</tr>
<tr>
<td>60.753</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/I3</td>
</tr>
<tr>
<td>61.518</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/F</td>
</tr>
<tr>
<td>61.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.748, 49.487%; route: 2.465, 44.396%; tC2Q: 0.340, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/Q</td>
</tr>
<tr>
<td>57.769</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s15/I0</td>
</tr>
<tr>
<td>58.530</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C7[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s15/F</td>
</tr>
<tr>
<td>58.844</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s18/I0</td>
</tr>
<tr>
<td>59.609</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s18/F</td>
</tr>
<tr>
<td>60.217</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s14/I2</td>
</tr>
<tr>
<td>60.982</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s14/F</td>
</tr>
<tr>
<td>60.986</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/I2</td>
</tr>
<tr>
<td>61.450</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/F</td>
</tr>
<tr>
<td>61.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.754, 50.208%; route: 2.391, 43.599%; tC2Q: 0.340, 6.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
</tr>
<tr>
<td>56.900</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/I0</td>
</tr>
<tr>
<td>57.715</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/F</td>
</tr>
<tr>
<td>58.437</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s5/I2</td>
</tr>
<tr>
<td>59.197</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C4[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s5/F</td>
</tr>
<tr>
<td>59.509</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I3</td>
</tr>
<tr>
<td>60.295</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C3[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>60.606</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/I2</td>
</tr>
<tr>
<td>61.366</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C4[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/F</td>
</tr>
<tr>
<td>61.615</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td>54.545</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.121, 55.247%; route: 2.189, 38.741%; tC2Q: 0.340, 6.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.506</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s1/I2</td>
</tr>
<tr>
<td>61.320</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s1/F</td>
</tr>
<tr>
<td>61.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.825, 52.755%; route: 2.190, 40.902%; tC2Q: 0.340, 6.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>57.269</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_2_s1/I1</td>
</tr>
<tr>
<td>58.034</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C6[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_2_s1/F</td>
</tr>
<tr>
<td>59.021</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s7/I2</td>
</tr>
<tr>
<td>59.835</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s7/F</td>
</tr>
<tr>
<td>60.431</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>61.245</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>61.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_4_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_4_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.393, 45.335%; route: 2.546, 48.233%; tC2Q: 0.340, 6.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.531</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n272_s1/I3</td>
</tr>
<tr>
<td>61.140</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n272_s1/F</td>
</tr>
<tr>
<td>61.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.619, 50.624%; route: 2.215, 42.812%; tC2Q: 0.340, 6.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.514</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n273_s1/I2</td>
</tr>
<tr>
<td>61.123</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n273_s1/F</td>
</tr>
<tr>
<td>61.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.619, 50.789%; route: 2.198, 42.626%; tC2Q: 0.340, 6.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.531</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>61.125</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>61.374</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>54.545</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.605, 48.157%; route: 2.464, 45.564%; tC2Q: 0.340, 6.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.635</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s1/I3</td>
</tr>
<tr>
<td>61.099</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s1/F</td>
</tr>
<tr>
<td>61.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 48.198%; route: 2.320, 45.186%; tC2Q: 0.340, 6.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/Q</td>
</tr>
<tr>
<td>57.633</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s27/I0</td>
</tr>
<tr>
<td>58.343</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s27/COUT</td>
</tr>
<tr>
<td>58.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s28/CIN</td>
</tr>
<tr>
<td>58.385</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s28/COUT</td>
</tr>
<tr>
<td>58.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s29/CIN</td>
</tr>
<tr>
<td>58.427</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s29/COUT</td>
</tr>
<tr>
<td>58.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s30/CIN</td>
</tr>
<tr>
<td>58.470</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s30/COUT</td>
</tr>
<tr>
<td>58.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s31/CIN</td>
</tr>
<tr>
<td>58.512</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s31/COUT</td>
</tr>
<tr>
<td>58.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s32/CIN</td>
</tr>
<tr>
<td>58.554</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s32/COUT</td>
</tr>
<tr>
<td>58.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s33/CIN</td>
</tr>
<tr>
<td>58.596</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s33/COUT</td>
</tr>
<tr>
<td>58.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1148_s34/CIN</td>
</tr>
<tr>
<td>58.636</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1148_s34/COUT</td>
</tr>
<tr>
<td>59.341</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s1/I1</td>
</tr>
<tr>
<td>59.950</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s1/F</td>
</tr>
<tr>
<td>60.313</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s0/I1</td>
</tr>
<tr>
<td>61.078</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s0/F</td>
</tr>
<tr>
<td>61.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.377, 46.501%; route: 2.395, 46.856%; tC2Q: 0.340, 6.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
</tr>
<tr>
<td>57.865</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1174_s0/I1</td>
</tr>
<tr>
<td>58.640</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1174_s0/COUT</td>
</tr>
<tr>
<td>58.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1175_s0/CIN</td>
</tr>
<tr>
<td>58.682</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1175_s0/COUT</td>
</tr>
<tr>
<td>58.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1176_s0/CIN</td>
</tr>
<tr>
<td>58.724</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1176_s0/COUT</td>
</tr>
<tr>
<td>58.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1177_s0/CIN</td>
</tr>
<tr>
<td>58.764</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1177_s0/COUT</td>
</tr>
<tr>
<td>59.472</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1218_s1/I0</td>
</tr>
<tr>
<td>60.236</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1218_s1/F</td>
</tr>
<tr>
<td>60.241</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>61.276</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td>54.545</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.450, 46.134%; route: 2.521, 47.470%; tC2Q: 0.340, 6.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.894</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.506</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s1/I3</td>
</tr>
<tr>
<td>60.970</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s1/F</td>
</tr>
<tr>
<td>60.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 49.446%; route: 2.190, 43.767%; tC2Q: 0.340, 6.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>57.274</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/I3</td>
</tr>
<tr>
<td>57.883</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/F</td>
</tr>
<tr>
<td>58.512</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I2</td>
</tr>
<tr>
<td>59.276</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>60.140</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s6/I0</td>
</tr>
<tr>
<td>60.905</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s6/F</td>
</tr>
<tr>
<td>60.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.139, 43.298%; route: 2.461, 49.825%; tC2Q: 0.340, 6.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
</tr>
<tr>
<td>57.865</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1174_s0/I1</td>
</tr>
<tr>
<td>58.640</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1174_s0/COUT</td>
</tr>
<tr>
<td>58.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1175_s0/CIN</td>
</tr>
<tr>
<td>58.682</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1175_s0/COUT</td>
</tr>
<tr>
<td>58.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1176_s0/CIN</td>
</tr>
<tr>
<td>58.724</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1176_s0/COUT</td>
</tr>
<tr>
<td>58.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1177_s0/CIN</td>
</tr>
<tr>
<td>58.764</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1177_s0/COUT</td>
</tr>
<tr>
<td>59.472</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1198_s2/I1</td>
</tr>
<tr>
<td>59.936</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1198_s2/F</td>
</tr>
<tr>
<td>59.940</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1197_s1/I3</td>
</tr>
<tr>
<td>60.754</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1197_s1/F</td>
</tr>
<tr>
<td>60.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.177, 45.467%; route: 2.272, 47.440%; tC2Q: 0.340, 7.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_3_s0/Q</td>
</tr>
<tr>
<td>57.260</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/I3</td>
</tr>
<tr>
<td>58.046</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s12/F</td>
</tr>
<tr>
<td>58.356</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/I2</td>
</tr>
<tr>
<td>59.116</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s6/F</td>
</tr>
<tr>
<td>59.430</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/I1</td>
</tr>
<tr>
<td>59.893</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R11C3[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s4/F</td>
</tr>
<tr>
<td>60.218</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n271_s1/I2</td>
</tr>
<tr>
<td>60.682</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n271_s1/F</td>
</tr>
<tr>
<td>60.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.473, 52.450%; route: 1.903, 40.348%; tC2Q: 0.340, 7.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>54.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>54.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>54.957</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.966</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/CLK</td>
</tr>
<tr>
<td>56.305</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
</tr>
<tr>
<td>57.865</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1174_s0/I1</td>
</tr>
<tr>
<td>58.640</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1174_s0/COUT</td>
</tr>
<tr>
<td>58.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1175_s0/CIN</td>
</tr>
<tr>
<td>58.682</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1175_s0/COUT</td>
</tr>
<tr>
<td>58.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1176_s0/CIN</td>
</tr>
<tr>
<td>58.724</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1176_s0/COUT</td>
</tr>
<tr>
<td>58.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1177_s0/CIN</td>
</tr>
<tr>
<td>58.764</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C11[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1177_s0/COUT</td>
</tr>
<tr>
<td>59.472</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1199_s3/I2</td>
</tr>
<tr>
<td>60.236</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1199_s3/F</td>
</tr>
<tr>
<td>60.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.846</td>
<td>53.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>53.846</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>54.607</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>54.577</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td>54.280</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.957, 83.097%; route: 1.008, 16.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.664, 38.953%; route: 2.267, 53.094%; tC2Q: 0.340, 7.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>100.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>100.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C9[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
</tr>
<tr>
<td>101.163</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1210_s1/I2</td>
</tr>
<tr>
<td>101.438</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1210_s1/F</td>
</tr>
<tr>
<td>101.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>103.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>103.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>103.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>104.498</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>104.498</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 30.733%; route: 0.374, 41.728%; tC2Q: 0.247, 27.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.597</td>
<td>0.056</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 42.280%; tC2Q: 0.247, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R11C3[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.597</td>
<td>0.056</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 42.280%; tC2Q: 0.247, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.597</td>
<td>0.056</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 44.611%; tC2Q: 0.247, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_6_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.586</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 61.489%; tC2Q: 0.247, 38.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C2[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_8_s0/Q</td>
</tr>
<tr>
<td>5.110</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.586</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 61.542%; tC2Q: 0.247, 38.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_3_s1/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n490_s2/I2</td>
</tr>
<tr>
<td>4.992</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n490_s2/F</td>
</tr>
<tr>
<td>4.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/I2</td>
</tr>
<tr>
<td>4.992</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0/F</td>
</tr>
<tr>
<td>4.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_12_s0/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_12_s0/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_12_s0/I1</td>
</tr>
<tr>
<td>4.992</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_12_s0/F</td>
</tr>
<tr>
<td>4.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_12_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_release_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_release_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>drv_key_ut0/cnt_release_3_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_3_s0/Q</td>
</tr>
<tr>
<td>4.091</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>drv_key_ut0/n305_s1/I2</td>
</tr>
<tr>
<td>4.367</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n305_s1/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>drv_key_ut0/cnt_release_3_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>drv_key_ut0/cnt_release_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_release_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_release_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>drv_key_ut0/cnt_release_16_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_16_s0/Q</td>
</tr>
<tr>
<td>4.091</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>drv_key_ut0/n292_s1/I2</td>
</tr>
<tr>
<td>4.367</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n292_s1/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>drv_key_ut0/cnt_release_16_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>drv_key_ut0/cnt_release_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_release_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_release_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>drv_key_ut0/cnt_release_19_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_19_s0/Q</td>
</tr>
<tr>
<td>4.091</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>drv_key_ut0/n289_s1/I2</td>
</tr>
<tr>
<td>4.367</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n289_s1/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>drv_key_ut0/cnt_release_19_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>drv_key_ut0/cnt_release_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_press_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_press_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>drv_key_ut0/cnt_press_1_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_1_s0/Q</td>
</tr>
<tr>
<td>4.091</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>drv_key_ut0/n238_s2/I1</td>
</tr>
<tr>
<td>4.367</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n238_s2/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>drv_key_ut0/cnt_press_1_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>drv_key_ut0/cnt_press_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_press_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_press_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>drv_key_ut0/cnt_press_26_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C3[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_26_s0/Q</td>
</tr>
<tr>
<td>4.091</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>drv_key_ut0/n213_s2/I3</td>
</tr>
<tr>
<td>4.367</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n213_s2/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>drv_key_ut0/cnt_press_26_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>drv_key_ut0/cnt_press_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_press_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_press_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>drv_key_ut0/cnt_press_31_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C2[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_31_s0/Q</td>
</tr>
<tr>
<td>4.091</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>drv_key_ut0/n208_s3/I3</td>
</tr>
<tr>
<td>4.367</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n208_s3/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>drv_key_ut0/cnt_press_31_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>drv_key_ut0/cnt_press_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n159_s0/I1</td>
</tr>
<tr>
<td>1.066</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n159_s0/F</td>
</tr>
<tr>
<td>1.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1199_s3/I0</td>
</tr>
<tr>
<td>1.067</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1199_s3/F</td>
</tr>
<tr>
<td>1.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1240_s1/I0</td>
</tr>
<tr>
<td>1.067</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1240_s1/F</td>
</tr>
<tr>
<td>1.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_0_s1/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n493_s4/I0</td>
</tr>
<tr>
<td>4.993</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n493_s4/F</td>
</tr>
<tr>
<td>4.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_2_s0/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_word_counter_2_s0/I1</td>
</tr>
<tr>
<td>4.993</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_word_counter_2_s0/F</td>
</tr>
<tr>
<td>4.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/word_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/word_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>4.715</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_7_s0/I1</td>
</tr>
<tr>
<td>4.993</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_7_s0/F</td>
</tr>
<tr>
<td>4.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_release_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_release_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>drv_key_ut0/cnt_release_5_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_5_s0/Q</td>
</tr>
<tr>
<td>4.092</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>drv_key_ut0/n303_s1/I2</td>
</tr>
<tr>
<td>4.368</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n303_s1/F</td>
</tr>
<tr>
<td>4.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>drv_key_ut0/cnt_release_5_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>drv_key_ut0/cnt_release_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_release_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_release_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>drv_key_ut0/cnt_release_7_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_7_s0/Q</td>
</tr>
<tr>
<td>4.092</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>drv_key_ut0/n301_s1/I0</td>
</tr>
<tr>
<td>4.368</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n301_s1/F</td>
</tr>
<tr>
<td>4.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_release_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>drv_key_ut0/cnt_release_7_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>drv_key_ut0/cnt_release_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_press_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_press_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>drv_key_ut0/cnt_press_8_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_8_s0/Q</td>
</tr>
<tr>
<td>4.092</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>drv_key_ut0/n231_s2/I3</td>
</tr>
<tr>
<td>4.368</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n231_s2/F</td>
</tr>
<tr>
<td>4.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>drv_key_ut0/cnt_press_8_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>drv_key_ut0/cnt_press_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>drv_key_ut0/cnt_press_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drv_key_ut0/cnt_press_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>drv_key_ut0/cnt_press_9_s0/CLK</td>
</tr>
<tr>
<td>4.089</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C7[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_9_s0/Q</td>
</tr>
<tr>
<td>4.092</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>drv_key_ut0/n230_s2/I3</td>
</tr>
<tr>
<td>4.368</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">drv_key_ut0/n230_s2/F</td>
</tr>
<tr>
<td>4.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" font-weight:bold;">drv_key_ut0/cnt_press_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>3.842</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>drv_key_ut0/cnt_press_9_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>drv_key_ut0/cnt_press_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 81.364%; route: 0.716, 18.636%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>3.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.157, 90.286%; tC2Q: 0.340, 9.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.017</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 89.174%; tC2Q: 0.340, 10.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.017</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 89.174%; tC2Q: 0.340, 10.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.017</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 89.174%; tC2Q: 0.340, 10.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.648</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.428, 87.731%; tC2Q: 0.340, 12.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.648</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.428, 87.731%; tC2Q: 0.340, 12.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.285</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 85.882%; tC2Q: 0.340, 14.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.285</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 85.882%; tC2Q: 0.340, 14.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.285</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 85.882%; tC2Q: 0.340, 14.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C2[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C2[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.219</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.920</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>7.692</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.453</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>8.421</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.034, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.700, 83.350%; tC2Q: 0.340, 16.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>50.718</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>50.965</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>51.537</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.498</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.507</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.571, 69.821%; tC2Q: 0.247, 30.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>50.718</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>50.965</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.498</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>54.498</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>54.507</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.532, 86.119%; tC2Q: 0.247, 13.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>50.718</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>50.965</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.506</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>215</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.468</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>54.498</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>54.507</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 86.184%; tC2Q: 0.247, 13.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.752, 83.979%; route: 0.716, 16.021%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.178, 41.854%; tC2Q: 0.247, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.178, 41.854%; tC2Q: 0.247, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 60.931%; tC2Q: 0.247, 39.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.387</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 69.990%; tC2Q: 0.247, 30.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.387</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 69.990%; tC2Q: 0.247, 30.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.387</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 69.990%; tC2Q: 0.247, 30.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.392</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.157%; tC2Q: 0.247, 29.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.392</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.157%; tC2Q: 0.247, 29.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.392</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.157%; tC2Q: 0.247, 29.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.392</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.157%; tC2Q: 0.247, 29.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.392</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.157%; tC2Q: 0.247, 29.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>3.846</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.564</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>4.811</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>60</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>5.392</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>83</td>
<td>R21C0</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>0.551</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.157%; tC2Q: 0.247, 29.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>3.846</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>4.880</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_ut0/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>215</td>
<td>control0[0]</td>
<td>-8.209</td>
<td>1.279</td>
</tr>
<tr>
<td>83</td>
<td>clk_osc</td>
<td>1.120</td>
<td>1.034</td>
</tr>
<tr>
<td>63</td>
<td>gclk_d</td>
<td>29.709</td>
<td>1.280</td>
</tr>
<tr>
<td>60</td>
<td>rst_ao</td>
<td>0.045</td>
<td>3.157</td>
</tr>
<tr>
<td>39</td>
<td>op_reg_en</td>
<td>41.655</td>
<td>2.108</td>
</tr>
<tr>
<td>37</td>
<td>n20_3</td>
<td>45.601</td>
<td>1.484</td>
</tr>
<tr>
<td>32</td>
<td>crc_28_7</td>
<td>42.433</td>
<td>1.956</td>
</tr>
<tr>
<td>32</td>
<td>cnt_press_31_13</td>
<td>33.882</td>
<td>0.989</td>
</tr>
<tr>
<td>31</td>
<td>n239_21</td>
<td>29.709</td>
<td>1.012</td>
</tr>
<tr>
<td>24</td>
<td>module_state[1]</td>
<td>42.681</td>
<td>0.749</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C5</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C7</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C5</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C7</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C6</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C9</td>
<td>79.17%</td>
</tr>
<tr>
<td>R18C8</td>
<td>79.17%</td>
</tr>
<tr>
<td>R5C10</td>
<td>79.17%</td>
</tr>
<tr>
<td>R6C3</td>
<td>76.39%</td>
</tr>
<tr>
<td>R12C2</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name gclk -period 37.037 -waveform {0 18.518} [get_ports {gclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
