
*** Running vivado
    with args -log design_1_Pool_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Pool_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Pool_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31230/Desktop/CNN_Accelerator/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_Pool_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 398.684 ; gain = 102.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Pool_0_0' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/synth/design_1_Pool_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'Pool' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:12]
	Parameter ap_ST_fsm_state1 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 76'b0000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 76'b0000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 76'b0000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 76'b0000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 76'b0000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 76'b0000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 76'b0000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 76'b0000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 76'b0000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 76'b0000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 76'b0000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 76'b0000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 76'b0000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 76'b0000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 76'b0000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 76'b0000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 76'b0000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 76'b0000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 76'b0000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 76'b0000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 76'b0000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 76'b0000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 76'b0000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 76'b0000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 76'b0000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 76'b0000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 76'b0000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 76'b0000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 76'b0000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 76'b0000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 76'b0000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 76'b0000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 76'b0000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 76'b0000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 76'b0000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 76'b0000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 76'b0000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 76'b0000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 76'b0000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 76'b0000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 76'b0000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 76'b0000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 76'b0000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 76'b0000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 76'b0000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 76'b0000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 76'b0000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 76'b0000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 76'b0000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 76'b0000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 76'b0000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 76'b0000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 76'b0000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 76'b0000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 76'b0000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 76'b0000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 76'b0000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 76'b0001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 76'b0010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 76'b0100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 76'b1000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:247]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:437]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:440]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:471]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Pool_AXILiteS_s_axi' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_CHIN_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_CHIN_V_CTRL bound to: 7'b0010100 
	Parameter ADDR_HIN_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_HIN_V_CTRL bound to: 7'b0011100 
	Parameter ADDR_WIN_V_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_WIN_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_KX_V_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_KX_V_CTRL bound to: 7'b0101100 
	Parameter ADDR_KY_V_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_KY_V_CTRL bound to: 7'b0110100 
	Parameter ADDR_MODE_V_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_MODE_V_CTRL bound to: 7'b0111100 
	Parameter ADDR_FEATURE_IN_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_FEATURE_IN_CTRL bound to: 7'b1000100 
	Parameter ADDR_FEATURE_OUT_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_FEATURE_OUT_CTRL bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_AXILiteS_s_axi.v:251]
INFO: [Synth 8-6155] done synthesizing module 'Pool_AXILiteS_s_axi' (1#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_throttl' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_throttl' (2#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_write' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_fifo' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_fifo' (3#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_reg_slice' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_reg_slice' (4#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized0' (4#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_buffer' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_buffer' (5#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized1' (5#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_fifo__parameterized2' (5#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_write' (6#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_read' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_buffer__parameterized0' (6#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'Pool_gmem_m_axi_reg_slice__parameterized0' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_reg_slice__parameterized0' (6#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi_read' (7#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'Pool_gmem_m_axi' (8#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_fadd_32ns_32bkb' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_fadd_32ns_32bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fadd_3_full_dsp_32' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fadd_3_full_dsp_32' (26#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Pool_fadd_32ns_32bkb' (27#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'Pool_fdiv_32ns_32cud' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_fdiv_32ns_32cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fdiv_14_no_dsp_32' (35#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Pool_fdiv_32ns_32cud' (36#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_fdiv_32ns_32cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'Pool_uitofp_32ns_dEe' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_uitofp_32ns_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pool_ap_uitofp_4_no_dsp_32' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_uitofp_4_no_dsp_32' (43#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'Pool_uitofp_32ns_dEe' (44#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_uitofp_32ns_dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'Pool_fcmp_32ns_32eOg' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_fcmp_32ns_32eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'Pool_ap_fcmp_0_no_dsp_32' (48#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Pool_fcmp_32ns_32eOg' (49#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_fcmp_32ns_32eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'Pool_udiv_16ns_8nfYi' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_udiv_16ns_8nfYi.v:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_udiv_16ns_8nfYi_div' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_udiv_16ns_8nfYi.v:85]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_udiv_16ns_8nfYi_div_u' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_udiv_16ns_8nfYi.v:10]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pool_udiv_16ns_8nfYi_div_u' (50#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_udiv_16ns_8nfYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Pool_udiv_16ns_8nfYi_div' (51#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_udiv_16ns_8nfYi.v:85]
INFO: [Synth 8-6155] done synthesizing module 'Pool_udiv_16ns_8nfYi' (52#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_udiv_16ns_8nfYi.v:157]
INFO: [Synth 8-6157] synthesizing module 'Pool_mul_mul_16s_g8j' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mul_mul_16s_g8j.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_mul_mul_16s_g8j_DSP48_0' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mul_mul_16s_g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Pool_mul_mul_16s_g8j_DSP48_0' (53#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mul_mul_16s_g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Pool_mul_mul_16s_g8j' (54#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mul_mul_16s_g8j.v:13]
INFO: [Synth 8-6157] synthesizing module 'Pool_mac_muladd_1hbi' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mac_muladd_1hbi.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 48 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_mac_muladd_1hbi_DSP48_1' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mac_muladd_1hbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Pool_mac_muladd_1hbi_DSP48_1' (55#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mac_muladd_1hbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Pool_mac_muladd_1hbi' (56#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_mac_muladd_1hbi.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1798]
INFO: [Synth 8-6155] done synthesizing module 'Pool' (57#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Pool_0_0' (58#1) [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/synth/design_1_Pool_0_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 555.777 ; gain = 259.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 555.777 ; gain = 259.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 555.777 ; gain = 259.152
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1738 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/constraints/Pool_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Pool_0_0/constraints/Pool_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.runs/design_1_Pool_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.runs/design_1_Pool_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 818.805 ; gain = 0.035
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 821.629 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 823.133 ; gain = 4.328
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 823.133 ; gain = 526.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 823.133 ; gain = 526.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.runs/design_1_Pool_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 823.133 ; gain = 526.508
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Pool_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Pool_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pool_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pool_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast_reg_1029_reg[15:0]' into 'rhs_V_1_reg_1005_reg[15:0]' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1058]
INFO: [Synth 8-4471] merging register 'rhs_V_reg_962_reg[15:8]' into 'lhs_V_reg_955_reg[15:8]' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1728]
INFO: [Synth 8-4471] merging register 'rhs_V_1_cast_reg_1024_reg[31:16]' into 'rhs_V_1_reg_1005_reg[31:16]' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1726]
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast_reg_1029_reg[47:16]' into 'rhs_V_2_reg_1014_reg[47:16]' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1760]
INFO: [Synth 8-4471] merging register 'i_op_assign_18_cast6_reg_1039_reg[31:16]' into 'rhs_V_1_reg_1005_reg[31:16]' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1802]
INFO: [Synth 8-4471] merging register 'rhs_V_7_cast_reg_1052_reg[47:16]' into 'rhs_V_2_reg_1014_reg[47:16]' [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1752]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_1202_reg' and it is trimmed from '48' to '32' bits. [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1118]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_2_reg_1077_reg' and it is trimmed from '48' to '32' bits. [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1070]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs2_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_712_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_7_fu_445_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_fu_440_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs1_fu_783_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Pool_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Pool_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pool_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pool_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 823.133 ; gain = 526.508
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/Pool_fadd_32ns_32bkb_U1/Pool_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Pool_fcmp_32ns_32eOg_U4/Pool_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_mac_muladd_1hbi_U8' (Pool_mac_muladd_1hbi) to 'inst/Pool_mac_muladd_1hbi_U9'
INFO: [Synth 8-223] decloning instance 'inst/Pool_mac_muladd_1hbi_U8' (Pool_mac_muladd_1hbi) to 'inst/Pool_mac_muladd_1hbi_U10'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'Pool_udiv_16ns_8nfYi_div_U/Pool_udiv_16ns_8nfYi_div_u_0/remd_tmp_reg' and it is trimmed from '16' to '15' bits. [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool_udiv_16ns_8nfYi.v:42]
INFO: [Synth 8-5544] ROM "tmp_7_fu_445_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_fu_440_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs2_fu_801_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_783_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_712_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1762]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/a748/hdl/verilog/Pool.v:1770]
INFO: [Synth 8-3886] merging instance 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Pool_fdiv_32ns_32cud_U2/Pool_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[0]' (FDE) to 'inst/Ky_V_read_reg_917_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[1]' (FDE) to 'inst/Ky_V_read_reg_917_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[2]' (FDE) to 'inst/Ky_V_read_reg_917_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[3]' (FDE) to 'inst/Ky_V_read_reg_917_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[4]' (FDE) to 'inst/Ky_V_read_reg_917_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[5]' (FDE) to 'inst/Ky_V_read_reg_917_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[6]' (FDE) to 'inst/Ky_V_read_reg_917_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_962_reg[7]' (FDE) to 'inst/Ky_V_read_reg_917_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[0]' (FDE) to 'inst/i_123'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[1]' (FDE) to 'inst/i_106'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[2]' (FDE) to 'inst/i_105'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[3]' (FDE) to 'inst/i_104'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[4]' (FDE) to 'inst/i_103'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[5]' (FDE) to 'inst/i_102'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[6]' (FDE) to 'inst/i_101'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[7]' (FDE) to 'inst/i_100'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[8]' (FDE) to 'inst/i_99'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[9]' (FDE) to 'inst/i_98'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[10]' (FDE) to 'inst/i_97'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[11]' (FDE) to 'inst/i_96'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[12]' (FDE) to 'inst/i_95'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[13]' (FDE) to 'inst/i_94'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[14]' (FDE) to 'inst/i_93'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[15]' (FDE) to 'inst/i_92'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[16]' (FDE) to 'inst/i_91'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[17]' (FDE) to 'inst/i_122'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[18]' (FDE) to 'inst/i_121'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[19]' (FDE) to 'inst/i_120'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[20]' (FDE) to 'inst/i_119'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[21]' (FDE) to 'inst/i_118'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[22]' (FDE) to 'inst/i_117'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[23]' (FDE) to 'inst/i_116'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[24]' (FDE) to 'inst/i_115'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[25]' (FDE) to 'inst/i_114'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[26]' (FDE) to 'inst/i_113'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[27]' (FDE) to 'inst/i_112'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[28]' (FDE) to 'inst/i_111'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[29]' (FDE) to 'inst/i_110'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[30]' (FDE) to 'inst/i_109'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_1059_reg[31]' (FDE) to 'inst/i_108'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[0]' (FDE) to 'inst/Kx_V_read_reg_922_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[1]' (FDE) to 'inst/Kx_V_read_reg_922_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[2]' (FDE) to 'inst/Kx_V_read_reg_922_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[3]' (FDE) to 'inst/Kx_V_read_reg_922_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[4]' (FDE) to 'inst/Kx_V_read_reg_922_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[5]' (FDE) to 'inst/Kx_V_read_reg_922_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[6]' (FDE) to 'inst/Kx_V_read_reg_922_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/lhs_V_reg_955_reg[7]' (FDE) to 'inst/Kx_V_read_reg_922_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\lhs_V_reg_955_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/i_90' (FDE) to 'inst/i_107'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[0]' (FDE) to 'inst/ret_V_16_reg_991_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[1]' (FDE) to 'inst/ret_V_16_reg_991_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[2]' (FDE) to 'inst/ret_V_16_reg_991_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[3]' (FDE) to 'inst/ret_V_16_reg_991_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[4]' (FDE) to 'inst/ret_V_16_reg_991_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[5]' (FDE) to 'inst/ret_V_16_reg_991_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[6]' (FDE) to 'inst/ret_V_16_reg_991_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[7]' (FDE) to 'inst/ret_V_16_reg_991_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[8]' (FDE) to 'inst/ret_V_16_reg_991_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[9]' (FDE) to 'inst/ret_V_16_reg_991_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[10]' (FDE) to 'inst/ret_V_16_reg_991_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[11]' (FDE) to 'inst/ret_V_16_reg_991_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[12]' (FDE) to 'inst/ret_V_16_reg_991_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[13]' (FDE) to 'inst/ret_V_16_reg_991_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[14]' (FDE) to 'inst/ret_V_16_reg_991_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1024_reg[15]' (FDE) to 'inst/ret_V_16_reg_991_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_107)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_1_reg_1005_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_2_reg_1014_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Pool_fadd_32ns_32bkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/Pool_udiv_16ns_8nfYi_U5/Pool_udiv_16ns_8nfYi_div_U/start0_reg' (FDE) to 'inst/Pool_udiv_16ns_8nfYi_U6/Pool_udiv_16ns_8nfYi_div_U/start0_reg'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_sum_reg_1034_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Pool_fdiv_32ns_32cud_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_uitofp_32ns_dEe_U3/Pool_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_s_reg_1019_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_fdiv_32ns_32cud_U2/din1_buf1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Pool_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (Pool_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module Pool.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[47]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[46]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[45]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[44]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[43]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[42]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[41]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[40]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[39]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[38]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[37]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[36]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[35]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[34]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[33]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[32]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[31]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[30]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[29]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[28]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[27]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[26]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[25]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[24]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[23]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[22]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[21]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[20]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[19]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[18]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_2_reg_1077_reg[17]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[47]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[46]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[45]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[44]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[43]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[42]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[41]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[40]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[39]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[38]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[37]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[36]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[35]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[34]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[33]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[32]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[31]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[30]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[29]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[28]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[27]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[26]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[25]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[24]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[23]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[22]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[21]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[20]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[19]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[18]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (ret_V_4_reg_1113_reg[17]) is unused and will be removed from module Pool.
WARNING: [Synth 8-3332] Sequential element (i_107) is unused and will be removed from module Pool.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Pool_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 823.133 ; gain = 526.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_25/Pool_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_29/Pool_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 903.422 ; gain = 606.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 917.828 ; gain = 621.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Pool_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Pool_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   186|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_5 |     1|
|7     |DSP48E1_6 |     1|
|8     |DSP48E1_7 |     1|
|9     |DSP48E1_8 |     1|
|10    |DSP48E1_9 |     1|
|11    |LUT1      |    73|
|12    |LUT2      |   577|
|13    |LUT3      |  1184|
|14    |LUT4      |   508|
|15    |LUT5      |   247|
|16    |LUT6      |   448|
|17    |MUXCY     |   927|
|18    |MUXF7     |     6|
|19    |RAMB18E1  |     2|
|20    |SRL16E    |   102|
|21    |XORCY     |   786|
|22    |FDE       |    19|
|23    |FDRE      |  3644|
|24    |FDSE      |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 943.938 ; gain = 647.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 423 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 943.938 ; gain = 379.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 943.938 ; gain = 647.312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1935 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 943.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 281 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 262 instances
  FDE => FDRE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
411 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 943.938 ; gain = 656.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 943.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.runs/design_1_Pool_0_0_synth_1/design_1_Pool_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Pool_0_0, cache-ID = ffae8adfe8895b0d
INFO: [Coretcl 2-1174] Renamed 303 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 943.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/31230/Desktop/CNN_Accelerator/project_1/project_1.runs/design_1_Pool_0_0_synth_1/design_1_Pool_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Pool_0_0_utilization_synth.rpt -pb design_1_Pool_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 13:42:06 2021...
