0.7
2020.2
Oct 19 2021
03:16:22
E:/CE409/ASIC-Verification-Methodology/RISC-V/ALU.v,1715361499,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/branchcomp.v,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,alu,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/Dmem.v,1715581782,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/EX_MA.v,,dmem,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/Imem.v,1715581865,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/ImmGen.v,,imem,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/ImmGen.v,1714489031,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/MA_WB.v,,immgen,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/Prsor.v,1715604855,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/forwarding.v,,processor,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sim_1/new/test.sv,1715616007,systemVerilog,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sim_1/new/yourcpu_io.sv;E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sim_1/new/yourcpu_test_top.sv,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sim_1/new/yourcpu_io.sv,,$unit_test_sv;test,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sim_1/new/yourcpu_io.sv,1715582217,systemVerilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sim_1/new/yourcpu_test_top.sv,,yourcpu_io,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sim_1/new/yourcpu_test_top.sv,1715583899,systemVerilog,,,,yourcpu_test_top,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/EX_MA.v,1715528034,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/ID_EX.v,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,EX_MA,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/ID_EX.v,1715528095,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/IF_ID.v,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,ID_EX,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/IF_ID.v,1715528202,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/Imem.v,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,IF_ID,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/MA_WB.v,1715528300,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/Prsor.v,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,MA_WB,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/branchcomp.v,1714809381,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/Dmem.v,,branchcomp,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/forwarding.v,1715433686,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/mux.v,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,forwarding,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/mux3.v,1715268647,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/mux4.v,,mux3,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/mux4.v,1715430920,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/reg_file.v,,mux4,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,1714809496,verilog,,,,,,,,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/stall.v,1715526993,verilog,,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/parameter.vh,stall,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/mux.v,1700451031,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/mux3.v,,mux,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
E:/CE409/ASIC-Verification-Methodology/RISC-V/reg_file.v,1715581847,verilog,,E:/CE409/ASIC-Verification-Methodology/RISC-V/RISC-V.srcs/sources_1/new/stall.v,,regfile,,uvm,../../../../RISC-V.srcs/sources_1/new,,,,,
