ENOMEM	,	V_32
virt	,	V_26
FUSE_UID_LOW	,	V_46
soc	,	V_49
tegra_fuse_read_early	,	F_30
reinit_completion	,	F_9
soc_process_id	,	V_43
time_left	,	V_13
dma_desc	,	V_12
dev	,	V_30
tegra_read_chipid	,	F_29
cpu_speedo_id	,	V_44
u32	,	T_1
FUSE_BEGIN	,	V_5
tegra20_fuse_add_randomness	,	F_27
FUSE_UID_HIGH	,	V_47
lock	,	V_16
dmaengine_submit	,	F_11
"apb read dma timed out"	,	L_1
tegra20_fuse_probe	,	F_19
speedo_init	,	V_50
clk	,	V_25
read	,	V_38
offset	,	V_3
dma_async_issue_pending	,	F_12
phys	,	V_19
sku_id	,	V_41
wait_for_completion_timeout	,	F_13
WARN	,	F_15
dma_request_channel	,	F_22
tegra_init_revision	,	F_33
dma_async_tx_descriptor	,	V_11
cpu_process_id	,	V_42
readl_relaxed	,	F_2
read_early	,	V_48
callback_param	,	V_24
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_34
DMA_PREP_INTERRUPT	,	V_9
GFP_KERNEL	,	V_31
dma_cap_zero	,	F_20
dst_maxburst	,	V_37
dmaengine_prep_slave_single	,	F_8
DMA_SLAVE	,	V_28
tegra_read_straps	,	F_28
soc_speedo_id	,	V_45
apb_dma_complete	,	F_3
wait	,	V_7
src_addr_width	,	V_33
flags	,	V_8
mutex_init	,	F_26
tegra_fuse	,	V_1
dma_alloc_coherent	,	F_23
out	,	V_21
init_completion	,	F_25
dma_cap_set	,	F_21
fuse	,	V_2
msecs_to_jiffies	,	F_14
mutex_unlock	,	F_18
tegra20_fuse_read_early	,	F_1
tegra20_fuse_read	,	F_5
dmaengine_slave_config	,	F_7
tegra20_fuse_init	,	F_32
src_maxburst	,	V_36
apbdma	,	V_6
DMA_CTRL_ACK	,	V_10
value	,	V_14
clk_prepare_enable	,	F_10
mask	,	V_27
err	,	V_15
src_addr	,	V_18
clk_disable_unprepare	,	F_17
EPROBE_DEFER	,	V_29
randomness	,	V_39
dmaengine_terminate_all	,	F_16
DMA_DEV_TO_MEM	,	V_22
dst_addr_width	,	V_35
add_device_randomness	,	F_31
mutex_lock	,	F_6
__init	,	T_3
callback	,	V_23
dma_release_channel	,	F_24
dma_cap_mask_t	,	T_2
tegra_sku_info	,	V_40
complete	,	F_4
chan	,	V_20
config	,	V_17
base	,	V_4
