// Seed: 1034844181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    input  uwire id_2
);
  assign id_0 = (1);
  wire id_4 = id_2 - id_2 ^ id_4 + id_4;
  assign id_4 = id_2;
  uwire id_5 = 1'd0;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
