Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'sda_dir' of mode 'inout' cannot be associated with actual port 'sda_dir' of mode 'out' [C:/Users/andre/I2C_VHDL/I2C_VHDL.srcs/sources_1/new/container.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top in library work failed.
