Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Mar  8 17:56:58 2016
| Host         : vir-Lenovo-Z580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bcdcounter_timing_summary_routed.rpt -rpx bcdcounter_timing_summary_routed.rpx
| Design       : bcdcounter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: trigger_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.427        0.000                      0                   27        0.228        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.427        0.000                      0                   27        0.228        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[16]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    count_reg[20]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.712 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.712    count_reg[24]_i_1_n_6
    SLICE_X88Y96         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y96         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[16]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    count_reg[20]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.608 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.608    count_reg[24]_i_1_n_7
    SLICE_X88Y96         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y96         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[16]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.595    count_reg[20]_i_1_n_6
    SLICE_X88Y95         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[16]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.587 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.587    count_reg[20]_i_1_n_4
    SLICE_X88Y95         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[16]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.511 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.511    count_reg[20]_i_1_n_5
    SLICE_X88Y95         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    count_reg[16]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.491 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.491    count_reg[20]_i_1_n_7
    SLICE_X88Y95         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.478 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.478    count_reg[16]_i_1_n_6
    SLICE_X88Y94         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.470 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.470    count_reg[16]_i_1_n_4
    SLICE_X88Y94         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.394 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.394    count_reg[16]_i_1_n_5
    SLICE_X88Y94         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.730     5.089    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    count_reg_n_0_[1]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    count_reg[0]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    count_reg[4]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[8]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    count_reg[12]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.374 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.374    count_reg[16]_i_1_n_7
    SLICE_X88Y94         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    clock_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.139    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.924%)  route 0.171ns (51.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    clock_IBUF_BUFG
    SLICE_X88Y96         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  count_reg[25]/Q
                         net (fo=2, routed)           0.171     1.776    p_0_in
    SLICE_X85Y96         FDRE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     1.947    clock_IBUF_BUFG
    SLICE_X85Y96         FDRE                                         r  trigger_reg/C
                         clock pessimism             -0.469     1.477    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.070     1.547    trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.606     1.439    clock_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.718    count_reg_n_0_[10]
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    count_reg[8]_i_1_n_5
    SLICE_X88Y92         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     1.947    clock_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y92         FDRE (Hold_fdre_C_D)         0.134     1.573    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.606     1.439    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.718    count_reg_n_0_[2]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    count_reg[0]_i_1_n_5
    SLICE_X88Y90         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     1.947    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.573    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.606     1.439    clock_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.718    count_reg_n_0_[6]
    SLICE_X88Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    count_reg[4]_i_1_n_5
    SLICE_X88Y91         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     1.947    clock_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.134     1.573    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    clock_IBUF_BUFG
    SLICE_X88Y93         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.719    count_reg_n_0_[14]
    SLICE_X88Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    count_reg[12]_i_1_n_5
    SLICE_X88Y93         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    clock_IBUF_BUFG
    SLICE_X88Y93         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y93         FDRE (Hold_fdre_C_D)         0.134     1.574    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.719    count_reg_n_0_[22]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    count_reg[20]_i_1_n_5
    SLICE_X88Y95         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y95         FDRE (Hold_fdre_C_D)         0.134     1.574    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.606     1.439    clock_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.718    count_reg_n_0_[10]
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.864 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[8]_i_1_n_4
    SLICE_X88Y92         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     1.947    clock_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y92         FDRE (Hold_fdre_C_D)         0.134     1.573    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    clock_IBUF_BUFG
    SLICE_X88Y93         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.719    count_reg_n_0_[14]
    SLICE_X88Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    count_reg[12]_i_1_n_4
    SLICE_X88Y93         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    clock_IBUF_BUFG
    SLICE_X88Y93         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y93         FDRE (Hold_fdre_C_D)         0.134     1.574    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.719    count_reg_n_0_[22]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    count_reg[20]_i_1_n_4
    SLICE_X88Y95         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    clock_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y95         FDRE (Hold_fdre_C_D)         0.134     1.574    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.606     1.439    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.718    count_reg_n_0_[2]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.864 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[0]_i_1_n_4
    SLICE_X88Y90         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.878     1.947    clock_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.573    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y93    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y93    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y93    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y93    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y94    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y94    count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93    count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93    count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93    count_reg[15]/C



