/*
 * Si5351C Rev B Configuration Register Export Header File
 *
 * This file represents a series of Skyworks Si5351C Rev B
 * register writes that can be performed to load a single configuration 
 * on a device. It was created by a Skyworks ClockBuilder Pro
 * export tool.
 *
 * Part:                                               Si5351C Rev B
 * Design ID:                                          
 * Includes Pre/Post Download Control Register Writes: Yes
 * Created By:                                         ClockBuilder Pro v4.14 [2024-12-02]
 * Timestamp:                                          2025-01-31 07:49:07 GMT-05:00
 *
 * A complete design report corresponding to this export is included at the end 
 * of this header file.
 *
 */

#ifndef SI5351C_REVB_REG_CONFIG_HEADER
#define SI5351C_REVB_REG_CONFIG_HEADER

#define SI5351C_REVB_REG_CONFIG_NUM_REGS                52

typedef struct
{
    unsigned int address; /* 16-bit register address */
    unsigned char value; /* 8-bit register data */

} si5351c_revb_register_t;

si5351c_revb_register_t const si5351c_revb_registers[SI5351C_REVB_REG_CONFIG_NUM_REGS] =
{
 { 0x0002, 0x53 },
 { 0x0003, 0x00 },
 { 0x0004, 0x20 },
 { 0x0007, 0x01 },
 { 0x000F, 0x00 },
 { 0x0010, 0x0F },
 { 0x0011, 0x0F },
 { 0x0012, 0x8C },
 { 0x0013, 0x8C },
 { 0x0014, 0x8C },
 { 0x0015, 0x8C },
 { 0x0016, 0x8C },
 { 0x0017, 0x8C },
 { 0x001A, 0x00 },
 { 0x001B, 0x01 },
 { 0x001C, 0x00 },
 { 0x001D, 0x10 },
 { 0x001E, 0x00 },
 { 0x001F, 0x00 },
 { 0x0020, 0x00 },
 { 0x0021, 0x00 },
 { 0x002A, 0x00 },
 { 0x002B, 0x01 },
 { 0x002C, 0x01 },
 { 0x002D, 0xC0 },
 { 0x002E, 0x00 },
 { 0x002F, 0x00 },
 { 0x0030, 0x00 },
 { 0x0031, 0x00 },
 { 0x0032, 0x00 },
 { 0x0033, 0x01 },
 { 0x0034, 0x00 },
 { 0x0035, 0xDF },
 { 0x0036, 0x00 },
 { 0x0037, 0x00 },
 { 0x0038, 0x00 },
 { 0x0039, 0x00 },
 { 0x005A, 0x00 },
 { 0x005B, 0x00 },
 { 0x0095, 0x00 },
 { 0x0096, 0x00 },
 { 0x0097, 0x00 },
 { 0x0098, 0x00 },
 { 0x0099, 0x00 },
 { 0x009A, 0x00 },
 { 0x009B, 0x00 },
 { 0x00A2, 0x00 },
 { 0x00A3, 0x00 },
 { 0x00A4, 0x00 },
 { 0x00A5, 0x00 },
 { 0x00A6, 0x00 },
 { 0x00B7, 0x92 },

};


si5351c_revb_register_t const si5351c_revb_registers50[SI5351C_REVB_REG_CONFIG_NUM_REGS] =
{
 { 0x0002, 0x53 },
 { 0x0003, 0x00 },
 { 0x0004, 0x20 },
 { 0x0007, 0x01 },
 { 0x000F, 0x00 },
 { 0x0010, 0x0F },
 { 0x0011, 0x0F },
 { 0x0012, 0x8C },
 { 0x0013, 0x8C },
 { 0x0014, 0x8C },
 { 0x0015, 0x8C },
 { 0x0016, 0x8C },
 { 0x0017, 0x8C },
 { 0x001A, 0x3D },
 { 0x001B, 0x09 },
 { 0x001C, 0x00 },
 { 0x001D, 0x0F },
 { 0x001E, 0xD3 },
 { 0x001F, 0x00 },
 { 0x0020, 0x18 },
 { 0x0021, 0x95 },
 { 0x002A, 0x00 },
 { 0x002B, 0x01 },
 { 0x002C, 0x00 },
 { 0x002D, 0x20 },
 { 0x002E, 0x00 },
 { 0x002F, 0x00 },
 { 0x0030, 0x00 },
 { 0x0031, 0x00 },
 { 0x0032, 0x00 },
 { 0x0033, 0x01 },
 { 0x0034, 0x01 },
 { 0x0035, 0x52 },
 { 0x0036, 0x00 },
 { 0x0037, 0x00 },
 { 0x0038, 0x00 },
 { 0x0039, 0x00 },
 { 0x005A, 0x00 },
 { 0x005B, 0x00 },
 { 0x0095, 0x00 },
 { 0x0096, 0x00 },
 { 0x0097, 0x00 },
 { 0x0098, 0x00 },
 { 0x0099, 0x00 },
 { 0x009A, 0x00 },
 { 0x009B, 0x00 },
 { 0x00A2, 0x00 },
 { 0x00A3, 0x00 },
 { 0x00A4, 0x00 },
 { 0x00A5, 0x00 },
 { 0x00A6, 0x00 },
 { 0x00B7, 0x92 },

};

si5351c_revb_register_t const si5351c_revb_registers60[SI5351C_REVB_REG_CONFIG_NUM_REGS] =
{
 { 0x0002, 0x53 },
 { 0x0003, 0x00 },
 { 0x0004, 0x20 },
 { 0x0007, 0x01 },
 { 0x000F, 0x00 },
 { 0x0010, 0x0F },
 { 0x0011, 0x0F },
 { 0x0012, 0x8C },
 { 0x0013, 0x8C },
 { 0x0014, 0x8C },
 { 0x0015, 0x8C },
 { 0x0016, 0x8C },
 { 0x0017, 0x8C },
 { 0x001A, 0x02 },
 { 0x001B, 0x71 },
 { 0x001C, 0x00 },
 { 0x001D, 0x0F },
 { 0x001E, 0xD1 },
 { 0x001F, 0x00 },
 { 0x0020, 0x00 },
 { 0x0021, 0xBF },
 { 0x002A, 0x00 },
 { 0x002B, 0x01 },
 { 0x002C, 0x00 },
 { 0x002D, 0x1B },
 { 0x002E, 0x00 },
 { 0x002F, 0x00 },
 { 0x0030, 0x00 },
 { 0x0031, 0x00 },
 { 0x0032, 0x00 },
 { 0x0033, 0x01 },
 { 0x0034, 0x00 },
 { 0x0035, 0x38 },
 { 0x0036, 0x00 },
 { 0x0037, 0x00 },
 { 0x0038, 0x00 },
 { 0x0039, 0x00 },
 { 0x005A, 0x00 },
 { 0x005B, 0x00 },
 { 0x0095, 0x00 },
 { 0x0096, 0x00 },
 { 0x0097, 0x00 },
 { 0x0098, 0x00 },
 { 0x0099, 0x00 },
 { 0x009A, 0x00 },
 { 0x009B, 0x00 },
 { 0x00A2, 0x00 },
 { 0x00A3, 0x00 },
 { 0x00A4, 0x00 },
 { 0x00A5, 0x00 },
 { 0x00A6, 0x00 },
 { 0x00B7, 0x92 },

};

/*
 * Design Report
 *
 * Overview
 * ========
 * 
 * Part:               Si5351C
 * Project File:       C:\Users\GiordanoWolaniuk\Documents\Si5351C-STANDARD REV C for GEN.slabtimeproj
 * Created By:         ClockBuilder Pro v4.14 [2024-12-02]
 * Timestamp:          2025-02-10 08:34:14 GMT-05:00
 * 
 * Design Rule Check
 * =================
 * 
 * Errors:
 * - No errors
 * 
 * Warnings:
 * - No warnings
 * 
 * Design
 * ======
 * I2C Address: 0x60
 * 
 * Inputs:
 *     IN0: 25 MHz
 *     IN1: Unused
 * 
 * Outputs:
 *    OUT0: 15.36 MHz
 *          Enabled LVCMOS 8 mA
 *          Offset 0.000 s 
 *    OUT1: 7.68 MHz
 *          Enabled LVCMOS 8 mA
 *          Offset 0.000 s 
 *    OUT2: Unused
 *    OUT3: Unused
 *    OUT4: Unused
 *    OUT5: Unused
 *    OUT6: Unused
 *    OUT7: Unused
 * 
 * Frequency Plan
 * ==============
 * 
 * PLL_A:
 *    Enabled Features = None
 *    Fvco             = 890.88 MHz
 *    M                = 35.6352
 *    Input0:
 *       Source           = Crystal
 *       Source Frequency = 25 MHz
 *       Fpfd             = 25 MHz
 *       Load Capacitance = Load_08pF
 *    Output0:
 *       Features       = None
 *       Disabled State = StopLow
 *       R              = 1  (2^0)
 *       Fout           = 15.36 MHz
 *       N              = 58
 *    Output1:
 *       Features       = None
 *       Disabled State = StopLow
 *       R              = 1  (2^0)
 *       Fout           = 7.68 MHz
 *       N              = 116
*/
#endif
