<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUDisassembler.cpp source code [llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Disassembler</a>/<a href='AMDGPUDisassembler.cpp.html'>AMDGPUDisassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUDisassembler.cpp - Disassembler for AMDGPU ISA ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>/// \file</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// This file contains definition for AMDGPU ISA disassembler</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td><i></i></td></tr>
<tr><th id="17">17</th><td><i>// ToDo: What to do with instruction suffixes (v_mov_b32 vs v_mov_b32_e32)?</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPUDisassembler.h.html">"Disassembler/AMDGPUDisassembler.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../TargetInfo/AMDGPUTargetInfo.h.html">"TargetInfo/AMDGPUTargetInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm-c/DisassemblerTypes.h.html">"llvm-c/DisassemblerTypes.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixedLenDisassembler.h.html">"llvm/MC/MCFixedLenDisassembler.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html">"llvm/Support/AMDHSAKernelDescriptor.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "amdgpu-disassembler"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/SGPR_MAX" data-ref="_M/SGPR_MAX">SGPR_MAX</dfn>                                                               \</u></td></tr>
<tr><th id="36">36</th><td><u>  (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>() ? AMDGPU::EncValues::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MAX_GFX10" title='llvm::AMDGPU::EncValues::SGPR_MAX_GFX10' data-ref="llvm::AMDGPU::EncValues::SGPR_MAX_GFX10" data-ref-filename="llvm..AMDGPU..EncValues..SGPR_MAX_GFX10">SGPR_MAX_GFX10</a>                           \</u></td></tr>
<tr><th id="37">37</th><td><u>                 : AMDGPU::EncValues::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MAX_SI" title='llvm::AMDGPU::EncValues::SGPR_MAX_SI' data-ref="llvm::AMDGPU::EncValues::SGPR_MAX_SI" data-ref-filename="llvm..AMDGPU..EncValues..SGPR_MAX_SI">SGPR_MAX_SI</a>)</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>using</b> <dfn class="typedef" id="DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</dfn> = <span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" title='llvm::AMDGPUDisassembler::AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" data-ref-filename="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE">AMDGPUDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="99STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="99STI" data-ref-filename="99STI">STI</dfn>,</td></tr>
<tr><th id="42">42</th><td>                                       <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="100Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="100Ctx" data-ref-filename="100Ctx">Ctx</dfn>,</td></tr>
<tr><th id="43">43</th><td>                                       <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> <em>const</em> *<dfn class="local col1 decl" id="101MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="101MCII" data-ref-filename="101MCII">MCII</dfn>) :</td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a><a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::MCDisassembler::MCDisassembler' data-ref="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col9 ref" href="#99STI" title='STI' data-ref="99STI" data-ref-filename="99STI">STI</a>, <a class="local col0 ref" href="#100Ctx" title='Ctx' data-ref="100Ctx" data-ref-filename="100Ctx">Ctx</a>), <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</span><a class="local col1 ref" href="#101MCII" title='MCII' data-ref="101MCII" data-ref-filename="101MCII">MCII</a>), <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</a>(*<a class="local col0 ref" href="#100Ctx" title='Ctx' data-ref="100Ctx" data-ref-filename="100Ctx">Ctx</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv" data-ref-filename="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()),</td></tr>
<tr><th id="45">45</th><td>  <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::TargetMaxInstBytes" title='llvm::AMDGPUDisassembler::TargetMaxInstBytes' data-ref="llvm::AMDGPUDisassembler::TargetMaxInstBytes" data-ref-filename="llvm..AMDGPUDisassembler..TargetMaxInstBytes">TargetMaxInstBytes</a>(<a class="local col0 ref" href="#100Ctx" title='Ctx' data-ref="100Ctx" data-ref-filename="100Ctx">Ctx</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext10getAsmInfoEv" title='llvm::MCContext::getAsmInfo' data-ref="_ZNK4llvm9MCContext10getAsmInfoEv" data-ref-filename="_ZNK4llvm9MCContext10getAsmInfoEv">getAsmInfo</a>()-&gt;<a class="virtual ref fn" href="../../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE" title='llvm::MCAsmInfo::getMaxInstLength' data-ref="_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm9MCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE">getMaxInstLength</a>(&amp;<a class="local col9 ref" href="#99STI" title='STI' data-ref="99STI" data-ref-filename="99STI">STI</a>)) {</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i>// ToDo: AMDGPUDisassembler supports only VI ISA.</i></td></tr>
<tr><th id="48">48</th><td>  <b>if</b> (!<a class="local col9 ref" href="#99STI" title='STI' data-ref="99STI" data-ref-filename="99STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGCN3Encoding" title='llvm::AMDGPU::FeatureGCN3Encoding' data-ref="llvm::AMDGPU::FeatureGCN3Encoding" data-ref-filename="llvm..AMDGPU..FeatureGCN3Encoding">FeatureGCN3Encoding</a>]</a> &amp;&amp; !<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>())</td></tr>
<tr><th id="49">49</th><td>    <a class="ref fn" href="../../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Disassembly not yet supported for subtarget"</q>);</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>inline</b> <em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="53">53</th><td><dfn class="tu decl def fn" id="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-type='MCDisassembler::DecodeStatus addOperand(llvm::MCInst &amp; Inst, const llvm::MCOperand &amp; Opnd)' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="102Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="102Inst" data-ref-filename="102Inst">Inst</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>&amp; <dfn class="local col3 decl" id="103Opnd" title='Opnd' data-type='const llvm::MCOperand &amp;' data-ref="103Opnd" data-ref-filename="103Opnd">Opnd</dfn>) {</td></tr>
<tr><th id="54">54</th><td>  <a class="local col2 ref" href="#102Inst" title='Inst' data-ref="102Inst" data-ref-filename="102Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col3 ref" href="#103Opnd" title='Opnd' data-ref="103Opnd" data-ref-filename="103Opnd">Opnd</a>);</td></tr>
<tr><th id="55">55</th><td>  <b>return</b> <a class="local col3 ref" href="#103Opnd" title='Opnd' data-ref="103Opnd" data-ref-filename="103Opnd">Opnd</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7isValidEv" title='llvm::MCOperand::isValid' data-ref="_ZNK4llvm9MCOperand7isValidEv" data-ref-filename="_ZNK4llvm9MCOperand7isValidEv">isValid</a>() ?</td></tr>
<tr><th id="56">56</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a> :</td></tr>
<tr><th id="57">57</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-type='int insertNamedMCOperand(llvm::MCInst &amp; MI, const llvm::MCOperand &amp; Op, uint16_t NameIdx)' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="104MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="104MI" data-ref-filename="104MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="105Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="105Op" data-ref-filename="105Op">Op</dfn>,</td></tr>
<tr><th id="61">61</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="106NameIdx" title='NameIdx' data-type='uint16_t' data-ref="106NameIdx" data-ref-filename="106NameIdx">NameIdx</dfn>) {</td></tr>
<tr><th id="62">62</th><td>  <em>int</em> <dfn class="local col7 decl" id="107OpIdx" title='OpIdx' data-type='int' data-ref="107OpIdx" data-ref-filename="107OpIdx">OpIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI" data-ref-filename="104MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <a class="local col6 ref" href="#106NameIdx" title='NameIdx' data-ref="106NameIdx" data-ref-filename="106NameIdx">NameIdx</a>);</td></tr>
<tr><th id="63">63</th><td>  <b>if</b> (<a class="local col7 ref" href="#107OpIdx" title='OpIdx' data-ref="107OpIdx" data-ref-filename="107OpIdx">OpIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="64">64</th><td>    <em>auto</em> <dfn class="local col8 decl" id="108I" title='I' data-type='llvm::MCOperand *' data-ref="108I" data-ref-filename="108I">I</dfn> = <a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI" data-ref-filename="104MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv" data-ref-filename="_ZN4llvm6MCInst5beginEv">begin</a>();</td></tr>
<tr><th id="65">65</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::advance' data-ref="_ZSt7advanceRT_T0_" data-ref-filename="_ZSt7advanceRT_T0_">advance</span>(<span class='refarg'><a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a></span>, <a class="local col7 ref" href="#107OpIdx" title='OpIdx' data-ref="107OpIdx" data-ref-filename="107OpIdx">OpIdx</a>);</td></tr>
<tr><th id="66">66</th><td>    <a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI" data-ref-filename="104MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" title='llvm::MCInst::insert' data-ref="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" data-ref-filename="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_">insert</a>(<a class="local col8 ref" href="#108I" title='I' data-ref="108I" data-ref-filename="108I">I</a>, <a class="local col5 ref" href="#105Op" title='Op' data-ref="105Op" data-ref-filename="105Op">Op</a>);</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td>  <b>return</b> <a class="local col7 ref" href="#107OpIdx" title='OpIdx' data-ref="107OpIdx" data-ref-filename="107OpIdx">OpIdx</a>;</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL18decodeSoppBrTargetRN4llvm6MCInstEjmPKv" title='decodeSoppBrTarget' data-type='DecodeStatus decodeSoppBrTarget(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL18decodeSoppBrTargetRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL18decodeSoppBrTargetRN4llvm6MCInstEjmPKv">decodeSoppBrTarget</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="109Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="109Inst" data-ref-filename="109Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="110Imm" title='Imm' data-type='unsigned int' data-ref="110Imm" data-ref-filename="110Imm">Imm</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="111Addr" title='Addr' data-type='uint64_t' data-ref="111Addr" data-ref-filename="111Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="112Decoder" title='Decoder' data-type='const void *' data-ref="112Decoder" data-ref-filename="112Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <em>auto</em> <dfn class="local col3 decl" id="113DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="113DAsm" data-ref-filename="113DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col2 ref" href="#112Decoder" title='Decoder' data-ref="112Decoder" data-ref-filename="112Decoder">Decoder</a>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i>// Our branches take a simm16, but we need two extra bits to account for the</i></td></tr>
<tr><th id="76">76</th><td><i>  // factor of 4.</i></td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col4 decl" id="114SignedOffset" title='SignedOffset' data-type='llvm::APInt' data-ref="114SignedOffset" data-ref-filename="114SignedOffset">SignedOffset</dfn><a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>18</var>, <a class="local col0 ref" href="#110Imm" title='Imm' data-ref="110Imm" data-ref-filename="110Imm">Imm</a> * <var>4</var>, <b>true</b>);</td></tr>
<tr><th id="78">78</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="115Offset" title='Offset' data-type='int64_t' data-ref="115Offset" data-ref-filename="115Offset">Offset</dfn> = (<a class="local col4 ref" href="#114SignedOffset" title='SignedOffset' data-ref="114SignedOffset" data-ref-filename="114SignedOffset">SignedOffset</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4sextEj" title='llvm::APInt::sext' data-ref="_ZNK4llvm5APInt4sextEj" data-ref-filename="_ZNK4llvm5APInt4sextEj">sext</a>(<var>64</var>) <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm" data-ref-filename="_ZN4llvmplENS_5APIntEm">+</a> <var>4</var> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm" data-ref-filename="_ZN4llvmplENS_5APIntEm">+</a> <a class="local col1 ref" href="#111Addr" title='Addr' data-ref="111Addr" data-ref-filename="111Addr">Addr</a>).<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <b>if</b> (<a class="local col3 ref" href="#113DAsm" title='DAsm' data-ref="113DAsm" data-ref-filename="113DAsm">DAsm</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col9 ref" href="#109Inst" title='Inst' data-ref="109Inst" data-ref-filename="109Inst">Inst</a></span>, <a class="local col5 ref" href="#115Offset" title='Offset' data-ref="115Offset" data-ref-filename="115Offset">Offset</a>, <a class="local col1 ref" href="#111Addr" title='Addr' data-ref="111Addr" data-ref-filename="111Addr">Addr</a>, <b>true</b>, <var>2</var>, <var>2</var>))</td></tr>
<tr><th id="81">81</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="82">82</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col9 ref" href="#109Inst" title='Inst' data-ref="109Inst" data-ref-filename="109Inst">Inst</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#110Imm" title='Imm' data-ref="110Imm" data-ref-filename="110Imm">Imm</a>));</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL16decodeSMEMOffsetRN4llvm6MCInstEjmPKv" title='decodeSMEMOffset' data-type='DecodeStatus decodeSMEMOffset(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL16decodeSMEMOffsetRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL16decodeSMEMOffsetRN4llvm6MCInstEjmPKv">decodeSMEMOffset</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="116Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="116Inst" data-ref-filename="116Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="117Imm" title='Imm' data-type='unsigned int' data-ref="117Imm" data-ref-filename="117Imm">Imm</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                     <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="118Addr" title='Addr' data-type='uint64_t' data-ref="118Addr" data-ref-filename="118Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="119Decoder" title='Decoder' data-type='const void *' data-ref="119Decoder" data-ref-filename="119Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="87">87</th><td>  <em>auto</em> <dfn class="local col0 decl" id="120DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="120DAsm" data-ref-filename="120DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col9 ref" href="#119Decoder" title='Decoder' data-ref="119Decoder" data-ref-filename="119Decoder">Decoder</a>);</td></tr>
<tr><th id="88">88</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="121Offset" title='Offset' data-type='int64_t' data-ref="121Offset" data-ref-filename="121Offset">Offset</dfn>;</td></tr>
<tr><th id="89">89</th><td>  <b>if</b> (<a class="local col0 ref" href="#120DAsm" title='DAsm' data-ref="120DAsm" data-ref-filename="120DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler4isVIEv" title='llvm::AMDGPUDisassembler::isVI' data-ref="_ZNK4llvm18AMDGPUDisassembler4isVIEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler4isVIEv">isVI</a>()) {         <i>// VI supports 20-bit unsigned offsets.</i></td></tr>
<tr><th id="90">90</th><td>    <a class="local col1 ref" href="#121Offset" title='Offset' data-ref="121Offset" data-ref-filename="121Offset">Offset</a> = <a class="local col7 ref" href="#117Imm" title='Imm' data-ref="117Imm" data-ref-filename="117Imm">Imm</a> &amp; <var>0xFFFFF</var>;</td></tr>
<tr><th id="91">91</th><td>  } <b>else</b> {                    <i>// GFX9+ supports 21-bit signed offsets.</i></td></tr>
<tr><th id="92">92</th><td>    <a class="local col1 ref" href="#121Offset" title='Offset' data-ref="121Offset" data-ref-filename="121Offset">Offset</a> = <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>21</var>&gt;(<a class="local col7 ref" href="#117Imm" title='Imm' data-ref="117Imm" data-ref-filename="117Imm">Imm</a>);</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col6 ref" href="#116Inst" title='Inst' data-ref="116Inst" data-ref-filename="116Inst">Inst</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#121Offset" title='Offset' data-ref="121Offset" data-ref-filename="121Offset">Offset</a>));</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL13decodeBoolRegRN4llvm6MCInstEjmPKv" title='decodeBoolReg' data-type='DecodeStatus decodeBoolReg(llvm::MCInst &amp; Inst, unsigned int Val, uint64_t Addr, const void * Decoder)' data-ref="_ZL13decodeBoolRegRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL13decodeBoolRegRN4llvm6MCInstEjmPKv">decodeBoolReg</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="122Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="122Inst" data-ref-filename="122Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="123Val" title='Val' data-type='unsigned int' data-ref="123Val" data-ref-filename="123Val">Val</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="124Addr" title='Addr' data-type='uint64_t' data-ref="124Addr" data-ref-filename="124Addr">Addr</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="125Decoder" title='Decoder' data-type='const void *' data-ref="125Decoder" data-ref-filename="125Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="99">99</th><td>  <em>auto</em> <dfn class="local col6 decl" id="126DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="126DAsm" data-ref-filename="126DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col5 ref" href="#125Decoder" title='Decoder' data-ref="125Decoder" data-ref-filename="125Decoder">Decoder</a>);</td></tr>
<tr><th id="100">100</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col2 ref" href="#122Inst" title='Inst' data-ref="122Inst" data-ref-filename="122Inst">Inst</a></span>, <a class="local col6 ref" href="#126DAsm" title='DAsm' data-ref="126DAsm" data-ref-filename="126DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj" title='llvm::AMDGPUDisassembler::decodeBoolReg' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj">decodeBoolReg</a>(<a class="local col3 ref" href="#123Val" title='Val' data-ref="123Val" data-ref-filename="123Val">Val</a>));</td></tr>
<tr><th id="101">101</th><td>}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/DECODE_OPERAND" data-ref="_M/DECODE_OPERAND">DECODE_OPERAND</dfn>(StaticDecoderName, DecoderName) \</u></td></tr>
<tr><th id="104">104</th><td><u>static <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> StaticDecoderName(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="127Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="127Inst" data-ref-filename="127Inst"><dfn class="local col1 decl" id="131Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="131Inst" data-ref-filename="131Inst"><dfn class="local col5 decl" id="135Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="135Inst" data-ref-filename="135Inst"><dfn class="local col9 decl" id="139Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="139Inst" data-ref-filename="139Inst"><dfn class="local col3 decl" id="143Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="143Inst" data-ref-filename="143Inst"><dfn class="local col7 decl" id="147Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="147Inst" data-ref-filename="147Inst"><dfn class="local col1 decl" id="151Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="151Inst" data-ref-filename="151Inst"><dfn class="local col5 decl" id="155Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="155Inst" data-ref-filename="155Inst"><dfn class="local col9 decl" id="159Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="159Inst" data-ref-filename="159Inst"><dfn class="local col3 decl" id="163Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="163Inst" data-ref-filename="163Inst"><dfn class="local col7 decl" id="167Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="167Inst" data-ref-filename="167Inst"><dfn class="local col1 decl" id="171Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="171Inst" data-ref-filename="171Inst"><dfn class="local col5 decl" id="175Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="175Inst" data-ref-filename="175Inst"><dfn class="local col9 decl" id="179Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="179Inst" data-ref-filename="179Inst"><dfn class="local col3 decl" id="183Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="183Inst" data-ref-filename="183Inst"><dfn class="local col7 decl" id="187Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="187Inst" data-ref-filename="187Inst"><dfn class="local col1 decl" id="191Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="191Inst" data-ref-filename="191Inst"><dfn class="local col5 decl" id="195Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="195Inst" data-ref-filename="195Inst"><dfn class="local col9 decl" id="199Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="199Inst" data-ref-filename="199Inst"><dfn class="local col3 decl" id="203Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="203Inst" data-ref-filename="203Inst"><dfn class="local col7 decl" id="207Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="207Inst" data-ref-filename="207Inst"><dfn class="local col1 decl" id="211Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="211Inst" data-ref-filename="211Inst"><dfn class="local col5 decl" id="215Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="215Inst" data-ref-filename="215Inst"><dfn class="local col9 decl" id="219Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="219Inst" data-ref-filename="219Inst"><dfn class="local col3 decl" id="223Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="223Inst" data-ref-filename="223Inst"><dfn class="local col2 decl" id="272Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="272Inst" data-ref-filename="272Inst"><dfn class="local col6 decl" id="276Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="276Inst" data-ref-filename="276Inst"><dfn class="local col0 decl" id="280Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="280Inst" data-ref-filename="280Inst">Inst</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn>, \</u></td></tr>
<tr><th id="105">105</th><td><u>                                       unsigned <dfn class="local col8 decl" id="128Imm" title='Imm' data-type='unsigned int' data-ref="128Imm" data-ref-filename="128Imm"><dfn class="local col2 decl" id="132Imm" title='Imm' data-type='unsigned int' data-ref="132Imm" data-ref-filename="132Imm"><dfn class="local col6 decl" id="136Imm" title='Imm' data-type='unsigned int' data-ref="136Imm" data-ref-filename="136Imm"><dfn class="local col0 decl" id="140Imm" title='Imm' data-type='unsigned int' data-ref="140Imm" data-ref-filename="140Imm"><dfn class="local col4 decl" id="144Imm" title='Imm' data-type='unsigned int' data-ref="144Imm" data-ref-filename="144Imm"><dfn class="local col8 decl" id="148Imm" title='Imm' data-type='unsigned int' data-ref="148Imm" data-ref-filename="148Imm"><dfn class="local col2 decl" id="152Imm" title='Imm' data-type='unsigned int' data-ref="152Imm" data-ref-filename="152Imm"><dfn class="local col6 decl" id="156Imm" title='Imm' data-type='unsigned int' data-ref="156Imm" data-ref-filename="156Imm"><dfn class="local col0 decl" id="160Imm" title='Imm' data-type='unsigned int' data-ref="160Imm" data-ref-filename="160Imm"><dfn class="local col4 decl" id="164Imm" title='Imm' data-type='unsigned int' data-ref="164Imm" data-ref-filename="164Imm"><dfn class="local col8 decl" id="168Imm" title='Imm' data-type='unsigned int' data-ref="168Imm" data-ref-filename="168Imm"><dfn class="local col2 decl" id="172Imm" title='Imm' data-type='unsigned int' data-ref="172Imm" data-ref-filename="172Imm"><dfn class="local col6 decl" id="176Imm" title='Imm' data-type='unsigned int' data-ref="176Imm" data-ref-filename="176Imm"><dfn class="local col0 decl" id="180Imm" title='Imm' data-type='unsigned int' data-ref="180Imm" data-ref-filename="180Imm"><dfn class="local col4 decl" id="184Imm" title='Imm' data-type='unsigned int' data-ref="184Imm" data-ref-filename="184Imm"><dfn class="local col8 decl" id="188Imm" title='Imm' data-type='unsigned int' data-ref="188Imm" data-ref-filename="188Imm"><dfn class="local col2 decl" id="192Imm" title='Imm' data-type='unsigned int' data-ref="192Imm" data-ref-filename="192Imm"><dfn class="local col6 decl" id="196Imm" title='Imm' data-type='unsigned int' data-ref="196Imm" data-ref-filename="196Imm"><dfn class="local col0 decl" id="200Imm" title='Imm' data-type='unsigned int' data-ref="200Imm" data-ref-filename="200Imm"><dfn class="local col4 decl" id="204Imm" title='Imm' data-type='unsigned int' data-ref="204Imm" data-ref-filename="204Imm"><dfn class="local col8 decl" id="208Imm" title='Imm' data-type='unsigned int' data-ref="208Imm" data-ref-filename="208Imm"><dfn class="local col2 decl" id="212Imm" title='Imm' data-type='unsigned int' data-ref="212Imm" data-ref-filename="212Imm"><dfn class="local col6 decl" id="216Imm" title='Imm' data-type='unsigned int' data-ref="216Imm" data-ref-filename="216Imm"><dfn class="local col0 decl" id="220Imm" title='Imm' data-type='unsigned int' data-ref="220Imm" data-ref-filename="220Imm"><dfn class="local col4 decl" id="224Imm" title='Imm' data-type='unsigned int' data-ref="224Imm" data-ref-filename="224Imm"><dfn class="local col3 decl" id="273Imm" title='Imm' data-type='unsigned int' data-ref="273Imm" data-ref-filename="273Imm"><dfn class="local col7 decl" id="277Imm" title='Imm' data-type='unsigned int' data-ref="277Imm" data-ref-filename="277Imm"><dfn class="local col1 decl" id="281Imm" title='Imm' data-type='unsigned int' data-ref="281Imm" data-ref-filename="281Imm">Imm</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn>, \</u></td></tr>
<tr><th id="106">106</th><td><u>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> /*Addr*/, \</u></td></tr>
<tr><th id="107">107</th><td><u>                                       const void *<dfn class="local col9 decl" id="129Decoder" title='Decoder' data-type='const void *' data-ref="129Decoder" data-ref-filename="129Decoder"><dfn class="local col3 decl" id="133Decoder" title='Decoder' data-type='const void *' data-ref="133Decoder" data-ref-filename="133Decoder"><dfn class="local col7 decl" id="137Decoder" title='Decoder' data-type='const void *' data-ref="137Decoder" data-ref-filename="137Decoder"><dfn class="local col1 decl" id="141Decoder" title='Decoder' data-type='const void *' data-ref="141Decoder" data-ref-filename="141Decoder"><dfn class="local col5 decl" id="145Decoder" title='Decoder' data-type='const void *' data-ref="145Decoder" data-ref-filename="145Decoder"><dfn class="local col9 decl" id="149Decoder" title='Decoder' data-type='const void *' data-ref="149Decoder" data-ref-filename="149Decoder"><dfn class="local col3 decl" id="153Decoder" title='Decoder' data-type='const void *' data-ref="153Decoder" data-ref-filename="153Decoder"><dfn class="local col7 decl" id="157Decoder" title='Decoder' data-type='const void *' data-ref="157Decoder" data-ref-filename="157Decoder"><dfn class="local col1 decl" id="161Decoder" title='Decoder' data-type='const void *' data-ref="161Decoder" data-ref-filename="161Decoder"><dfn class="local col5 decl" id="165Decoder" title='Decoder' data-type='const void *' data-ref="165Decoder" data-ref-filename="165Decoder"><dfn class="local col9 decl" id="169Decoder" title='Decoder' data-type='const void *' data-ref="169Decoder" data-ref-filename="169Decoder"><dfn class="local col3 decl" id="173Decoder" title='Decoder' data-type='const void *' data-ref="173Decoder" data-ref-filename="173Decoder"><dfn class="local col7 decl" id="177Decoder" title='Decoder' data-type='const void *' data-ref="177Decoder" data-ref-filename="177Decoder"><dfn class="local col1 decl" id="181Decoder" title='Decoder' data-type='const void *' data-ref="181Decoder" data-ref-filename="181Decoder"><dfn class="local col5 decl" id="185Decoder" title='Decoder' data-type='const void *' data-ref="185Decoder" data-ref-filename="185Decoder"><dfn class="local col9 decl" id="189Decoder" title='Decoder' data-type='const void *' data-ref="189Decoder" data-ref-filename="189Decoder"><dfn class="local col3 decl" id="193Decoder" title='Decoder' data-type='const void *' data-ref="193Decoder" data-ref-filename="193Decoder"><dfn class="local col7 decl" id="197Decoder" title='Decoder' data-type='const void *' data-ref="197Decoder" data-ref-filename="197Decoder"><dfn class="local col1 decl" id="201Decoder" title='Decoder' data-type='const void *' data-ref="201Decoder" data-ref-filename="201Decoder"><dfn class="local col5 decl" id="205Decoder" title='Decoder' data-type='const void *' data-ref="205Decoder" data-ref-filename="205Decoder"><dfn class="local col9 decl" id="209Decoder" title='Decoder' data-type='const void *' data-ref="209Decoder" data-ref-filename="209Decoder"><dfn class="local col3 decl" id="213Decoder" title='Decoder' data-type='const void *' data-ref="213Decoder" data-ref-filename="213Decoder"><dfn class="local col7 decl" id="217Decoder" title='Decoder' data-type='const void *' data-ref="217Decoder" data-ref-filename="217Decoder"><dfn class="local col1 decl" id="221Decoder" title='Decoder' data-type='const void *' data-ref="221Decoder" data-ref-filename="221Decoder"><dfn class="local col5 decl" id="225Decoder" title='Decoder' data-type='const void *' data-ref="225Decoder" data-ref-filename="225Decoder"><dfn class="local col4 decl" id="274Decoder" title='Decoder' data-type='const void *' data-ref="274Decoder" data-ref-filename="274Decoder"><dfn class="local col8 decl" id="278Decoder" title='Decoder' data-type='const void *' data-ref="278Decoder" data-ref-filename="278Decoder"><dfn class="local col2 decl" id="282Decoder" title='Decoder' data-type='const void *' data-ref="282Decoder" data-ref-filename="282Decoder">Decoder</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn>) { \</u></td></tr>
<tr><th id="108">108</th><td><u>  auto <dfn class="local col0 decl" id="130DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="130DAsm" data-ref-filename="130DAsm"><dfn class="local col4 decl" id="134DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="134DAsm" data-ref-filename="134DAsm"><dfn class="local col8 decl" id="138DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="138DAsm" data-ref-filename="138DAsm"><dfn class="local col2 decl" id="142DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="142DAsm" data-ref-filename="142DAsm"><dfn class="local col6 decl" id="146DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="146DAsm" data-ref-filename="146DAsm"><dfn class="local col0 decl" id="150DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="150DAsm" data-ref-filename="150DAsm"><dfn class="local col4 decl" id="154DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="154DAsm" data-ref-filename="154DAsm"><dfn class="local col8 decl" id="158DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="158DAsm" data-ref-filename="158DAsm"><dfn class="local col2 decl" id="162DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="162DAsm" data-ref-filename="162DAsm"><dfn class="local col6 decl" id="166DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="166DAsm" data-ref-filename="166DAsm"><dfn class="local col0 decl" id="170DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="170DAsm" data-ref-filename="170DAsm"><dfn class="local col4 decl" id="174DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="174DAsm" data-ref-filename="174DAsm"><dfn class="local col8 decl" id="178DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="178DAsm" data-ref-filename="178DAsm"><dfn class="local col2 decl" id="182DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="182DAsm" data-ref-filename="182DAsm"><dfn class="local col6 decl" id="186DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="186DAsm" data-ref-filename="186DAsm"><dfn class="local col0 decl" id="190DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="190DAsm" data-ref-filename="190DAsm"><dfn class="local col4 decl" id="194DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="194DAsm" data-ref-filename="194DAsm"><dfn class="local col8 decl" id="198DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="198DAsm" data-ref-filename="198DAsm"><dfn class="local col2 decl" id="202DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="202DAsm" data-ref-filename="202DAsm"><dfn class="local col6 decl" id="206DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="206DAsm" data-ref-filename="206DAsm"><dfn class="local col0 decl" id="210DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="210DAsm" data-ref-filename="210DAsm"><dfn class="local col4 decl" id="214DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="214DAsm" data-ref-filename="214DAsm"><dfn class="local col8 decl" id="218DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="218DAsm" data-ref-filename="218DAsm"><dfn class="local col2 decl" id="222DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="222DAsm" data-ref-filename="222DAsm"><dfn class="local col6 decl" id="226DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="226DAsm" data-ref-filename="226DAsm"><dfn class="local col5 decl" id="275DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="275DAsm" data-ref-filename="275DAsm"><dfn class="local col9 decl" id="279DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="279DAsm" data-ref-filename="279DAsm"><dfn class="local col3 decl" id="283DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="283DAsm" data-ref-filename="283DAsm">DAsm</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn> = static_cast&lt;const <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col9 ref" href="#115" title='Decoder' data-ref="129Decoder" data-ref-filename="129Decoder"><a class="local col3 ref" href="#116" title='Decoder' data-ref="133Decoder" data-ref-filename="133Decoder"><a class="local col7 ref" href="#117" title='Decoder' data-ref="137Decoder" data-ref-filename="137Decoder"><a class="local col1 ref" href="#118" title='Decoder' data-ref="141Decoder" data-ref-filename="141Decoder"><a class="local col5 ref" href="#119" title='Decoder' data-ref="145Decoder" data-ref-filename="145Decoder"><a class="local col9 ref" href="#121" title='Decoder' data-ref="149Decoder" data-ref-filename="149Decoder"><a class="local col3 ref" href="#122" title='Decoder' data-ref="153Decoder" data-ref-filename="153Decoder"><a class="local col7 ref" href="#123" title='Decoder' data-ref="157Decoder" data-ref-filename="157Decoder"><a class="local col1 ref" href="#124" title='Decoder' data-ref="161Decoder" data-ref-filename="161Decoder"><a class="local col5 ref" href="#125" title='Decoder' data-ref="165Decoder" data-ref-filename="165Decoder"><a class="local col9 ref" href="#127" title='Decoder' data-ref="169Decoder" data-ref-filename="169Decoder"><a class="local col3 ref" href="#128" title='Decoder' data-ref="173Decoder" data-ref-filename="173Decoder"><a class="local col7 ref" href="#129" title='Decoder' data-ref="177Decoder" data-ref-filename="177Decoder"><a class="local col1 ref" href="#130" title='Decoder' data-ref="181Decoder" data-ref-filename="181Decoder"><a class="local col5 ref" href="#131" title='Decoder' data-ref="185Decoder" data-ref-filename="185Decoder"><a class="local col9 ref" href="#132" title='Decoder' data-ref="189Decoder" data-ref-filename="189Decoder"><a class="local col3 ref" href="#133" title='Decoder' data-ref="193Decoder" data-ref-filename="193Decoder"><a class="local col7 ref" href="#134" title='Decoder' data-ref="197Decoder" data-ref-filename="197Decoder"><a class="local col1 ref" href="#135" title='Decoder' data-ref="201Decoder" data-ref-filename="201Decoder"><a class="local col5 ref" href="#137" title='Decoder' data-ref="205Decoder" data-ref-filename="205Decoder"><a class="local col9 ref" href="#138" title='Decoder' data-ref="209Decoder" data-ref-filename="209Decoder"><a class="local col3 ref" href="#139" title='Decoder' data-ref="213Decoder" data-ref-filename="213Decoder"><a class="local col7 ref" href="#140" title='Decoder' data-ref="217Decoder" data-ref-filename="217Decoder"><a class="local col1 ref" href="#141" title='Decoder' data-ref="221Decoder" data-ref-filename="221Decoder"><a class="local col5 ref" href="#142" title='Decoder' data-ref="225Decoder" data-ref-filename="225Decoder"><a class="local col4 ref" href="#219" title='Decoder' data-ref="274Decoder" data-ref-filename="274Decoder"><a class="local col8 ref" href="#220" title='Decoder' data-ref="278Decoder" data-ref-filename="278Decoder"><a class="local col2 ref" href="#221" title='Decoder' data-ref="282Decoder" data-ref-filename="282Decoder">Decoder</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>); \</u></td></tr>
<tr><th id="109">109</th><td><u>  return <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col7 ref" href="#115" title='Inst' data-ref="127Inst" data-ref-filename="127Inst"><a class="local col1 ref" href="#116" title='Inst' data-ref="131Inst" data-ref-filename="131Inst"><a class="local col5 ref" href="#117" title='Inst' data-ref="135Inst" data-ref-filename="135Inst"><a class="local col9 ref" href="#118" title='Inst' data-ref="139Inst" data-ref-filename="139Inst"><a class="local col3 ref" href="#119" title='Inst' data-ref="143Inst" data-ref-filename="143Inst"><a class="local col7 ref" href="#121" title='Inst' data-ref="147Inst" data-ref-filename="147Inst"><a class="local col1 ref" href="#122" title='Inst' data-ref="151Inst" data-ref-filename="151Inst"><a class="local col5 ref" href="#123" title='Inst' data-ref="155Inst" data-ref-filename="155Inst"><a class="local col9 ref" href="#124" title='Inst' data-ref="159Inst" data-ref-filename="159Inst"><a class="local col3 ref" href="#125" title='Inst' data-ref="163Inst" data-ref-filename="163Inst"><a class="local col7 ref" href="#127" title='Inst' data-ref="167Inst" data-ref-filename="167Inst"><a class="local col1 ref" href="#128" title='Inst' data-ref="171Inst" data-ref-filename="171Inst"><a class="local col5 ref" href="#129" title='Inst' data-ref="175Inst" data-ref-filename="175Inst"><a class="local col9 ref" href="#130" title='Inst' data-ref="179Inst" data-ref-filename="179Inst"><a class="local col3 ref" href="#131" title='Inst' data-ref="183Inst" data-ref-filename="183Inst"><a class="local col7 ref" href="#132" title='Inst' data-ref="187Inst" data-ref-filename="187Inst"><a class="local col1 ref" href="#133" title='Inst' data-ref="191Inst" data-ref-filename="191Inst"><a class="local col5 ref" href="#134" title='Inst' data-ref="195Inst" data-ref-filename="195Inst"><a class="local col9 ref" href="#135" title='Inst' data-ref="199Inst" data-ref-filename="199Inst"><a class="local col3 ref" href="#137" title='Inst' data-ref="203Inst" data-ref-filename="203Inst"><a class="local col7 ref" href="#138" title='Inst' data-ref="207Inst" data-ref-filename="207Inst"><a class="local col1 ref" href="#139" title='Inst' data-ref="211Inst" data-ref-filename="211Inst"><a class="local col5 ref" href="#140" title='Inst' data-ref="215Inst" data-ref-filename="215Inst"><a class="local col9 ref" href="#141" title='Inst' data-ref="219Inst" data-ref-filename="219Inst"><a class="local col3 ref" href="#142" title='Inst' data-ref="223Inst" data-ref-filename="223Inst"><a class="local col2 ref" href="#219" title='Inst' data-ref="272Inst" data-ref-filename="272Inst"><a class="local col6 ref" href="#220" title='Inst' data-ref="276Inst" data-ref-filename="276Inst"><a class="local col0 ref" href="#221" title='Inst' data-ref="280Inst" data-ref-filename="280Inst">Inst</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></span>, <a class="local col0 ref" href="#115" title='DAsm' data-ref="130DAsm" data-ref-filename="130DAsm"><a class="local col4 ref" href="#116" title='DAsm' data-ref="134DAsm" data-ref-filename="134DAsm"><a class="local col8 ref" href="#117" title='DAsm' data-ref="138DAsm" data-ref-filename="138DAsm"><a class="local col2 ref" href="#118" title='DAsm' data-ref="142DAsm" data-ref-filename="142DAsm"><a class="local col6 ref" href="#119" title='DAsm' data-ref="146DAsm" data-ref-filename="146DAsm"><a class="local col0 ref" href="#121" title='DAsm' data-ref="150DAsm" data-ref-filename="150DAsm"><a class="local col4 ref" href="#122" title='DAsm' data-ref="154DAsm" data-ref-filename="154DAsm"><a class="local col8 ref" href="#123" title='DAsm' data-ref="158DAsm" data-ref-filename="158DAsm"><a class="local col2 ref" href="#124" title='DAsm' data-ref="162DAsm" data-ref-filename="162DAsm"><a class="local col6 ref" href="#125" title='DAsm' data-ref="166DAsm" data-ref-filename="166DAsm"><a class="local col0 ref" href="#127" title='DAsm' data-ref="170DAsm" data-ref-filename="170DAsm"><a class="local col4 ref" href="#128" title='DAsm' data-ref="174DAsm" data-ref-filename="174DAsm"><a class="local col8 ref" href="#129" title='DAsm' data-ref="178DAsm" data-ref-filename="178DAsm"><a class="local col2 ref" href="#130" title='DAsm' data-ref="182DAsm" data-ref-filename="182DAsm"><a class="local col6 ref" href="#131" title='DAsm' data-ref="186DAsm" data-ref-filename="186DAsm"><a class="local col0 ref" href="#132" title='DAsm' data-ref="190DAsm" data-ref-filename="190DAsm"><a class="local col4 ref" href="#133" title='DAsm' data-ref="194DAsm" data-ref-filename="194DAsm"><a class="local col8 ref" href="#134" title='DAsm' data-ref="198DAsm" data-ref-filename="198DAsm"><a class="local col2 ref" href="#135" title='DAsm' data-ref="202DAsm" data-ref-filename="202DAsm"><a class="local col6 ref" href="#137" title='DAsm' data-ref="206DAsm" data-ref-filename="206DAsm"><a class="local col0 ref" href="#138" title='DAsm' data-ref="210DAsm" data-ref-filename="210DAsm"><a class="local col4 ref" href="#139" title='DAsm' data-ref="214DAsm" data-ref-filename="214DAsm"><a class="local col8 ref" href="#140" title='DAsm' data-ref="218DAsm" data-ref-filename="218DAsm"><a class="local col2 ref" href="#141" title='DAsm' data-ref="222DAsm" data-ref-filename="222DAsm"><a class="local col6 ref" href="#142" title='DAsm' data-ref="226DAsm" data-ref-filename="226DAsm"><a class="local col5 ref" href="#219" title='DAsm' data-ref="275DAsm" data-ref-filename="275DAsm"><a class="local col9 ref" href="#220" title='DAsm' data-ref="279DAsm" data-ref-filename="279DAsm"><a class="local col3 ref" href="#221" title='DAsm' data-ref="283DAsm" data-ref-filename="283DAsm">DAsm</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>-&gt;DecoderName(<a class="local col8 ref" href="#115" title='Imm' data-ref="128Imm" data-ref-filename="128Imm"><a class="local col2 ref" href="#116" title='Imm' data-ref="132Imm" data-ref-filename="132Imm"><a class="local col6 ref" href="#117" title='Imm' data-ref="136Imm" data-ref-filename="136Imm"><a class="local col0 ref" href="#118" title='Imm' data-ref="140Imm" data-ref-filename="140Imm"><a class="local col4 ref" href="#119" title='Imm' data-ref="144Imm" data-ref-filename="144Imm"><a class="local col8 ref" href="#121" title='Imm' data-ref="148Imm" data-ref-filename="148Imm"><a class="local col2 ref" href="#122" title='Imm' data-ref="152Imm" data-ref-filename="152Imm"><a class="local col6 ref" href="#123" title='Imm' data-ref="156Imm" data-ref-filename="156Imm"><a class="local col0 ref" href="#124" title='Imm' data-ref="160Imm" data-ref-filename="160Imm"><a class="local col4 ref" href="#125" title='Imm' data-ref="164Imm" data-ref-filename="164Imm"><a class="local col8 ref" href="#127" title='Imm' data-ref="168Imm" data-ref-filename="168Imm"><a class="local col2 ref" href="#128" title='Imm' data-ref="172Imm" data-ref-filename="172Imm"><a class="local col6 ref" href="#129" title='Imm' data-ref="176Imm" data-ref-filename="176Imm"><a class="local col0 ref" href="#130" title='Imm' data-ref="180Imm" data-ref-filename="180Imm"><a class="local col4 ref" href="#131" title='Imm' data-ref="184Imm" data-ref-filename="184Imm"><a class="local col8 ref" href="#132" title='Imm' data-ref="188Imm" data-ref-filename="188Imm"><a class="local col2 ref" href="#133" title='Imm' data-ref="192Imm" data-ref-filename="192Imm"><a class="local col6 ref" href="#134" title='Imm' data-ref="196Imm" data-ref-filename="196Imm"><a class="local col0 ref" href="#135" title='Imm' data-ref="200Imm" data-ref-filename="200Imm"><a class="local col4 ref" href="#137" title='Imm' data-ref="204Imm" data-ref-filename="204Imm"><a class="local col8 ref" href="#138" title='Imm' data-ref="208Imm" data-ref-filename="208Imm"><a class="local col2 ref" href="#139" title='Imm' data-ref="212Imm" data-ref-filename="212Imm"><a class="local col6 ref" href="#140" title='Imm' data-ref="216Imm" data-ref-filename="216Imm"><a class="local col0 ref" href="#141" title='Imm' data-ref="220Imm" data-ref-filename="220Imm"><a class="local col4 ref" href="#142" title='Imm' data-ref="224Imm" data-ref-filename="224Imm"><a class="local col3 ref" href="#219" title='Imm' data-ref="273Imm" data-ref-filename="273Imm"><a class="local col7 ref" href="#220" title='Imm' data-ref="277Imm" data-ref-filename="277Imm"><a class="local col1 ref" href="#221" title='Imm' data-ref="281Imm" data-ref-filename="281Imm">Imm</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>)); \</u></td></tr>
<tr><th id="110">110</th><td><u>}</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/DECODE_OPERAND_REG" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</dfn>(RegClass) \</u></td></tr>
<tr><th id="113">113</th><td><u>DECODE_OPERAND(Decode##RegClass##RegisterClass, decodeOperand_##RegClass)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVGPR_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VGPR_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VGPR_32)</td></tr>
<tr><th id="116">116</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVRegOrLds_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VRegOrLds_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VRegOrLds_32)</td></tr>
<tr><th id="117">117</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVS_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VS_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VS_32)</td></tr>
<tr><th id="118">118</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVS_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VS_64(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VS_64)</td></tr>
<tr><th id="119">119</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVS_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VS_128(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VS_128)</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVReg_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_64(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_64)</td></tr>
<tr><th id="122">122</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVReg_96RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_96(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_96)</td></tr>
<tr><th id="123">123</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVReg_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_128(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_128)</td></tr>
<tr><th id="124">124</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVReg_256RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_256(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_256)</td></tr>
<tr><th id="125">125</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeVReg_512RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_VReg_512(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(VReg_512)</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_32)</td></tr>
<tr><th id="128">128</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_32_XM0_XEXECRegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_32_XM0_XEXEC(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_32_XM0_XEXEC)</td></tr>
<tr><th id="129">129</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_32_XEXEC_HIRegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_32_XEXEC_HI(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_32_XEXEC_HI)</td></tr>
<tr><th id="130">130</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSRegOrLds_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SRegOrLds_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SRegOrLds_32)</td></tr>
<tr><th id="131">131</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_64(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_64)</td></tr>
<tr><th id="132">132</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_64_XEXECRegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_64_XEXEC(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_64_XEXEC)</td></tr>
<tr><th id="133">133</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_128(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_128)</td></tr>
<tr><th id="134">134</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_256RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_256(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_256)</td></tr>
<tr><th id="135">135</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeSReg_512RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_SReg_512(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(SReg_512)</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeAGPR_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_AGPR_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(AGPR_32)</td></tr>
<tr><th id="138">138</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeAReg_128RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_AReg_128(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(AReg_128)</td></tr>
<tr><th id="139">139</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeAReg_512RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_AReg_512(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(AReg_512)</td></tr>
<tr><th id="140">140</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeAReg_1024RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_AReg_1024(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(AReg_1024)</td></tr>
<tr><th id="141">141</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeAV_32RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_AV_32(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(AV_32)</td></tr>
<tr><th id="142">142</th><td><a class="macro" href="#112" title="static DecodeStatus DecodeAV_64RegisterClass(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeOperand_AV_64(Imm)); }" data-ref="_M/DECODE_OPERAND_REG">DECODE_OPERAND_REG</a>(AV_64)</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20decodeOperand_VSrc16RN4llvm6MCInstEjmPKv" title='decodeOperand_VSrc16' data-type='DecodeStatus decodeOperand_VSrc16(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL20decodeOperand_VSrc16RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20decodeOperand_VSrc16RN4llvm6MCInstEjmPKv">decodeOperand_VSrc16</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="227Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="227Inst" data-ref-filename="227Inst">Inst</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="228Imm" title='Imm' data-type='unsigned int' data-ref="228Imm" data-ref-filename="228Imm">Imm</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="229Addr" title='Addr' data-type='uint64_t' data-ref="229Addr" data-ref-filename="229Addr">Addr</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="230Decoder" title='Decoder' data-type='const void *' data-ref="230Decoder" data-ref-filename="230Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="148">148</th><td>  <em>auto</em> <dfn class="local col1 decl" id="231DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="231DAsm" data-ref-filename="231DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col0 ref" href="#230Decoder" title='Decoder' data-ref="230Decoder" data-ref-filename="230Decoder">Decoder</a>);</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col7 ref" href="#227Inst" title='Inst' data-ref="227Inst" data-ref-filename="227Inst">Inst</a></span>, <a class="local col1 ref" href="#231DAsm" title='DAsm' data-ref="231DAsm" data-ref-filename="231DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej">decodeOperand_VSrc16</a>(<a class="local col8 ref" href="#228Imm" title='Imm' data-ref="228Imm" data-ref-filename="228Imm">Imm</a>));</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22decodeOperand_VSrcV216RN4llvm6MCInstEjmPKv" title='decodeOperand_VSrcV216' data-type='DecodeStatus decodeOperand_VSrcV216(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL22decodeOperand_VSrcV216RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22decodeOperand_VSrcV216RN4llvm6MCInstEjmPKv">decodeOperand_VSrcV216</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="232Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="232Inst" data-ref-filename="232Inst">Inst</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="233Imm" title='Imm' data-type='unsigned int' data-ref="233Imm" data-ref-filename="233Imm">Imm</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="234Addr" title='Addr' data-type='uint64_t' data-ref="234Addr" data-ref-filename="234Addr">Addr</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="235Decoder" title='Decoder' data-type='const void *' data-ref="235Decoder" data-ref-filename="235Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="156">156</th><td>  <em>auto</em> <dfn class="local col6 decl" id="236DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="236DAsm" data-ref-filename="236DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col5 ref" href="#235Decoder" title='Decoder' data-ref="235Decoder" data-ref-filename="235Decoder">Decoder</a>);</td></tr>
<tr><th id="157">157</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col2 ref" href="#232Inst" title='Inst' data-ref="232Inst" data-ref-filename="232Inst">Inst</a></span>, <a class="local col6 ref" href="#236DAsm" title='DAsm' data-ref="236DAsm" data-ref-filename="236DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrcV216' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej">decodeOperand_VSrcV216</a>(<a class="local col3 ref" href="#233Imm" title='Imm' data-ref="233Imm" data-ref-filename="233Imm">Imm</a>));</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL19decodeOperand_VS_16RN4llvm6MCInstEjmPKv" title='decodeOperand_VS_16' data-type='DecodeStatus decodeOperand_VS_16(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL19decodeOperand_VS_16RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19decodeOperand_VS_16RN4llvm6MCInstEjmPKv">decodeOperand_VS_16</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="237Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="237Inst" data-ref-filename="237Inst">Inst</dfn>,</td></tr>
<tr><th id="161">161</th><td>                                        <em>unsigned</em> <dfn class="local col8 decl" id="238Imm" title='Imm' data-type='unsigned int' data-ref="238Imm" data-ref-filename="238Imm">Imm</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="239Addr" title='Addr' data-type='uint64_t' data-ref="239Addr" data-ref-filename="239Addr">Addr</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                        <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="240Decoder" title='Decoder' data-type='const void *' data-ref="240Decoder" data-ref-filename="240Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <em>auto</em> <dfn class="local col1 decl" id="241DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="241DAsm" data-ref-filename="241DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col0 ref" href="#240Decoder" title='Decoder' data-ref="240Decoder" data-ref-filename="240Decoder">Decoder</a>);</td></tr>
<tr><th id="165">165</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col7 ref" href="#237Inst" title='Inst' data-ref="237Inst" data-ref-filename="237Inst">Inst</a></span>, <a class="local col1 ref" href="#241DAsm" title='DAsm' data-ref="241DAsm" data-ref-filename="241DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej">decodeOperand_VSrc16</a>(<a class="local col8 ref" href="#238Imm" title='Imm' data-ref="238Imm" data-ref-filename="238Imm">Imm</a>));</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL19decodeOperand_VS_32RN4llvm6MCInstEjmPKv" title='decodeOperand_VS_32' data-type='DecodeStatus decodeOperand_VS_32(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL19decodeOperand_VS_32RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19decodeOperand_VS_32RN4llvm6MCInstEjmPKv">decodeOperand_VS_32</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="242Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="242Inst" data-ref-filename="242Inst">Inst</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                        <em>unsigned</em> <dfn class="local col3 decl" id="243Imm" title='Imm' data-type='unsigned int' data-ref="243Imm" data-ref-filename="243Imm">Imm</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="244Addr" title='Addr' data-type='uint64_t' data-ref="244Addr" data-ref-filename="244Addr">Addr</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                        <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="245Decoder" title='Decoder' data-type='const void *' data-ref="245Decoder" data-ref-filename="245Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="172">172</th><td>  <em>auto</em> <dfn class="local col6 decl" id="246DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="246DAsm" data-ref-filename="246DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col5 ref" href="#245Decoder" title='Decoder' data-ref="245Decoder" data-ref-filename="245Decoder">Decoder</a>);</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col2 ref" href="#242Inst" title='Inst' data-ref="242Inst" data-ref-filename="242Inst">Inst</a></span>, <a class="local col6 ref" href="#246DAsm" title='DAsm' data-ref="246DAsm" data-ref-filename="246DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_32' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej">decodeOperand_VS_32</a>(<a class="local col3 ref" href="#243Imm" title='Imm' data-ref="243Imm" data-ref-filename="243Imm">Imm</a>));</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22decodeOperand_AReg_128RN4llvm6MCInstEjmPKv" title='decodeOperand_AReg_128' data-type='DecodeStatus decodeOperand_AReg_128(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL22decodeOperand_AReg_128RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22decodeOperand_AReg_128RN4llvm6MCInstEjmPKv">decodeOperand_AReg_128</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="247Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="247Inst" data-ref-filename="247Inst">Inst</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                           <em>unsigned</em> <dfn class="local col8 decl" id="248Imm" title='Imm' data-type='unsigned int' data-ref="248Imm" data-ref-filename="248Imm">Imm</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="249Addr" title='Addr' data-type='uint64_t' data-ref="249Addr" data-ref-filename="249Addr">Addr</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="250Decoder" title='Decoder' data-type='const void *' data-ref="250Decoder" data-ref-filename="250Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="180">180</th><td>  <em>auto</em> <dfn class="local col1 decl" id="251DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="251DAsm" data-ref-filename="251DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col0 ref" href="#250Decoder" title='Decoder' data-ref="250Decoder" data-ref-filename="250Decoder">Decoder</a>);</td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col7 ref" href="#247Inst" title='Inst' data-ref="247Inst" data-ref-filename="247Inst">Inst</a></span>, <a class="local col1 ref" href="#251DAsm" title='DAsm' data-ref="251DAsm" data-ref-filename="251DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>, <a class="local col8 ref" href="#248Imm" title='Imm' data-ref="248Imm" data-ref-filename="248Imm">Imm</a> | <var>512</var>));</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22decodeOperand_AReg_512RN4llvm6MCInstEjmPKv" title='decodeOperand_AReg_512' data-type='DecodeStatus decodeOperand_AReg_512(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL22decodeOperand_AReg_512RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22decodeOperand_AReg_512RN4llvm6MCInstEjmPKv">decodeOperand_AReg_512</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="252Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="252Inst" data-ref-filename="252Inst">Inst</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="253Imm" title='Imm' data-type='unsigned int' data-ref="253Imm" data-ref-filename="253Imm">Imm</dfn>,</td></tr>
<tr><th id="186">186</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="254Addr" title='Addr' data-type='uint64_t' data-ref="254Addr" data-ref-filename="254Addr">Addr</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="255Decoder" title='Decoder' data-type='const void *' data-ref="255Decoder" data-ref-filename="255Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="188">188</th><td>  <em>auto</em> <dfn class="local col6 decl" id="256DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="256DAsm" data-ref-filename="256DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col5 ref" href="#255Decoder" title='Decoder' data-ref="255Decoder" data-ref-filename="255Decoder">Decoder</a>);</td></tr>
<tr><th id="189">189</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col2 ref" href="#252Inst" title='Inst' data-ref="252Inst" data-ref-filename="252Inst">Inst</a></span>, <a class="local col6 ref" href="#256DAsm" title='DAsm' data-ref="256DAsm" data-ref-filename="256DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW512" title='llvm::AMDGPUDisassembler::OPW512' data-ref="llvm::AMDGPUDisassembler::OPW512" data-ref-filename="llvm..AMDGPUDisassembler..OPW512">OPW512</a>, <a class="local col3 ref" href="#253Imm" title='Imm' data-ref="253Imm" data-ref-filename="253Imm">Imm</a> | <var>512</var>));</td></tr>
<tr><th id="190">190</th><td>}</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23decodeOperand_AReg_1024RN4llvm6MCInstEjmPKv" title='decodeOperand_AReg_1024' data-type='DecodeStatus decodeOperand_AReg_1024(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL23decodeOperand_AReg_1024RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23decodeOperand_AReg_1024RN4llvm6MCInstEjmPKv">decodeOperand_AReg_1024</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="257Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="257Inst" data-ref-filename="257Inst">Inst</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                            <em>unsigned</em> <dfn class="local col8 decl" id="258Imm" title='Imm' data-type='unsigned int' data-ref="258Imm" data-ref-filename="258Imm">Imm</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="259Addr" title='Addr' data-type='uint64_t' data-ref="259Addr" data-ref-filename="259Addr">Addr</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="260Decoder" title='Decoder' data-type='const void *' data-ref="260Decoder" data-ref-filename="260Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="196">196</th><td>  <em>auto</em> <dfn class="local col1 decl" id="261DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="261DAsm" data-ref-filename="261DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col0 ref" href="#260Decoder" title='Decoder' data-ref="260Decoder" data-ref-filename="260Decoder">Decoder</a>);</td></tr>
<tr><th id="197">197</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col7 ref" href="#257Inst" title='Inst' data-ref="257Inst" data-ref-filename="257Inst">Inst</a></span>, <a class="local col1 ref" href="#261DAsm" title='DAsm' data-ref="261DAsm" data-ref-filename="261DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW1024" title='llvm::AMDGPUDisassembler::OPW1024' data-ref="llvm::AMDGPUDisassembler::OPW1024" data-ref-filename="llvm..AMDGPUDisassembler..OPW1024">OPW1024</a>, <a class="local col8 ref" href="#258Imm" title='Imm' data-ref="258Imm" data-ref-filename="258Imm">Imm</a> | <var>512</var>));</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL21decodeOperand_SReg_32RN4llvm6MCInstEjmPKv" title='decodeOperand_SReg_32' data-type='DecodeStatus decodeOperand_SReg_32(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL21decodeOperand_SReg_32RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL21decodeOperand_SReg_32RN4llvm6MCInstEjmPKv">decodeOperand_SReg_32</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="262Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="262Inst" data-ref-filename="262Inst">Inst</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                          <em>unsigned</em> <dfn class="local col3 decl" id="263Imm" title='Imm' data-type='unsigned int' data-ref="263Imm" data-ref-filename="263Imm">Imm</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="264Addr" title='Addr' data-type='uint64_t' data-ref="264Addr" data-ref-filename="264Addr">Addr</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="265Decoder" title='Decoder' data-type='const void *' data-ref="265Decoder" data-ref-filename="265Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="204">204</th><td>  <em>auto</em> <dfn class="local col6 decl" id="266DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="266DAsm" data-ref-filename="266DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col5 ref" href="#265Decoder" title='Decoder' data-ref="265Decoder" data-ref-filename="265Decoder">Decoder</a>);</td></tr>
<tr><th id="205">205</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col2 ref" href="#262Inst" title='Inst' data-ref="262Inst" data-ref-filename="262Inst">Inst</a></span>, <a class="local col6 ref" href="#266DAsm" title='DAsm' data-ref="266DAsm" data-ref-filename="266DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<a class="local col3 ref" href="#263Imm" title='Imm' data-ref="263Imm" data-ref-filename="263Imm">Imm</a>));</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL21decodeOperand_VGPR_32RN4llvm6MCInstEjmPKv" title='decodeOperand_VGPR_32' data-type='DecodeStatus decodeOperand_VGPR_32(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL21decodeOperand_VGPR_32RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL21decodeOperand_VGPR_32RN4llvm6MCInstEjmPKv">decodeOperand_VGPR_32</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="267Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="267Inst" data-ref-filename="267Inst">Inst</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="268Imm" title='Imm' data-type='unsigned int' data-ref="268Imm" data-ref-filename="268Imm">Imm</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="269Addr" title='Addr' data-type='uint64_t' data-ref="269Addr" data-ref-filename="269Addr">Addr</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="270Decoder" title='Decoder' data-type='const void *' data-ref="270Decoder" data-ref-filename="270Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="212">212</th><td>  <em>auto</em> <dfn class="local col1 decl" id="271DAsm" title='DAsm' data-type='const llvm::AMDGPUDisassembler *' data-ref="271DAsm" data-ref-filename="271DAsm">DAsm</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>*&gt;(<a class="local col0 ref" href="#270Decoder" title='Decoder' data-ref="270Decoder" data-ref-filename="270Decoder">Decoder</a>);</td></tr>
<tr><th id="213">213</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col7 ref" href="#267Inst" title='Inst' data-ref="267Inst" data-ref-filename="267Inst">Inst</a></span>, <a class="local col1 ref" href="#271DAsm" title='DAsm' data-ref="271DAsm" data-ref-filename="271DAsm">DAsm</a>-&gt;<a class="ref fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>, <a class="local col8 ref" href="#268Imm" title='Imm' data-ref="268Imm" data-ref-filename="268Imm">Imm</a>));</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/DECODE_SDWA" data-ref="_M/DECODE_SDWA">DECODE_SDWA</dfn>(DecName) \</u></td></tr>
<tr><th id="217">217</th><td><u>DECODE_OPERAND(decodeSDWA##DecName, decodeSDWA##DecName)</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><a class="macro" href="#216" title="static DecodeStatus decodeSDWASrc32(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeSDWASrc32(Imm)); }" data-ref="_M/DECODE_SDWA">DECODE_SDWA</a>(Src32)</td></tr>
<tr><th id="220">220</th><td><a class="macro" href="#216" title="static DecodeStatus decodeSDWASrc16(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeSDWASrc16(Imm)); }" data-ref="_M/DECODE_SDWA">DECODE_SDWA</a>(Src16)</td></tr>
<tr><th id="221">221</th><td><a class="macro" href="#216" title="static DecodeStatus decodeSDWAVopcDst(MCInst &amp;Inst, unsigned Imm, uint64_t , const void *Decoder) { auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); return addOperand(Inst, DAsm-&gt;decodeSDWAVopcDst(Imm)); }" data-ref="_M/DECODE_SDWA">DECODE_SDWA</a>(VopcDst)</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#include <a href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html">"AMDGPUGenDisassemblerTables.inc"</a></u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i  data-doc="_ZL8eatBytesRN4llvm8ArrayRefIhEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="226">226</th><td><i  data-doc="_ZL8eatBytesRN4llvm8ArrayRefIhEE">//</i></td></tr>
<tr><th id="227">227</th><td><i  data-doc="_ZL8eatBytesRN4llvm8ArrayRefIhEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><b>template</b> &lt;<b>typename</b> T&gt; <em>static</em> <b>inline</b> T <dfn class="tu decl def fn" id="_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-type='T eatBytes(ArrayRef&lt;uint8_t&gt; &amp; Bytes)' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE" data-ref-filename="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</dfn>(<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt;&amp; <dfn class="local col4 decl" id="344Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt; &amp;' data-ref="344Bytes" data-ref-filename="344Bytes">Bytes</dfn>) {</td></tr>
<tr><th id="230">230</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Bytes.size() &gt;= <b>sizeof</b>(T));</td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <em>auto</em> <dfn class="local col5 decl" id="345Res" title='Res' data-type='const auto' data-ref="345Res" data-ref-filename="345Res">Res</dfn> = <span class="namespace">support::endian::</span>read&lt;T, <span class="namespace">support::</span><a class="type" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness" title='llvm::support::endianness' data-ref="llvm::support::endianness" data-ref-filename="llvm..support..endianness">endianness</a>::<a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::little" title='llvm::support::little' data-ref="llvm::support::little" data-ref-filename="llvm..support..little">little</a>&gt;(<a class="local col4 ref" href="#344Bytes" title='Bytes' data-ref="344Bytes" data-ref-filename="344Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv" data-ref-filename="_ZNK4llvm8ArrayRef4dataEv">data</a>());</td></tr>
<tr><th id="232">232</th><td>  <a class="local col4 ref" href="#344Bytes" title='Bytes' data-ref="344Bytes" data-ref-filename="344Bytes">Bytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="local col4 ref" href="#344Bytes" title='Bytes' data-ref="344Bytes" data-ref-filename="344Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm" data-ref-filename="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<b>sizeof</b>(T));</td></tr>
<tr><th id="233">233</th><td>  <b>return</b> <a class="local col5 ref" href="#345Res" title='Res' data-ref="345Res" data-ref-filename="345Res">Res</a>;</td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</dfn>(<em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>* <dfn class="local col6 decl" id="346Table" title='Table' data-type='const uint8_t *' data-ref="346Table" data-ref-filename="346Table">Table</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                               <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="347MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="347MI" data-ref-filename="347MI">MI</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="348Inst" title='Inst' data-type='uint64_t' data-ref="348Inst" data-ref-filename="348Inst">Inst</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="349Address" title='Address' data-type='uint64_t' data-ref="349Address" data-ref-filename="349Address">Address</dfn>) <em>const</em> {</td></tr>
<tr><th id="240">240</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == <var>0</var>);</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() == <var>0</var>);</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col0 decl" id="350TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="350TmpInst" data-ref-filename="350TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="243">243</th><td>  <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral" data-ref-filename="llvm..AMDGPUDisassembler..HasLiteral">HasLiteral</a> = <b>false</b>;</td></tr>
<tr><th id="244">244</th><td>  <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="351SavedBytes" title='SavedBytes' data-type='const llvm::ArrayRef&lt;unsigned char&gt;' data-ref="351SavedBytes" data-ref-filename="351SavedBytes">SavedBytes</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>;</td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (<a class="ref fn" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" title='llvm::decodeInstruction' data-ref="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE">decodeInstruction</a>(<a class="local col6 ref" href="#346Table" title='Table' data-ref="346Table" data-ref-filename="346Table">Table</a>, <span class='refarg'><a class="local col0 ref" href="#350TmpInst" title='TmpInst' data-ref="350TmpInst" data-ref-filename="350TmpInst">TmpInst</a></span>, <a class="local col8 ref" href="#348Inst" title='Inst' data-ref="348Inst" data-ref-filename="348Inst">Inst</a>, <a class="local col9 ref" href="#349Address" title='Address' data-ref="349Address" data-ref-filename="349Address">Address</a>, <b>this</b>, <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>)) {</td></tr>
<tr><th id="246">246</th><td>    <a class="local col7 ref" href="#347MI" title='MI' data-ref="347MI" data-ref-filename="347MI">MI</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSERKS0_" data-ref-filename="_ZN4llvm6MCInstaSERKS0_">=</a> <a class="local col0 ref" href="#350TmpInst" title='TmpInst' data-ref="350TmpInst" data-ref-filename="350TmpInst">TmpInst</a>;</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td>  <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEaSERKS1_">=</a> <a class="local col1 ref" href="#351SavedBytes" title='SavedBytes' data-ref="351SavedBytes" data-ref-filename="351SavedBytes">SavedBytes</a>;</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11isValidDPP8RKN4llvm6MCInstE" title='isValidDPP8' data-type='bool isValidDPP8(const llvm::MCInst &amp; MI)' data-ref="_ZL11isValidDPP8RKN4llvm6MCInstE" data-ref-filename="_ZL11isValidDPP8RKN4llvm6MCInstE">isValidDPP8</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="352MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="352MI" data-ref-filename="352MI">MI</dfn>) {</td></tr>
<tr><th id="254">254</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">llvm::AMDGPU::DPP</span>;</td></tr>
<tr><th id="255">255</th><td>  <em>int</em> <dfn class="local col3 decl" id="353FiIdx" title='FiIdx' data-type='int' data-ref="353FiIdx" data-ref-filename="353FiIdx">FiIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col2 ref" href="#352MI" title='MI' data-ref="352MI" data-ref-filename="352MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::fi" title='llvm::AMDGPU::OpName::fi' data-ref="llvm::AMDGPU::OpName::fi" data-ref-filename="llvm..AMDGPU..OpName..fi">fi</a>);</td></tr>
<tr><th id="256">256</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FiIdx != -<var>1</var>);</td></tr>
<tr><th id="257">257</th><td>  <b>if</b> ((<em>unsigned</em>)<a class="local col3 ref" href="#353FiIdx" title='FiIdx' data-ref="353FiIdx" data-ref-filename="353FiIdx">FiIdx</a> &gt;= <a class="local col2 ref" href="#352MI" title='MI' data-ref="352MI" data-ref-filename="352MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="259">259</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="354Fi" title='Fi' data-type='unsigned int' data-ref="354Fi" data-ref-filename="354Fi">Fi</dfn> = <a class="local col2 ref" href="#352MI" title='MI' data-ref="352MI" data-ref-filename="352MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#353FiIdx" title='FiIdx' data-ref="353FiIdx" data-ref-filename="353FiIdx">FiIdx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="260">260</th><td>  <b>return</b> <a class="local col4 ref" href="#354Fi" title='Fi' data-ref="354Fi" data-ref-filename="354Fi">Fi</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::DPP::DPP8_FI_0" title='llvm::AMDGPU::DPP::DPP8_FI_0' data-ref="llvm::AMDGPU::DPP::DPP8_FI_0" data-ref-filename="llvm..AMDGPU..DPP..DPP8_FI_0">DPP8_FI_0</a> || <a class="local col4 ref" href="#354Fi" title='Fi' data-ref="354Fi" data-ref-filename="354Fi">Fi</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::DPP::DPP8_FI_1" title='llvm::AMDGPU::DPP::DPP8_FI_1' data-ref="llvm::AMDGPU::DPP::DPP8_FI_1" data-ref-filename="llvm..AMDGPU..DPP..DPP8_FI_1">DPP8_FI_1</a>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" title='llvm::AMDGPUDisassembler::getInstruction' data-ref="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE">getInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="355MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="355MI" data-ref-filename="355MI">MI</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col6 decl" id="356Size" title='Size' data-type='uint64_t &amp;' data-ref="356Size" data-ref-filename="356Size">Size</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                                <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col7 decl" id="357Bytes_" title='Bytes_' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="357Bytes_" data-ref-filename="357Bytes_">Bytes_</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="358Address" title='Address' data-type='uint64_t' data-ref="358Address" data-ref-filename="358Address">Address</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                                <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="359CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="359CS" data-ref-filename="359CS">CS</dfn>) <em>const</em> {</td></tr>
<tr><th id="267">267</th><td>  <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream" data-ref-filename="llvm..MCDisassembler..CommentStream">CommentStream</a> = &amp;<a class="local col9 ref" href="#359CS" title='CS' data-ref="359CS" data-ref-filename="359CS">CS</a>;</td></tr>
<tr><th id="268">268</th><td>  <em>bool</em> <dfn class="local col0 decl" id="360IsSDWA" title='IsSDWA' data-type='bool' data-ref="360IsSDWA" data-ref-filename="360IsSDWA">IsSDWA</dfn> = <b>false</b>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="361MaxInstBytesNum" title='MaxInstBytesNum' data-type='unsigned int' data-ref="361MaxInstBytesNum" data-ref-filename="361MaxInstBytesNum">MaxInstBytesNum</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>((<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span>)<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::TargetMaxInstBytes" title='llvm::AMDGPUDisassembler::TargetMaxInstBytes' data-ref="llvm::AMDGPUDisassembler::TargetMaxInstBytes" data-ref-filename="llvm..AMDGPUDisassembler..TargetMaxInstBytes">TargetMaxInstBytes</a>, <a class="local col7 ref" href="#357Bytes_" title='Bytes_' data-ref="357Bytes_" data-ref-filename="357Bytes_">Bytes_</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>());</td></tr>
<tr><th id="271">271</th><td>  <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="local col7 ref" href="#357Bytes_" title='Bytes_' data-ref="357Bytes_" data-ref-filename="357Bytes_">Bytes_</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEmm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEmm" data-ref-filename="_ZNK4llvm8ArrayRef5sliceEmm">slice</a>(<var>0</var>, <a class="local col1 ref" href="#361MaxInstBytesNum" title='MaxInstBytesNum' data-ref="361MaxInstBytesNum" data-ref-filename="361MaxInstBytesNum">MaxInstBytesNum</a>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <dfn class="local col2 decl" id="362Res" title='Res' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="362Res" data-ref-filename="362Res">Res</dfn> = <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="274">274</th><td>  <b>do</b> {</td></tr>
<tr><th id="275">275</th><td>    <i>// ToDo: better to switch encoding length using some bit predicate</i></td></tr>
<tr><th id="276">276</th><td><i>    // but it is unknown yet, so try all we can</i></td></tr>
<tr><th id="277">277</th><td><i></i></td></tr>
<tr><th id="278">278</th><td><i>    // Try to decode DPP and SDWA first to solve conflict with VOP1 and VOP2</i></td></tr>
<tr><th id="279">279</th><td><i>    // encodings</i></td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &gt;= <var>8</var>) {</td></tr>
<tr><th id="281">281</th><td>      <em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="363QW" title='QW' data-type='const uint64_t' data-ref="363QW" data-ref-filename="363QW">QW</dfn> = <a class="tu ref fn" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE" data-ref-filename="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;(<span class='refarg'><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a></span>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>      <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10_BEncoding" title='llvm::AMDGPU::FeatureGFX10_BEncoding' data-ref="llvm::AMDGPU::FeatureGFX10_BEncoding" data-ref-filename="llvm..AMDGPU..FeatureGFX10_BEncoding">FeatureGFX10_BEncoding</a>]</a>) {</td></tr>
<tr><th id="284">284</th><td>        <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX10_B64" title='llvm::DecoderTableGFX10_B64' data-ref="llvm::DecoderTableGFX10_B64" data-ref-filename="llvm..DecoderTableGFX10_B64">DecoderTableGFX10_B64</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="285">285</th><td>        <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) {</td></tr>
<tr><th id="286">286</th><td>          <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dpp8" title='llvm::AMDGPU::OpName::dpp8' data-ref="llvm::AMDGPU::OpName::dpp8" data-ref-filename="llvm..AMDGPU..OpName..dpp8">dpp8</a>)</td></tr>
<tr><th id="287">287</th><td>              == -<var>1</var>)</td></tr>
<tr><th id="288">288</th><td>            <b>break</b>;</td></tr>
<tr><th id="289">289</th><td>          <b>if</b> (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertDPP8Inst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE">convertDPP8Inst</a>(<span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>) == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>)</td></tr>
<tr><th id="290">290</th><td>            <b>break</b>;</td></tr>
<tr><th id="291">291</th><td>          <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>); <i>// clear</i></td></tr>
<tr><th id="292">292</th><td>        }</td></tr>
<tr><th id="293">293</th><td>      }</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>      <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableDPP864" title='llvm::DecoderTableDPP864' data-ref="llvm::DecoderTableDPP864" data-ref-filename="llvm..DecoderTableDPP864">DecoderTableDPP864</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="296">296</th><td>      <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> &amp;&amp; <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertDPP8Inst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE">convertDPP8Inst</a>(<span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>) == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>)</td></tr>
<tr><th id="297">297</th><td>        <b>break</b>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>      <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::operator=' data-ref="_ZN4llvm6MCInstaSEOS0_" data-ref-filename="_ZN4llvm6MCInstaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a><a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev" data-ref-filename="_ZN4llvm6MCInstC1Ev">(</a>); <i>// clear</i></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>      <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableDPP64" title='llvm::DecoderTableDPP64' data-ref="llvm::DecoderTableDPP64" data-ref-filename="llvm..DecoderTableDPP64">DecoderTableDPP64</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="302">302</th><td>      <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>      <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableSDWA64" title='llvm::DecoderTableSDWA64' data-ref="llvm::DecoderTableSDWA64" data-ref-filename="llvm..DecoderTableSDWA64">DecoderTableSDWA64</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) { <a class="local col0 ref" href="#360IsSDWA" title='IsSDWA' data-ref="360IsSDWA" data-ref-filename="360IsSDWA">IsSDWA</a> = <b>true</b>;  <b>break</b>; }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>      <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableSDWA964" title='llvm::DecoderTableSDWA964' data-ref="llvm::DecoderTableSDWA964" data-ref-filename="llvm..DecoderTableSDWA964">DecoderTableSDWA964</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="308">308</th><td>      <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) { <a class="local col0 ref" href="#360IsSDWA" title='IsSDWA' data-ref="360IsSDWA" data-ref-filename="360IsSDWA">IsSDWA</a> = <b>true</b>;  <b>break</b>; }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>      <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableSDWA1064" title='llvm::DecoderTableSDWA1064' data-ref="llvm::DecoderTableSDWA1064" data-ref-filename="llvm..DecoderTableSDWA1064">DecoderTableSDWA1064</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="311">311</th><td>      <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) { <a class="local col0 ref" href="#360IsSDWA" title='IsSDWA' data-ref="360IsSDWA" data-ref-filename="360IsSDWA">IsSDWA</a> = <b>true</b>;  <b>break</b>; }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>      <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureUnpackedD16VMem" title='llvm::AMDGPU::FeatureUnpackedD16VMem' data-ref="llvm::AMDGPU::FeatureUnpackedD16VMem" data-ref-filename="llvm..AMDGPU..FeatureUnpackedD16VMem">FeatureUnpackedD16VMem</a>]</a>) {</td></tr>
<tr><th id="314">314</th><td>        <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX80_UNPACKED64" title='llvm::DecoderTableGFX80_UNPACKED64' data-ref="llvm::DecoderTableGFX80_UNPACKED64" data-ref-filename="llvm..DecoderTableGFX80_UNPACKED64">DecoderTableGFX80_UNPACKED64</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="315">315</th><td>        <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>)</td></tr>
<tr><th id="316">316</th><td>          <b>break</b>;</td></tr>
<tr><th id="317">317</th><td>      }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>      <i>// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</i></td></tr>
<tr><th id="320">320</th><td><i>      // v_mad_mixhi_f16 for FMA variants. Try to decode using this special</i></td></tr>
<tr><th id="321">321</th><td><i>      // table first so we print the correct name.</i></td></tr>
<tr><th id="322">322</th><td>      <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureFmaMixInsts" title='llvm::AMDGPU::FeatureFmaMixInsts' data-ref="llvm::AMDGPU::FeatureFmaMixInsts" data-ref-filename="llvm..AMDGPU..FeatureFmaMixInsts">FeatureFmaMixInsts</a>]</a>) {</td></tr>
<tr><th id="323">323</th><td>        <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX9_DL64" title='llvm::DecoderTableGFX9_DL64' data-ref="llvm::DecoderTableGFX9_DL64" data-ref-filename="llvm..DecoderTableGFX9_DL64">DecoderTableGFX9_DL64</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col3 ref" href="#363QW" title='QW' data-ref="363QW" data-ref-filename="363QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="324">324</th><td>        <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>)</td></tr>
<tr><th id="325">325</th><td>          <b>break</b>;</td></tr>
<tr><th id="326">326</th><td>      }</td></tr>
<tr><th id="327">327</th><td>    }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <i>// Reinitialize Bytes as DPP64 could have eaten too much</i></td></tr>
<tr><th id="330">330</th><td>    <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="local col7 ref" href="#357Bytes_" title='Bytes_' data-ref="357Bytes_" data-ref-filename="357Bytes_">Bytes_</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEmm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEmm" data-ref-filename="_ZNK4llvm8ArrayRef5sliceEmm">slice</a>(<var>0</var>, <a class="local col1 ref" href="#361MaxInstBytesNum" title='MaxInstBytesNum' data-ref="361MaxInstBytesNum" data-ref-filename="361MaxInstBytesNum">MaxInstBytesNum</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <i>// Try decode 32-bit instruction</i></td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) <b>break</b>;</td></tr>
<tr><th id="334">334</th><td>    <em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="364DW" title='DW' data-type='const uint32_t' data-ref="364DW" data-ref-filename="364DW">DW</dfn> = <a class="tu ref fn" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE" data-ref-filename="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a></span>);</td></tr>
<tr><th id="335">335</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX832" title='llvm::DecoderTableGFX832' data-ref="llvm::DecoderTableGFX832" data-ref-filename="llvm..DecoderTableGFX832">DecoderTableGFX832</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col4 ref" href="#364DW" title='DW' data-ref="364DW" data-ref-filename="364DW">DW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="336">336</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableAMDGPU32" title='llvm::DecoderTableAMDGPU32' data-ref="llvm::DecoderTableAMDGPU32" data-ref-filename="llvm..DecoderTableAMDGPU32">DecoderTableAMDGPU32</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col4 ref" href="#364DW" title='DW' data-ref="364DW" data-ref-filename="364DW">DW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX932" title='llvm::DecoderTableGFX932' data-ref="llvm::DecoderTableGFX932" data-ref-filename="llvm..DecoderTableGFX932">DecoderTableGFX932</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col4 ref" href="#364DW" title='DW' data-ref="364DW" data-ref-filename="364DW">DW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="342">342</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>    <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10_BEncoding" title='llvm::AMDGPU::FeatureGFX10_BEncoding' data-ref="llvm::AMDGPU::FeatureGFX10_BEncoding" data-ref-filename="llvm..AMDGPU..FeatureGFX10_BEncoding">FeatureGFX10_BEncoding</a>]</a>) {</td></tr>
<tr><th id="345">345</th><td>      <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX10_B32" title='llvm::DecoderTableGFX10_B32' data-ref="llvm::DecoderTableGFX10_B32" data-ref-filename="llvm..DecoderTableGFX10_B32">DecoderTableGFX10_B32</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col4 ref" href="#364DW" title='DW' data-ref="364DW" data-ref-filename="364DW">DW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="346">346</th><td>      <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="347">347</th><td>    }</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX1032" title='llvm::DecoderTableGFX1032' data-ref="llvm::DecoderTableGFX1032" data-ref-filename="llvm..DecoderTableGFX1032">DecoderTableGFX1032</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col4 ref" href="#364DW" title='DW' data-ref="364DW" data-ref-filename="364DW">DW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="350">350</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <b>if</b> (<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) <b>break</b>;</td></tr>
<tr><th id="353">353</th><td>    <em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="365QW" title='QW' data-type='const uint64_t' data-ref="365QW" data-ref-filename="365QW">QW</dfn> = ((<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="tu ref fn" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE" data-ref-filename="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a></span>) &lt;&lt; <var>32</var>) | <a class="local col4 ref" href="#364DW" title='DW' data-ref="364DW" data-ref-filename="364DW">DW</a>;</td></tr>
<tr><th id="354">354</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX864" title='llvm::DecoderTableGFX864' data-ref="llvm::DecoderTableGFX864" data-ref-filename="llvm..DecoderTableGFX864">DecoderTableGFX864</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col5 ref" href="#365QW" title='QW' data-ref="365QW" data-ref-filename="365QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="355">355</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableAMDGPU64" title='llvm::DecoderTableAMDGPU64' data-ref="llvm::DecoderTableAMDGPU64" data-ref-filename="llvm..DecoderTableAMDGPU64">DecoderTableAMDGPU64</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col5 ref" href="#365QW" title='QW' data-ref="365QW" data-ref-filename="365QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX964" title='llvm::DecoderTableGFX964' data-ref="llvm::DecoderTableGFX964" data-ref-filename="llvm..DecoderTableGFX964">DecoderTableGFX964</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col5 ref" href="#365QW" title='QW' data-ref="365QW" data-ref-filename="365QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>) <b>break</b>;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc.html#llvm::DecoderTableGFX1064" title='llvm::DecoderTableGFX1064' data-ref="llvm::DecoderTableGFX1064" data-ref-filename="llvm..DecoderTableGFX1064">DecoderTableGFX1064</a>, <span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="local col5 ref" href="#365QW" title='QW' data-ref="365QW" data-ref-filename="365QW">QW</a>, <a class="local col8 ref" href="#358Address" title='Address' data-ref="358Address" data-ref-filename="358Address">Address</a>);</td></tr>
<tr><th id="364">364</th><td>  } <b>while</b> (<b>false</b>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> &amp;&amp; (<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64_vi" title='llvm::AMDGPU::V_MAC_F32_e64_vi' data-ref="llvm::AMDGPU::V_MAC_F32_e64_vi" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64_vi">V_MAC_F32_e64_vi</a> ||</td></tr>
<tr><th id="367">367</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64_gfx6_gfx7" title='llvm::AMDGPU::V_MAC_F32_e64_gfx6_gfx7' data-ref="llvm::AMDGPU::V_MAC_F32_e64_gfx6_gfx7" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64_gfx6_gfx7">V_MAC_F32_e64_gfx6_gfx7</a> ||</td></tr>
<tr><th id="368">368</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F32_e64_gfx10" title='llvm::AMDGPU::V_MAC_F32_e64_gfx10' data-ref="llvm::AMDGPU::V_MAC_F32_e64_gfx10" data-ref-filename="llvm..AMDGPU..V_MAC_F32_e64_gfx10">V_MAC_F32_e64_gfx10</a> ||</td></tr>
<tr><th id="369">369</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_LEGACY_F32_e64_gfx6_gfx7" title='llvm::AMDGPU::V_MAC_LEGACY_F32_e64_gfx6_gfx7' data-ref="llvm::AMDGPU::V_MAC_LEGACY_F32_e64_gfx6_gfx7" data-ref-filename="llvm..AMDGPU..V_MAC_LEGACY_F32_e64_gfx6_gfx7">V_MAC_LEGACY_F32_e64_gfx6_gfx7</a> ||</td></tr>
<tr><th id="370">370</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_LEGACY_F32_e64_gfx10" title='llvm::AMDGPU::V_MAC_LEGACY_F32_e64_gfx10' data-ref="llvm::AMDGPU::V_MAC_LEGACY_F32_e64_gfx10" data-ref-filename="llvm..AMDGPU..V_MAC_LEGACY_F32_e64_gfx10">V_MAC_LEGACY_F32_e64_gfx10</a> ||</td></tr>
<tr><th id="371">371</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAC_F16_e64_vi" title='llvm::AMDGPU::V_MAC_F16_e64_vi' data-ref="llvm::AMDGPU::V_MAC_F16_e64_vi" data-ref-filename="llvm..AMDGPU..V_MAC_F16_e64_vi">V_MAC_F16_e64_vi</a> ||</td></tr>
<tr><th id="372">372</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64_vi" title='llvm::AMDGPU::V_FMAC_F32_e64_vi' data-ref="llvm::AMDGPU::V_FMAC_F32_e64_vi" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64_vi">V_FMAC_F32_e64_vi</a> ||</td></tr>
<tr><th id="373">373</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F32_e64_gfx10" title='llvm::AMDGPU::V_FMAC_F32_e64_gfx10' data-ref="llvm::AMDGPU::V_FMAC_F32_e64_gfx10" data-ref-filename="llvm..AMDGPU..V_FMAC_F32_e64_gfx10">V_FMAC_F32_e64_gfx10</a> ||</td></tr>
<tr><th id="374">374</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_LEGACY_F32_e64_gfx10" title='llvm::AMDGPU::V_FMAC_LEGACY_F32_e64_gfx10' data-ref="llvm::AMDGPU::V_FMAC_LEGACY_F32_e64_gfx10" data-ref-filename="llvm..AMDGPU..V_FMAC_LEGACY_F32_e64_gfx10">V_FMAC_LEGACY_F32_e64_gfx10</a> ||</td></tr>
<tr><th id="375">375</th><td>              <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_FMAC_F16_e64_gfx10" title='llvm::AMDGPU::V_FMAC_F16_e64_gfx10' data-ref="llvm::AMDGPU::V_FMAC_F16_e64_gfx10" data-ref-filename="llvm..AMDGPU..V_FMAC_F16_e64_gfx10">V_FMAC_F16_e64_gfx10</a>)) {</td></tr>
<tr><th id="376">376</th><td>    <i>// Insert dummy unused src2_modifiers.</i></td></tr>
<tr><th id="377">377</th><td>    <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>),</td></tr>
<tr><th id="378">378</th><td>                         <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2_modifiers" title='llvm::AMDGPU::OpName::src2_modifiers' data-ref="llvm::AMDGPU::OpName::src2_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src2_modifiers">src2_modifiers</a>);</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> &amp;&amp; (<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp;</td></tr>
<tr><th id="382">382</th><td>                        (<span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::MUBUF" title='llvm::SIInstrFlags::MUBUF' data-ref="llvm::SIInstrFlags::MUBUF" data-ref-filename="llvm..SIInstrFlags..MUBUF">MUBUF</a> | <span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::FLAT" title='llvm::SIInstrFlags::FLAT' data-ref="llvm::SIInstrFlags::FLAT" data-ref-filename="llvm..SIInstrFlags..FLAT">FLAT</a>)) &amp;&amp;</td></tr>
<tr><th id="383">383</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::glc1" title='llvm::AMDGPU::OpName::glc1' data-ref="llvm::AMDGPU::OpName::glc1" data-ref-filename="llvm..AMDGPU..OpName..glc1">glc1</a>) != -<var>1</var>) {</td></tr>
<tr><th id="384">384</th><td>    <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>1</var>), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::glc1" title='llvm::AMDGPU::OpName::glc1' data-ref="llvm::AMDGPU::OpName::glc1" data-ref-filename="llvm..AMDGPU..OpName..glc1">glc1</a>);</td></tr>
<tr><th id="385">385</th><td>  }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> &amp;&amp; (<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::MIMG" title='llvm::SIInstrFlags::MIMG' data-ref="llvm::SIInstrFlags::MIMG" data-ref-filename="llvm..SIInstrFlags..MIMG">MIMG</a>)) {</td></tr>
<tr><th id="388">388</th><td>    <em>int</em> <dfn class="local col6 decl" id="366VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="366VAddr0Idx" data-ref-filename="366VAddr0Idx">VAddr0Idx</dfn> =</td></tr>
<tr><th id="389">389</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr0" title='llvm::AMDGPU::OpName::vaddr0' data-ref="llvm::AMDGPU::OpName::vaddr0" data-ref-filename="llvm..AMDGPU..OpName..vaddr0">vaddr0</a>);</td></tr>
<tr><th id="390">390</th><td>    <em>int</em> <dfn class="local col7 decl" id="367RsrcIdx" title='RsrcIdx' data-type='int' data-ref="367RsrcIdx" data-ref-filename="367RsrcIdx">RsrcIdx</dfn> =</td></tr>
<tr><th id="391">391</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::srsrc" title='llvm::AMDGPU::OpName::srsrc' data-ref="llvm::AMDGPU::OpName::srsrc" data-ref-filename="llvm..AMDGPU..OpName..srsrc">srsrc</a>);</td></tr>
<tr><th id="392">392</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="368NSAArgs" title='NSAArgs' data-type='unsigned int' data-ref="368NSAArgs" data-ref-filename="368NSAArgs">NSAArgs</dfn> = <a class="local col7 ref" href="#367RsrcIdx" title='RsrcIdx' data-ref="367RsrcIdx" data-ref-filename="367RsrcIdx">RsrcIdx</a> - <a class="local col6 ref" href="#366VAddr0Idx" title='VAddr0Idx' data-ref="366VAddr0Idx" data-ref-filename="366VAddr0Idx">VAddr0Idx</a> - <var>1</var>;</td></tr>
<tr><th id="393">393</th><td>    <b>if</b> (<a class="local col6 ref" href="#366VAddr0Idx" title='VAddr0Idx' data-ref="366VAddr0Idx" data-ref-filename="366VAddr0Idx">VAddr0Idx</a> &gt;= <var>0</var> &amp;&amp; <a class="local col8 ref" href="#368NSAArgs" title='NSAArgs' data-ref="368NSAArgs" data-ref-filename="368NSAArgs">NSAArgs</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="394">394</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="369NSAWords" title='NSAWords' data-type='unsigned int' data-ref="369NSAWords" data-ref-filename="369NSAWords">NSAWords</dfn> = (<a class="local col8 ref" href="#368NSAArgs" title='NSAArgs' data-ref="368NSAArgs" data-ref-filename="368NSAArgs">NSAArgs</a> + <var>3</var>) / <var>4</var>;</td></tr>
<tr><th id="395">395</th><td>      <b>if</b> (<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var> * <a class="local col9 ref" href="#369NSAWords" title='NSAWords' data-ref="369NSAWords" data-ref-filename="369NSAWords">NSAWords</a>) {</td></tr>
<tr><th id="396">396</th><td>        <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="397">397</th><td>      } <b>else</b> {</td></tr>
<tr><th id="398">398</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="370i" title='i' data-type='unsigned int' data-ref="370i" data-ref-filename="370i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#370i" title='i' data-ref="370i" data-ref-filename="370i">i</a> &lt; <a class="local col8 ref" href="#368NSAArgs" title='NSAArgs' data-ref="368NSAArgs" data-ref-filename="368NSAArgs">NSAArgs</a>; ++<a class="local col0 ref" href="#370i" title='i' data-ref="370i" data-ref-filename="370i">i</a>) {</td></tr>
<tr><th id="399">399</th><td>          <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" title='llvm::MCInst::insert' data-ref="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" data-ref-filename="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_">insert</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv" data-ref-filename="_ZN4llvm6MCInst5beginEv">begin</a>() + <a class="local col6 ref" href="#366VAddr0Idx" title='VAddr0Idx' data-ref="366VAddr0Idx" data-ref-filename="366VAddr0Idx">VAddr0Idx</a> + <var>1</var> + <a class="local col0 ref" href="#370i" title='i' data-ref="370i" data-ref-filename="370i">i</a>,</td></tr>
<tr><th id="400">400</th><td>                    <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej">decodeOperand_VGPR_32</a>(<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#370i" title='i' data-ref="370i" data-ref-filename="370i">i</a>]</a>));</td></tr>
<tr><th id="401">401</th><td>        }</td></tr>
<tr><th id="402">402</th><td>        <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEaSEOS1_">=</a> <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm" data-ref-filename="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<var>4</var> * <a class="local col9 ref" href="#369NSAWords" title='NSAWords' data-ref="369NSAWords" data-ref-filename="369NSAWords">NSAWords</a>);</td></tr>
<tr><th id="403">403</th><td>      }</td></tr>
<tr><th id="404">404</th><td>    }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>)</td></tr>
<tr><th id="407">407</th><td>      <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertMIMGInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE">convertMIMGInst</a>(<span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>);</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (<a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> &amp;&amp; <a class="local col0 ref" href="#360IsSDWA" title='IsSDWA' data-ref="360IsSDWA" data-ref-filename="360IsSDWA">IsSDWA</a>)</td></tr>
<tr><th id="411">411</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertSDWAInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE">convertSDWAInst</a>(<span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>);</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <em>int</em> <dfn class="local col1 decl" id="371VDstIn_Idx" title='VDstIn_Idx' data-type='int' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="414">414</th><td>                                              <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst_in" title='llvm::AMDGPU::OpName::vdst_in' data-ref="llvm::AMDGPU::OpName::vdst_in" data-ref-filename="llvm..AMDGPU..OpName..vdst_in">vdst_in</a>);</td></tr>
<tr><th id="415">415</th><td>  <b>if</b> (<a class="local col1 ref" href="#371VDstIn_Idx" title='VDstIn_Idx' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="416">416</th><td>    <em>int</em> <dfn class="local col2 decl" id="372Tied" title='Tied' data-type='int' data-ref="372Tied" data-ref-filename="372Tied">Tied</dfn> = <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col1 ref" href="#371VDstIn_Idx" title='VDstIn_Idx' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</a>,</td></tr>
<tr><th id="417">417</th><td>                           <span class="namespace">MCOI::</span><a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint" title='llvm::MCOI::OperandConstraint' data-ref="llvm::MCOI::OperandConstraint" data-ref-filename="llvm..MCOI..OperandConstraint">OperandConstraint</a>::<a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>);</td></tr>
<tr><th id="418">418</th><td>    <b>if</b> (<a class="local col2 ref" href="#372Tied" title='Tied' data-ref="372Tied" data-ref-filename="372Tied">Tied</a> != -<var>1</var> &amp;&amp; (<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() &lt;= (<em>unsigned</em>)<a class="local col1 ref" href="#371VDstIn_Idx" title='VDstIn_Idx' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</a> ||</td></tr>
<tr><th id="419">419</th><td>         !<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371VDstIn_Idx" title='VDstIn_Idx' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="420">420</th><td>         <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371VDstIn_Idx" title='VDstIn_Idx' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() != <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#372Tied" title='Tied' data-ref="372Tied" data-ref-filename="372Tied">Tied</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="421">421</th><td>      <b>if</b> (<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() &gt; (<em>unsigned</em>)<a class="local col1 ref" href="#371VDstIn_Idx" title='VDstIn_Idx' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</a>)</td></tr>
<tr><th id="422">422</th><td>        <a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5eraseEPNS_9MCOperandE" title='llvm::MCInst::erase' data-ref="_ZN4llvm6MCInst5eraseEPNS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst5eraseEPNS_9MCOperandE">erase</a>(&amp;<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371VDstIn_Idx" title='VDstIn_Idx' data-ref="371VDstIn_Idx" data-ref-filename="371VDstIn_Idx">VDstIn_Idx</a>));</td></tr>
<tr><th id="423">423</th><td>      <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a></span>,</td></tr>
<tr><th id="424">424</th><td>        <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#355MI" title='MI' data-ref="355MI" data-ref-filename="355MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#372Tied" title='Tied' data-ref="372Tied" data-ref-filename="372Tied">Tied</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="425">425</th><td>        <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst_in" title='llvm::AMDGPU::OpName::vdst_in' data-ref="llvm::AMDGPU::OpName::vdst_in" data-ref-filename="llvm..AMDGPU..OpName..vdst_in">vdst_in</a>);</td></tr>
<tr><th id="426">426</th><td>    }</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i>// if the opcode was not recognized we'll assume a Size of 4 bytes</i></td></tr>
<tr><th id="430">430</th><td><i>  // (unless there are fewer bytes left)</i></td></tr>
<tr><th id="431">431</th><td>  <a class="local col6 ref" href="#356Size" title='Size' data-ref="356Size" data-ref-filename="356Size">Size</a> = <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a> ? (<a class="local col1 ref" href="#361MaxInstBytesNum" title='MaxInstBytesNum' data-ref="361MaxInstBytesNum" data-ref-filename="361MaxInstBytesNum">MaxInstBytesNum</a> - <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="432">432</th><td>             : <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>((<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span>)<var>4</var>, <a class="local col7 ref" href="#357Bytes_" title='Bytes_' data-ref="357Bytes_" data-ref-filename="357Bytes_">Bytes_</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>());</td></tr>
<tr><th id="433">433</th><td>  <b>return</b> <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res" data-ref-filename="362Res">Res</a>;</td></tr>
<tr><th id="434">434</th><td>}</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertSDWAInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE">convertSDWAInst</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="373MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="373MI" data-ref-filename="373MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="437">437</th><td>  <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX9" title='llvm::AMDGPU::FeatureGFX9' data-ref="llvm::AMDGPU::FeatureGFX9" data-ref-filename="llvm..AMDGPU..FeatureGFX9">FeatureGFX9</a>]</a> ||</td></tr>
<tr><th id="438">438</th><td>      <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10" title='llvm::AMDGPU::FeatureGFX10' data-ref="llvm::AMDGPU::FeatureGFX10" data-ref-filename="llvm..AMDGPU..FeatureGFX10">FeatureGFX10</a>]</a>) {</td></tr>
<tr><th id="439">439</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#373MI" title='MI' data-ref="373MI" data-ref-filename="373MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sdst" title='llvm::AMDGPU::OpName::sdst' data-ref="llvm::AMDGPU::OpName::sdst" data-ref-filename="llvm..AMDGPU..OpName..sdst">sdst</a>) != -<var>1</var>)</td></tr>
<tr><th id="440">440</th><td>      <i>// VOPC - insert clamp</i></td></tr>
<tr><th id="441">441</th><td>      <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col3 ref" href="#373MI" title='MI' data-ref="373MI" data-ref-filename="373MI">MI</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>);</td></tr>
<tr><th id="442">442</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureVolcanicIslands" title='llvm::AMDGPU::FeatureVolcanicIslands' data-ref="llvm::AMDGPU::FeatureVolcanicIslands" data-ref-filename="llvm..AMDGPU..FeatureVolcanicIslands">FeatureVolcanicIslands</a>]</a>) {</td></tr>
<tr><th id="443">443</th><td>    <em>int</em> <dfn class="local col4 decl" id="374SDst" title='SDst' data-type='int' data-ref="374SDst" data-ref-filename="374SDst">SDst</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#373MI" title='MI' data-ref="373MI" data-ref-filename="373MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sdst" title='llvm::AMDGPU::OpName::sdst' data-ref="llvm::AMDGPU::OpName::sdst" data-ref-filename="llvm..AMDGPU..OpName..sdst">sdst</a>);</td></tr>
<tr><th id="444">444</th><td>    <b>if</b> (<a class="local col4 ref" href="#374SDst" title='SDst' data-ref="374SDst" data-ref-filename="374SDst">SDst</a> != -<var>1</var>) {</td></tr>
<tr><th id="445">445</th><td>      <i>// VOPC - insert VCC register as sdst</i></td></tr>
<tr><th id="446">446</th><td>      <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col3 ref" href="#373MI" title='MI' data-ref="373MI" data-ref-filename="373MI">MI</a></span>, <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>),</td></tr>
<tr><th id="447">447</th><td>                           <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::sdst" title='llvm::AMDGPU::OpName::sdst' data-ref="llvm::AMDGPU::OpName::sdst" data-ref-filename="llvm..AMDGPU..OpName..sdst">sdst</a>);</td></tr>
<tr><th id="448">448</th><td>    } <b>else</b> {</td></tr>
<tr><th id="449">449</th><td>      <i>// VOP1/2 - insert omod if present in instruction</i></td></tr>
<tr><th id="450">450</th><td>      <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col3 ref" href="#373MI" title='MI' data-ref="373MI" data-ref-filename="373MI">MI</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>);</td></tr>
<tr><th id="451">451</th><td>    }</td></tr>
<tr><th id="452">452</th><td>  }</td></tr>
<tr><th id="453">453</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertDPP8Inst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE">convertDPP8Inst</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="375MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="375MI" data-ref-filename="375MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="457">457</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="376Opc" title='Opc' data-type='unsigned int' data-ref="376Opc" data-ref-filename="376Opc">Opc</dfn> = <a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI" data-ref-filename="375MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="458">458</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="377DescNumOps" title='DescNumOps' data-type='unsigned int' data-ref="377DescNumOps" data-ref-filename="377DescNumOps">DescNumOps</dfn> = <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#376Opc" title='Opc' data-ref="376Opc" data-ref-filename="376Opc">Opc</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <i>// Insert dummy unused src modifiers.</i></td></tr>
<tr><th id="461">461</th><td>  <b>if</b> (<a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI" data-ref-filename="375MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() &lt; <a class="local col7 ref" href="#377DescNumOps" title='DescNumOps' data-ref="377DescNumOps" data-ref-filename="377DescNumOps">DescNumOps</a> &amp;&amp;</td></tr>
<tr><th id="462">462</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col6 ref" href="#376Opc" title='Opc' data-ref="376Opc" data-ref-filename="376Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>) != -<var>1</var>)</td></tr>
<tr><th id="463">463</th><td>    <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI" data-ref-filename="375MI">MI</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>),</td></tr>
<tr><th id="464">464</th><td>                         <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>);</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI" data-ref-filename="375MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() &lt; <a class="local col7 ref" href="#377DescNumOps" title='DescNumOps' data-ref="377DescNumOps" data-ref-filename="377DescNumOps">DescNumOps</a> &amp;&amp;</td></tr>
<tr><th id="467">467</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col6 ref" href="#376Opc" title='Opc' data-ref="376Opc" data-ref-filename="376Opc">Opc</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>) != -<var>1</var>)</td></tr>
<tr><th id="468">468</th><td>    <a class="tu ref fn" href="#_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" title='insertNamedMCOperand' data-use='c' data-ref="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt" data-ref-filename="_ZL20insertNamedMCOperandRN4llvm6MCInstERKNS_9MCOperandEt">insertNamedMCOperand</a>(<span class='refarg'><a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI" data-ref-filename="375MI">MI</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>),</td></tr>
<tr><th id="469">469</th><td>                         <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>);</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL11isValidDPP8RKN4llvm6MCInstE" title='isValidDPP8' data-use='c' data-ref="_ZL11isValidDPP8RKN4llvm6MCInstE" data-ref-filename="_ZL11isValidDPP8RKN4llvm6MCInstE">isValidDPP8</a>(<a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI" data-ref-filename="375MI">MI</a>) ? <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a> : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::SoftFail" title='llvm::MCDisassembler::SoftFail' data-ref="llvm::MCDisassembler::SoftFail" data-ref-filename="llvm..MCDisassembler..SoftFail">SoftFail</a>;</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>// Note that before gfx10, the MIMG encoding provided no information about</i></td></tr>
<tr><th id="475">475</th><td><i>// VADDR size. Consequently, decoded instructions always show address as if it</i></td></tr>
<tr><th id="476">476</th><td><i>// has 1 dword, which could be not really so.</i></td></tr>
<tr><th id="477">477</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertMIMGInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE">convertMIMGInst</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="378MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="378MI" data-ref-filename="378MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <em>int</em> <dfn class="local col9 decl" id="379VDstIdx" title='VDstIdx' data-type='int' data-ref="379VDstIdx" data-ref-filename="379VDstIdx">VDstIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="480">480</th><td>                                           <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <em>int</em> <dfn class="local col0 decl" id="380VDataIdx" title='VDataIdx' data-type='int' data-ref="380VDataIdx" data-ref-filename="380VDataIdx">VDataIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="483">483</th><td>                                            <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdata" title='llvm::AMDGPU::OpName::vdata' data-ref="llvm::AMDGPU::OpName::vdata" data-ref-filename="llvm..AMDGPU..OpName..vdata">vdata</a>);</td></tr>
<tr><th id="484">484</th><td>  <em>int</em> <dfn class="local col1 decl" id="381VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="381VAddr0Idx" data-ref-filename="381VAddr0Idx">VAddr0Idx</dfn> =</td></tr>
<tr><th id="485">485</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vaddr0" title='llvm::AMDGPU::OpName::vaddr0' data-ref="llvm::AMDGPU::OpName::vaddr0" data-ref-filename="llvm..AMDGPU..OpName..vaddr0">vaddr0</a>);</td></tr>
<tr><th id="486">486</th><td>  <em>int</em> <dfn class="local col2 decl" id="382DMaskIdx" title='DMaskIdx' data-type='int' data-ref="382DMaskIdx" data-ref-filename="382DMaskIdx">DMaskIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="487">487</th><td>                                            <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dmask" title='llvm::AMDGPU::OpName::dmask' data-ref="llvm::AMDGPU::OpName::dmask" data-ref-filename="llvm..AMDGPU..OpName..dmask">dmask</a>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <em>int</em> <dfn class="local col3 decl" id="383TFEIdx" title='TFEIdx' data-type='int' data-ref="383TFEIdx" data-ref-filename="383TFEIdx">TFEIdx</dfn>   = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="490">490</th><td>                                            <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::tfe" title='llvm::AMDGPU::OpName::tfe' data-ref="llvm::AMDGPU::OpName::tfe" data-ref-filename="llvm..AMDGPU..OpName..tfe">tfe</a>);</td></tr>
<tr><th id="491">491</th><td>  <em>int</em> <dfn class="local col4 decl" id="384D16Idx" title='D16Idx' data-type='int' data-ref="384D16Idx" data-ref-filename="384D16Idx">D16Idx</dfn>   = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="492">492</th><td>                                            <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::d16" title='llvm::AMDGPU::OpName::d16' data-ref="llvm::AMDGPU::OpName::d16" data-ref-filename="llvm..AMDGPU..OpName..d16">d16</a>);</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VDataIdx != -<var>1</var>);</td></tr>
<tr><th id="495">495</th><td>  <b>if</b> (<a class="local col2 ref" href="#382DMaskIdx" title='DMaskIdx' data-ref="382DMaskIdx" data-ref-filename="382DMaskIdx">DMaskIdx</a> == -<var>1</var> || <a class="local col3 ref" href="#383TFEIdx" title='TFEIdx' data-ref="383TFEIdx" data-ref-filename="383TFEIdx">TFEIdx</a> == -<var>1</var>) {<i>// intersect_ray</i></td></tr>
<tr><th id="496">496</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::a16" title='llvm::AMDGPU::OpName::a16' data-ref="llvm::AMDGPU::OpName::a16" data-ref-filename="llvm..AMDGPU..OpName..a16">a16</a>) &gt; -<var>1</var>) {</td></tr>
<tr><th id="497">497</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == AMDGPU::IMAGE_BVH_INTERSECT_RAY_a16_sa ||</td></tr>
<tr><th id="498">498</th><td>             MI.getOpcode() == AMDGPU::IMAGE_BVH_INTERSECT_RAY_a16_nsa ||</td></tr>
<tr><th id="499">499</th><td>             MI.getOpcode() == AMDGPU::IMAGE_BVH64_INTERSECT_RAY_a16_sa ||</td></tr>
<tr><th id="500">500</th><td>             MI.getOpcode() == AMDGPU::IMAGE_BVH64_INTERSECT_RAY_a16_nsa);</td></tr>
<tr><th id="501">501</th><td>      <a class="tu ref fn" href="#_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" title='addOperand' data-use='c' data-ref="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL10addOperandRN4llvm6MCInstERKNS_9MCOperandE">addOperand</a>(<span class='refarg'><a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a></span>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>1</var>));</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="504">504</th><td>  }</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo" data-ref-filename="llvm..AMDGPU..MIMGInfo">MIMGInfo</a> *<dfn class="local col5 decl" id="385Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="385Info" data-ref-filename="385Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj" data-ref-filename="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="507">507</th><td>  <em>bool</em> <dfn class="local col6 decl" id="386IsAtomic" title='IsAtomic' data-type='bool' data-ref="386IsAtomic" data-ref-filename="386IsAtomic">IsAtomic</dfn> = (<a class="local col9 ref" href="#379VDstIdx" title='VDstIdx' data-ref="379VDstIdx" data-ref-filename="379VDstIdx">VDstIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="508">508</th><td>  <em>bool</em> <dfn class="local col7 decl" id="387IsGather4" title='IsGather4' data-type='bool' data-ref="387IsGather4" data-ref-filename="387IsGather4">IsGather4</dfn> = <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::Gather4" title='llvm::SIInstrFlags::Gather4' data-ref="llvm::SIInstrFlags::Gather4" data-ref-filename="llvm..SIInstrFlags..Gather4">Gather4</a>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <em>bool</em> <dfn class="local col8 decl" id="388IsNSA" title='IsNSA' data-type='bool' data-ref="388IsNSA" data-ref-filename="388IsNSA">IsNSA</dfn> = <b>false</b>;</td></tr>
<tr><th id="511">511</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="389AddrSize" title='AddrSize' data-type='unsigned int' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</dfn> = <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VAddrDwords">VAddrDwords</a>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10" title='llvm::AMDGPU::FeatureGFX10' data-ref="llvm::AMDGPU::FeatureGFX10" data-ref-filename="llvm..AMDGPU..FeatureGFX10">FeatureGFX10</a>]</a>) {</td></tr>
<tr><th id="514">514</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="390DimIdx" title='DimIdx' data-type='unsigned int' data-ref="390DimIdx" data-ref-filename="390DimIdx">DimIdx</dfn> =</td></tr>
<tr><th id="515">515</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>(), <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dim" title='llvm::AMDGPU::OpName::dim' data-ref="llvm::AMDGPU::OpName::dim" data-ref-filename="llvm..AMDGPU..OpName..dim">dim</a>);</td></tr>
<tr><th id="516">516</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="local col1 decl" id="391BaseOpcode" title='BaseOpcode' data-type='const AMDGPU::MIMGBaseOpcodeInfo *' data-ref="391BaseOpcode" data-ref-filename="391BaseOpcode">BaseOpcode</dfn> =</td></tr>
<tr><th id="517">517</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="518">518</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo" title='llvm::AMDGPU::MIMGDimInfo' data-ref="llvm::AMDGPU::MIMGDimInfo" data-ref-filename="llvm..AMDGPU..MIMGDimInfo">MIMGDimInfo</a> *<dfn class="local col2 decl" id="392Dim" title='Dim' data-type='const AMDGPU::MIMGDimInfo *' data-ref="392Dim" data-ref-filename="392Dim">Dim</dfn> =</td></tr>
<tr><th id="519">519</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" title='llvm::AMDGPU::getMIMGDimInfoByEncoding' data-ref="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh" data-ref-filename="_ZN4llvm6AMDGPU24getMIMGDimInfoByEncodingEh">getMIMGDimInfoByEncoding</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#390DimIdx" title='DimIdx' data-ref="390DimIdx" data-ref-filename="390DimIdx">DimIdx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>    <a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> = <a class="local col1 ref" href="#391BaseOpcode" title='BaseOpcode' data-ref="391BaseOpcode" data-ref-filename="391BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..NumExtraArgs">NumExtraArgs</a> +</td></tr>
<tr><th id="522">522</th><td>               (<a class="local col1 ref" href="#391BaseOpcode" title='BaseOpcode' data-ref="391BaseOpcode" data-ref-filename="391BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Gradients">Gradients</a> ? <a class="local col2 ref" href="#392Dim" title='Dim' data-ref="392Dim" data-ref-filename="392Dim">Dim</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumGradients" title='llvm::AMDGPU::MIMGDimInfo::NumGradients' data-ref="llvm::AMDGPU::MIMGDimInfo::NumGradients" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..NumGradients">NumGradients</a> : <var>0</var>) +</td></tr>
<tr><th id="523">523</th><td>               (<a class="local col1 ref" href="#391BaseOpcode" title='BaseOpcode' data-ref="391BaseOpcode" data-ref-filename="391BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Coordinates">Coordinates</a> ? <a class="local col2 ref" href="#392Dim" title='Dim' data-ref="392Dim" data-ref-filename="392Dim">Dim</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGDimInfo::NumCoords" title='llvm::AMDGPU::MIMGDimInfo::NumCoords' data-ref="llvm::AMDGPU::MIMGDimInfo::NumCoords" data-ref-filename="llvm..AMDGPU..MIMGDimInfo..NumCoords">NumCoords</a> : <var>0</var>) +</td></tr>
<tr><th id="524">524</th><td>               (<a class="local col1 ref" href="#391BaseOpcode" title='BaseOpcode' data-ref="391BaseOpcode" data-ref-filename="391BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..LodOrClampOrMip">LodOrClampOrMip</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="525">525</th><td>    <a class="local col8 ref" href="#388IsNSA" title='IsNSA' data-ref="388IsNSA" data-ref-filename="388IsNSA">IsNSA</a> = <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::MIMGEncoding" title='llvm::AMDGPU::MIMGInfo::MIMGEncoding' data-ref="llvm::AMDGPU::MIMGInfo::MIMGEncoding" data-ref-filename="llvm..AMDGPU..MIMGInfo..MIMGEncoding">MIMGEncoding</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc.html#llvm::AMDGPU::MIMGEncGfx10NSA" title='llvm::AMDGPU::MIMGEncGfx10NSA' data-ref="llvm::AMDGPU::MIMGEncGfx10NSA" data-ref-filename="llvm..AMDGPU..MIMGEncGfx10NSA">MIMGEncGfx10NSA</a>;</td></tr>
<tr><th id="526">526</th><td>    <b>if</b> (!<a class="local col8 ref" href="#388IsNSA" title='IsNSA' data-ref="388IsNSA" data-ref-filename="388IsNSA">IsNSA</a>) {</td></tr>
<tr><th id="527">527</th><td>      <b>if</b> (<a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> &gt; <var>8</var>)</td></tr>
<tr><th id="528">528</th><td>        <a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> = <var>16</var>;</td></tr>
<tr><th id="529">529</th><td>      <b>else</b> <b>if</b> (<a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> &gt; <var>4</var>)</td></tr>
<tr><th id="530">530</th><td>        <a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> = <var>8</var>;</td></tr>
<tr><th id="531">531</th><td>    } <b>else</b> {</td></tr>
<tr><th id="532">532</th><td>      <b>if</b> (<a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> &gt; <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VAddrDwords">VAddrDwords</a>) {</td></tr>
<tr><th id="533">533</th><td>        <i>// The NSA encoding does not contain enough operands for the combination</i></td></tr>
<tr><th id="534">534</th><td><i>        // of base opcode / dimension. Should this be an error?</i></td></tr>
<tr><th id="535">535</th><td>        <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="536">536</th><td>      }</td></tr>
<tr><th id="537">537</th><td>    }</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="393DMask" title='DMask' data-type='unsigned int' data-ref="393DMask" data-ref-filename="393DMask">DMask</dfn> = <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#382DMaskIdx" title='DMaskIdx' data-ref="382DMaskIdx" data-ref-filename="382DMaskIdx">DMaskIdx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &amp; <var>0xf</var>;</td></tr>
<tr><th id="541">541</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="394DstSize" title='DstSize' data-type='unsigned int' data-ref="394DstSize" data-ref-filename="394DstSize">DstSize</dfn> = <a class="local col7 ref" href="#387IsGather4" title='IsGather4' data-ref="387IsGather4" data-ref-filename="387IsGather4">IsGather4</a> ? <var>4</var> : <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col3 ref" href="#393DMask" title='DMask' data-ref="393DMask" data-ref-filename="393DMask">DMask</a>), <var>1u</var>);</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <em>bool</em> <dfn class="local col5 decl" id="395D16" title='D16' data-type='bool' data-ref="395D16" data-ref-filename="395D16">D16</dfn> = <a class="local col4 ref" href="#384D16Idx" title='D16Idx' data-ref="384D16Idx" data-ref-filename="384D16Idx">D16Idx</a> &gt;= <var>0</var> &amp;&amp; <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#384D16Idx" title='D16Idx' data-ref="384D16Idx" data-ref-filename="384D16Idx">D16Idx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="544">544</th><td>  <b>if</b> (<a class="local col5 ref" href="#395D16" title='D16' data-ref="395D16" data-ref-filename="395D16">D16</a> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasPackedD16' data-ref="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE">hasPackedD16</a>(<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>)) {</td></tr>
<tr><th id="545">545</th><td>    <a class="local col4 ref" href="#394DstSize" title='DstSize' data-ref="394DstSize" data-ref-filename="394DstSize">DstSize</a> = (<a class="local col4 ref" href="#394DstSize" title='DstSize' data-ref="394DstSize" data-ref-filename="394DstSize">DstSize</a> + <var>1</var>) / <var>2</var>;</td></tr>
<tr><th id="546">546</th><td>  }</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#383TFEIdx" title='TFEIdx' data-ref="383TFEIdx" data-ref-filename="383TFEIdx">TFEIdx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="549">549</th><td>    <a class="local col4 ref" href="#394DstSize" title='DstSize' data-ref="394DstSize" data-ref-filename="394DstSize">DstSize</a> += <var>1</var>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <b>if</b> (<a class="local col4 ref" href="#394DstSize" title='DstSize' data-ref="394DstSize" data-ref-filename="394DstSize">DstSize</a> == <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VDataDwords" title='llvm::AMDGPU::MIMGInfo::VDataDwords' data-ref="llvm::AMDGPU::MIMGInfo::VDataDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VDataDwords">VDataDwords</a> &amp;&amp; <a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> == <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VAddrDwords">VAddrDwords</a>)</td></tr>
<tr><th id="552">552</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <em>int</em> <dfn class="local col6 decl" id="396NewOpcode" title='NewOpcode' data-type='int' data-ref="396NewOpcode" data-ref-filename="396NewOpcode">NewOpcode</dfn> =</td></tr>
<tr><th id="555">555</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" data-ref-filename="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</a>(<a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..MIMGInfo..BaseOpcode">BaseOpcode</a>, <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::MIMGEncoding" title='llvm::AMDGPU::MIMGInfo::MIMGEncoding' data-ref="llvm::AMDGPU::MIMGInfo::MIMGEncoding" data-ref-filename="llvm..AMDGPU..MIMGInfo..MIMGEncoding">MIMGEncoding</a>, <a class="local col4 ref" href="#394DstSize" title='DstSize' data-ref="394DstSize" data-ref-filename="394DstSize">DstSize</a>, <a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a>);</td></tr>
<tr><th id="556">556</th><td>  <b>if</b> (<a class="local col6 ref" href="#396NewOpcode" title='NewOpcode' data-ref="396NewOpcode" data-ref-filename="396NewOpcode">NewOpcode</a> == -<var>1</var>)</td></tr>
<tr><th id="557">557</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// Widen the register to the correct number of enabled channels.</i></td></tr>
<tr><th id="560">560</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="397NewVdata" title='NewVdata' data-type='unsigned int' data-ref="397NewVdata" data-ref-filename="397NewVdata">NewVdata</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="561">561</th><td>  <b>if</b> (<a class="local col4 ref" href="#394DstSize" title='DstSize' data-ref="394DstSize" data-ref-filename="394DstSize">DstSize</a> != <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VDataDwords" title='llvm::AMDGPU::MIMGInfo::VDataDwords' data-ref="llvm::AMDGPU::MIMGInfo::VDataDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VDataDwords">VDataDwords</a>) {</td></tr>
<tr><th id="562">562</th><td>    <em>auto</em> <dfn class="local col8 decl" id="398DataRCID" title='DataRCID' data-type='short' data-ref="398DataRCID" data-ref-filename="398DataRCID">DataRCID</dfn> = <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#396NewOpcode" title='NewOpcode' data-ref="396NewOpcode" data-ref-filename="396NewOpcode">NewOpcode</a>).<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col0 ref" href="#380VDataIdx" title='VDataIdx' data-ref="380VDataIdx" data-ref-filename="380VDataIdx">VDataIdx</a>].<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>    <i>// Get first subregister of VData</i></td></tr>
<tr><th id="565">565</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="399Vdata0" title='Vdata0' data-type='unsigned int' data-ref="399Vdata0" data-ref-filename="399Vdata0">Vdata0</dfn> = <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#380VDataIdx" title='VDataIdx' data-ref="380VDataIdx" data-ref-filename="380VDataIdx">VDataIdx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="566">566</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="400VdataSub0" title='VdataSub0' data-type='unsigned int' data-ref="400VdataSub0" data-ref-filename="400VdataSub0">VdataSub0</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#399Vdata0" title='Vdata0' data-ref="399Vdata0" data-ref-filename="399Vdata0">Vdata0</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="567">567</th><td>    <a class="local col9 ref" href="#399Vdata0" title='Vdata0' data-ref="399Vdata0" data-ref-filename="399Vdata0">Vdata0</a> = (<a class="local col0 ref" href="#400VdataSub0" title='VdataSub0' data-ref="400VdataSub0" data-ref-filename="400VdataSub0">VdataSub0</a> != <var>0</var>)? <a class="local col0 ref" href="#400VdataSub0" title='VdataSub0' data-ref="400VdataSub0" data-ref-filename="400VdataSub0">VdataSub0</a> : <a class="local col9 ref" href="#399Vdata0" title='Vdata0' data-ref="399Vdata0" data-ref-filename="399Vdata0">Vdata0</a>;</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>    <a class="local col7 ref" href="#397NewVdata" title='NewVdata' data-ref="397NewVdata" data-ref-filename="397NewVdata">NewVdata</a> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE" title='llvm::MCRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE" data-ref-filename="_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#399Vdata0" title='Vdata0' data-ref="399Vdata0" data-ref-filename="399Vdata0">Vdata0</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>,</td></tr>
<tr><th id="570">570</th><td>                                       &amp;<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#398DataRCID" title='DataRCID' data-ref="398DataRCID" data-ref-filename="398DataRCID">DataRCID</a>));</td></tr>
<tr><th id="571">571</th><td>    <b>if</b> (<a class="local col7 ref" href="#397NewVdata" title='NewVdata' data-ref="397NewVdata" data-ref-filename="397NewVdata">NewVdata</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="572">572</th><td>      <i>// It's possible to encode this such that the low register + enabled</i></td></tr>
<tr><th id="573">573</th><td><i>      // components exceeds the register count.</i></td></tr>
<tr><th id="574">574</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="575">575</th><td>    }</td></tr>
<tr><th id="576">576</th><td>  }</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="401NewVAddr0" title='NewVAddr0' data-type='unsigned int' data-ref="401NewVAddr0" data-ref-filename="401NewVAddr0">NewVAddr0</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10" title='llvm::AMDGPU::FeatureGFX10' data-ref="llvm::AMDGPU::FeatureGFX10" data-ref-filename="llvm..AMDGPU..FeatureGFX10">FeatureGFX10</a>]</a> &amp;&amp; !<a class="local col8 ref" href="#388IsNSA" title='IsNSA' data-ref="388IsNSA" data-ref-filename="388IsNSA">IsNSA</a> &amp;&amp;</td></tr>
<tr><th id="580">580</th><td>      <a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a> != <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VAddrDwords">VAddrDwords</a>) {</td></tr>
<tr><th id="581">581</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="402VAddr0" title='VAddr0' data-type='unsigned int' data-ref="402VAddr0" data-ref-filename="402VAddr0">VAddr0</dfn> = <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#381VAddr0Idx" title='VAddr0Idx' data-ref="381VAddr0Idx" data-ref-filename="381VAddr0Idx">VAddr0Idx</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="582">582</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="403VAddrSub0" title='VAddrSub0' data-type='unsigned int' data-ref="403VAddrSub0" data-ref-filename="403VAddrSub0">VAddrSub0</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#402VAddr0" title='VAddr0' data-ref="402VAddr0" data-ref-filename="402VAddr0">VAddr0</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="583">583</th><td>    <a class="local col2 ref" href="#402VAddr0" title='VAddr0' data-ref="402VAddr0" data-ref-filename="402VAddr0">VAddr0</a> = (<a class="local col3 ref" href="#403VAddrSub0" title='VAddrSub0' data-ref="403VAddrSub0" data-ref-filename="403VAddrSub0">VAddrSub0</a> != <var>0</var>) ? <a class="local col3 ref" href="#403VAddrSub0" title='VAddrSub0' data-ref="403VAddrSub0" data-ref-filename="403VAddrSub0">VAddrSub0</a> : <a class="local col2 ref" href="#402VAddr0" title='VAddr0' data-ref="402VAddr0" data-ref-filename="402VAddr0">VAddr0</a>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>    <em>auto</em> <dfn class="local col4 decl" id="404AddrRCID" title='AddrRCID' data-type='short' data-ref="404AddrRCID" data-ref-filename="404AddrRCID">AddrRCID</dfn> = <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#396NewOpcode" title='NewOpcode' data-ref="396NewOpcode" data-ref-filename="396NewOpcode">NewOpcode</a>).<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col1 ref" href="#381VAddr0Idx" title='VAddr0Idx' data-ref="381VAddr0Idx" data-ref-filename="381VAddr0Idx">VAddr0Idx</a>].<a class="ref field" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="586">586</th><td>    <a class="local col1 ref" href="#401NewVAddr0" title='NewVAddr0' data-ref="401NewVAddr0" data-ref-filename="401NewVAddr0">NewVAddr0</a> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE" title='llvm::MCRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE" data-ref-filename="_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#402VAddr0" title='VAddr0' data-ref="402VAddr0" data-ref-filename="402VAddr0">VAddr0</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>,</td></tr>
<tr><th id="587">587</th><td>                                        &amp;<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#404AddrRCID" title='AddrRCID' data-ref="404AddrRCID" data-ref-filename="404AddrRCID">AddrRCID</a>));</td></tr>
<tr><th id="588">588</th><td>    <b>if</b> (<a class="local col1 ref" href="#401NewVAddr0" title='NewVAddr0' data-ref="401NewVAddr0" data-ref-filename="401NewVAddr0">NewVAddr0</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="589">589</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="590">590</th><td>  }</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col6 ref" href="#396NewOpcode" title='NewOpcode' data-ref="396NewOpcode" data-ref-filename="396NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <b>if</b> (<a class="local col7 ref" href="#397NewVdata" title='NewVdata' data-ref="397NewVdata" data-ref-filename="397NewVdata">NewVdata</a> != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="595">595</th><td>    <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#380VDataIdx" title='VDataIdx' data-ref="380VDataIdx" data-ref-filename="380VDataIdx">VDataIdx</a>) <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#397NewVdata" title='NewVdata' data-ref="397NewVdata" data-ref-filename="397NewVdata">NewVdata</a>);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>    <b>if</b> (<a class="local col6 ref" href="#386IsAtomic" title='IsAtomic' data-ref="386IsAtomic" data-ref-filename="386IsAtomic">IsAtomic</a>) {</td></tr>
<tr><th id="598">598</th><td>      <i>// Atomic operations have an additional operand (a copy of data)</i></td></tr>
<tr><th id="599">599</th><td>      <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#379VDstIdx" title='VDstIdx' data-ref="379VDstIdx" data-ref-filename="379VDstIdx">VDstIdx</a>) <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#397NewVdata" title='NewVdata' data-ref="397NewVdata" data-ref-filename="397NewVdata">NewVdata</a>);</td></tr>
<tr><th id="600">600</th><td>    }</td></tr>
<tr><th id="601">601</th><td>  }</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <b>if</b> (<a class="local col1 ref" href="#401NewVAddr0" title='NewVAddr0' data-ref="401NewVAddr0" data-ref-filename="401NewVAddr0">NewVAddr0</a> != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="604">604</th><td>    <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#381VAddr0Idx" title='VAddr0Idx' data-ref="381VAddr0Idx" data-ref-filename="381VAddr0Idx">VAddr0Idx</a>) <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#401NewVAddr0" title='NewVAddr0' data-ref="401NewVAddr0" data-ref-filename="401NewVAddr0">NewVAddr0</a>);</td></tr>
<tr><th id="605">605</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#388IsNSA" title='IsNSA' data-ref="388IsNSA" data-ref-filename="388IsNSA">IsNSA</a>) {</td></tr>
<tr><th id="606">606</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AddrSize &lt;= Info-&gt;VAddrDwords);</td></tr>
<tr><th id="607">607</th><td>    <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5eraseEPNS_9MCOperandES2_" title='llvm::MCInst::erase' data-ref="_ZN4llvm6MCInst5eraseEPNS_9MCOperandES2_" data-ref-filename="_ZN4llvm6MCInst5eraseEPNS_9MCOperandES2_">erase</a>(<a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv" data-ref-filename="_ZN4llvm6MCInst5beginEv">begin</a>() + <a class="local col1 ref" href="#381VAddr0Idx" title='VAddr0Idx' data-ref="381VAddr0Idx" data-ref-filename="381VAddr0Idx">VAddr0Idx</a> + <a class="local col9 ref" href="#389AddrSize" title='AddrSize' data-ref="389AddrSize" data-ref-filename="389AddrSize">AddrSize</a>,</td></tr>
<tr><th id="608">608</th><td>             <a class="local col8 ref" href="#378MI" title='MI' data-ref="378MI" data-ref-filename="378MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv" data-ref-filename="_ZN4llvm6MCInst5beginEv">begin</a>() + <a class="local col1 ref" href="#381VAddr0Idx" title='VAddr0Idx' data-ref="381VAddr0Idx" data-ref-filename="381VAddr0Idx">VAddr0Idx</a> + <a class="local col5 ref" href="#385Info" title='Info' data-ref="385Info" data-ref-filename="385Info">Info</a>-&gt;<a class="ref field" href="../Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords" data-ref-filename="llvm..AMDGPU..MIMGInfo..VAddrDwords">VAddrDwords</a>);</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="612">612</th><td>}</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><em>const</em> <em>char</em>* <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="405RegClassID" title='RegClassID' data-type='unsigned int' data-ref="405RegClassID" data-ref-filename="405RegClassID">RegClassID</dfn>) <em>const</em> {</td></tr>
<tr><th id="615">615</th><td>  <b>return</b> <a class="member fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler10getContextEv" title='llvm::MCDisassembler::getContext' data-ref="_ZNK4llvm14MCDisassembler10getContextEv" data-ref-filename="_ZNK4llvm14MCDisassembler10getContextEv">getContext</a>().<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv" data-ref-filename="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;</td></tr>
<tr><th id="616">616</th><td>    <a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE" title='llvm::MCRegisterInfo::getRegClassName' data-ref="_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE" data-ref-filename="_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE">getRegClassName</a>(&amp;<a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUMCRegisterClasses" title='llvm::AMDGPUMCRegisterClasses' data-ref="llvm::AMDGPUMCRegisterClasses" data-ref-filename="llvm..AMDGPUMCRegisterClasses">AMDGPUMCRegisterClasses</a>[<a class="local col5 ref" href="#405RegClassID" title='RegClassID' data-ref="405RegClassID" data-ref-filename="405RegClassID">RegClassID</a>]);</td></tr>
<tr><th id="617">617</th><td>}</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><b>inline</b></td></tr>
<tr><th id="620">620</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="406V" title='V' data-type='unsigned int' data-ref="406V" data-ref-filename="406V">V</dfn>,</td></tr>
<tr><th id="621">621</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine">Twine</a>&amp; <dfn class="local col7 decl" id="407ErrMsg" title='ErrMsg' data-type='const llvm::Twine &amp;' data-ref="407ErrMsg" data-ref-filename="407ErrMsg">ErrMsg</dfn>) <em>const</em> {</td></tr>
<tr><th id="622">622</th><td>  *<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream" data-ref-filename="llvm..MCDisassembler..CommentStream">CommentStream</a> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_5TwineE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_5TwineE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamERKNS_5TwineE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"Error: "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_" data-ref-filename="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="local col7 ref" href="#407ErrMsg" title='ErrMsg' data-ref="407ErrMsg" data-ref-filename="407ErrMsg">ErrMsg</a>;</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <i>// ToDo: add support for error operands to MCInst.h</i></td></tr>
<tr><th id="625">625</th><td><i>  // return MCOperand::createError(V);</i></td></tr>
<tr><th id="626">626</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a><a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev">(</a>);</td></tr>
<tr><th id="627">627</th><td>}</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><b>inline</b></td></tr>
<tr><th id="630">630</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="408RegId" title='RegId' data-type='unsigned int' data-ref="408RegId" data-ref-filename="408RegId">RegId</dfn>) <em>const</em> {</td></tr>
<tr><th id="631">631</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</a>(<a class="local col8 ref" href="#408RegId" title='RegId' data-ref="408RegId" data-ref-filename="408RegId">RegId</a>, <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>));</td></tr>
<tr><th id="632">632</th><td>}</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><b>inline</b></td></tr>
<tr><th id="635">635</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="409RegClassID" title='RegClassID' data-type='unsigned int' data-ref="409RegClassID" data-ref-filename="409RegClassID">RegClassID</dfn>,</td></tr>
<tr><th id="636">636</th><td>                                               <em>unsigned</em> <dfn class="local col0 decl" id="410Val" title='Val' data-type='unsigned int' data-ref="410Val" data-ref-filename="410Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="637">637</th><td>  <em>const</em> <em>auto</em>&amp; <dfn class="local col1 decl" id="411RegCl" title='RegCl' data-type='const llvm::MCRegisterClass &amp;' data-ref="411RegCl" data-ref-filename="411RegCl">RegCl</dfn> = <a class="ref" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUMCRegisterClasses" title='llvm::AMDGPUMCRegisterClasses' data-ref="llvm::AMDGPUMCRegisterClasses" data-ref-filename="llvm..AMDGPUMCRegisterClasses">AMDGPUMCRegisterClasses</a>[<a class="local col9 ref" href="#409RegClassID" title='RegClassID' data-ref="409RegClassID" data-ref-filename="409RegClassID">RegClassID</a>];</td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (<a class="local col0 ref" href="#410Val" title='Val' data-ref="410Val" data-ref-filename="410Val">Val</a> &gt;= <a class="local col1 ref" href="#411RegCl" title='RegCl' data-ref="411RegCl" data-ref-filename="411RegCl">RegCl</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass10getNumRegsEv" title='llvm::MCRegisterClass::getNumRegs' data-ref="_ZNK4llvm15MCRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm15MCRegisterClass10getNumRegsEv">getNumRegs</a>())</td></tr>
<tr><th id="639">639</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<a class="local col0 ref" href="#410Val" title='Val' data-ref="410Val" data-ref-filename="410Val">Val</a>, <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine">Twine</a><a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc">(</a><a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</a>(<a class="local col9 ref" href="#409RegClassID" title='RegClassID' data-ref="409RegClassID" data-ref-filename="409RegClassID">RegClassID</a>)) <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_" data-ref-filename="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="640">640</th><td>                           <a class="ref fn fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>": unknown register "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_" data-ref-filename="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine">Twine</a><a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej" data-ref-filename="_ZN4llvm5TwineC1Ej">(</a><a class="local col0 ref" href="#410Val" title='Val' data-ref="410Val" data-ref-filename="410Val">Val</a>));</td></tr>
<tr><th id="641">641</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="local col1 ref" href="#411RegCl" title='RegCl' data-ref="411RegCl" data-ref-filename="411RegCl">RegCl</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass11getRegisterEj" title='llvm::MCRegisterClass::getRegister' data-ref="_ZNK4llvm15MCRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm15MCRegisterClass11getRegisterEj">getRegister</a>(<a class="local col0 ref" href="#410Val" title='Val' data-ref="410Val" data-ref-filename="410Val">Val</a>));</td></tr>
<tr><th id="642">642</th><td>}</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><b>inline</b></td></tr>
<tr><th id="645">645</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="412SRegClassID" title='SRegClassID' data-type='unsigned int' data-ref="412SRegClassID" data-ref-filename="412SRegClassID">SRegClassID</dfn>,</td></tr>
<tr><th id="646">646</th><td>                                                <em>unsigned</em> <dfn class="local col3 decl" id="413Val" title='Val' data-type='unsigned int' data-ref="413Val" data-ref-filename="413Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="647">647</th><td>  <i>// ToDo: SI/CI have 104 SGPRs, VI - 102</i></td></tr>
<tr><th id="648">648</th><td><i>  // Valery: here we accepting as much as we can, let assembler sort it out</i></td></tr>
<tr><th id="649">649</th><td>  <em>int</em> <dfn class="local col4 decl" id="414shift" title='shift' data-type='int' data-ref="414shift" data-ref-filename="414shift">shift</dfn> = <var>0</var>;</td></tr>
<tr><th id="650">650</th><td>  <b>switch</b> (<a class="local col2 ref" href="#412SRegClassID" title='SRegClassID' data-ref="412SRegClassID" data-ref-filename="412SRegClassID">SRegClassID</a>) {</td></tr>
<tr><th id="651">651</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClassID" title='llvm::AMDGPU::SGPR_32RegClassID' data-ref="llvm::AMDGPU::SGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_32RegClassID">SGPR_32RegClassID</a>:</td></tr>
<tr><th id="652">652</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_32RegClassID" title='llvm::AMDGPU::TTMP_32RegClassID' data-ref="llvm::AMDGPU::TTMP_32RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_32RegClassID">TTMP_32RegClassID</a>:</td></tr>
<tr><th id="653">653</th><td>    <b>break</b>;</td></tr>
<tr><th id="654">654</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClassID" title='llvm::AMDGPU::SGPR_64RegClassID' data-ref="llvm::AMDGPU::SGPR_64RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_64RegClassID">SGPR_64RegClassID</a>:</td></tr>
<tr><th id="655">655</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_64RegClassID" title='llvm::AMDGPU::TTMP_64RegClassID' data-ref="llvm::AMDGPU::TTMP_64RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_64RegClassID">TTMP_64RegClassID</a>:</td></tr>
<tr><th id="656">656</th><td>    <a class="local col4 ref" href="#414shift" title='shift' data-ref="414shift" data-ref-filename="414shift">shift</a> = <var>1</var>;</td></tr>
<tr><th id="657">657</th><td>    <b>break</b>;</td></tr>
<tr><th id="658">658</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClassID" title='llvm::AMDGPU::SGPR_128RegClassID' data-ref="llvm::AMDGPU::SGPR_128RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_128RegClassID">SGPR_128RegClassID</a>:</td></tr>
<tr><th id="659">659</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_128RegClassID" title='llvm::AMDGPU::TTMP_128RegClassID' data-ref="llvm::AMDGPU::TTMP_128RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_128RegClassID">TTMP_128RegClassID</a>:</td></tr>
<tr><th id="660">660</th><td>  <i>// ToDo: unclear if s[100:104] is available on VI. Can we use VCC as SGPR in</i></td></tr>
<tr><th id="661">661</th><td><i>  // this bundle?</i></td></tr>
<tr><th id="662">662</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_256RegClassID" title='llvm::AMDGPU::SGPR_256RegClassID' data-ref="llvm::AMDGPU::SGPR_256RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_256RegClassID">SGPR_256RegClassID</a>:</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_256RegClassID" title='llvm::AMDGPU::TTMP_256RegClassID' data-ref="llvm::AMDGPU::TTMP_256RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_256RegClassID">TTMP_256RegClassID</a>:</td></tr>
<tr><th id="664">664</th><td>    <i>// ToDo: unclear if s[96:104] is available on VI. Can we use VCC as SGPR in</i></td></tr>
<tr><th id="665">665</th><td><i>  // this bundle?</i></td></tr>
<tr><th id="666">666</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_512RegClassID" title='llvm::AMDGPU::SGPR_512RegClassID' data-ref="llvm::AMDGPU::SGPR_512RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_512RegClassID">SGPR_512RegClassID</a>:</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_512RegClassID" title='llvm::AMDGPU::TTMP_512RegClassID' data-ref="llvm::AMDGPU::TTMP_512RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_512RegClassID">TTMP_512RegClassID</a>:</td></tr>
<tr><th id="668">668</th><td>    <a class="local col4 ref" href="#414shift" title='shift' data-ref="414shift" data-ref-filename="414shift">shift</a> = <var>2</var>;</td></tr>
<tr><th id="669">669</th><td>    <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>  <i>// ToDo: unclear if s[88:104] is available on VI. Can we use VCC as SGPR in</i></td></tr>
<tr><th id="671">671</th><td><i>  // this bundle?</i></td></tr>
<tr><th id="672">672</th><td>  <b>default</b>:</td></tr>
<tr><th id="673">673</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled register class"</q>);</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>if</b> (<a class="local col3 ref" href="#413Val" title='Val' data-ref="413Val" data-ref-filename="413Val">Val</a> % (<var>1</var> &lt;&lt; <a class="local col4 ref" href="#414shift" title='shift' data-ref="414shift" data-ref-filename="414shift">shift</a>)) {</td></tr>
<tr><th id="677">677</th><td>    *<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream" data-ref-filename="llvm..MCDisassembler..CommentStream">CommentStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Warning: "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</a>(<a class="local col2 ref" href="#412SRegClassID" title='SRegClassID' data-ref="412SRegClassID" data-ref-filename="412SRegClassID">SRegClassID</a>)</td></tr>
<tr><th id="678">678</th><td>                   <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": scalar reg isn't aligned "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#413Val" title='Val' data-ref="413Val" data-ref-filename="413Val">Val</a>;</td></tr>
<tr><th id="679">679</th><td>  }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="local col2 ref" href="#412SRegClassID" title='SRegClassID' data-ref="412SRegClassID" data-ref-filename="412SRegClassID">SRegClassID</a>, <a class="local col3 ref" href="#413Val" title='Val' data-ref="413Val" data-ref-filename="413Val">Val</a> &gt;&gt; <a class="local col4 ref" href="#414shift" title='shift' data-ref="414shift" data-ref-filename="414shift">shift</a>);</td></tr>
<tr><th id="682">682</th><td>}</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_32' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej">decodeOperand_VS_32</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="415Val" title='Val' data-type='unsigned int' data-ref="415Val" data-ref-filename="415Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="685">685</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>, <a class="local col5 ref" href="#415Val" title='Val' data-ref="415Val" data-ref-filename="415Val">Val</a>);</td></tr>
<tr><th id="686">686</th><td>}</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_64' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej">decodeOperand_VS_64</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="416Val" title='Val' data-type='unsigned int' data-ref="416Val" data-ref-filename="416Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="689">689</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>, <a class="local col6 ref" href="#416Val" title='Val' data-ref="416Val" data-ref-filename="416Val">Val</a>);</td></tr>
<tr><th id="690">690</th><td>}</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_128' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej">decodeOperand_VS_128</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="417Val" title='Val' data-type='unsigned int' data-ref="417Val" data-ref-filename="417Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="693">693</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>, <a class="local col7 ref" href="#417Val" title='Val' data-ref="417Val" data-ref-filename="417Val">Val</a>);</td></tr>
<tr><th id="694">694</th><td>}</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej">decodeOperand_VSrc16</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="418Val" title='Val' data-type='unsigned int' data-ref="418Val" data-ref-filename="418Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="697">697</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>, <a class="local col8 ref" href="#418Val" title='Val' data-ref="418Val" data-ref-filename="418Val">Val</a>);</td></tr>
<tr><th id="698">698</th><td>}</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrcV216' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej">decodeOperand_VSrcV216</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="419Val" title='Val' data-type='unsigned int' data-ref="419Val" data-ref-filename="419Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="701">701</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</a>, <a class="local col9 ref" href="#419Val" title='Val' data-ref="419Val" data-ref-filename="419Val">Val</a>);</td></tr>
<tr><th id="702">702</th><td>}</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej">decodeOperand_VGPR_32</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="420Val" title='Val' data-type='unsigned int' data-ref="420Val" data-ref-filename="420Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="705">705</th><td>  <i>// Some instructions have operand restrictions beyond what the encoding</i></td></tr>
<tr><th id="706">706</th><td><i>  // allows. Some ordinarily VSrc_32 operands are VGPR_32, so clear the extra</i></td></tr>
<tr><th id="707">707</th><td><i>  // high bit.</i></td></tr>
<tr><th id="708">708</th><td>  <a class="local col0 ref" href="#420Val" title='Val' data-ref="420Val" data-ref-filename="420Val">Val</a> &amp;= <var>255</var>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClassID" title='llvm::AMDGPU::VGPR_32RegClassID' data-ref="llvm::AMDGPU::VGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_32RegClassID">VGPR_32RegClassID</a>, <a class="local col0 ref" href="#420Val" title='Val' data-ref="420Val" data-ref-filename="420Val">Val</a>);</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej">decodeOperand_VRegOrLds_32</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="421Val" title='Val' data-type='unsigned int' data-ref="421Val" data-ref-filename="421Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="714">714</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>, <a class="local col1 ref" href="#421Val" title='Val' data-ref="421Val" data-ref-filename="421Val">Val</a>);</td></tr>
<tr><th id="715">715</th><td>}</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_AGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_AGPR_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_AGPR_32Ej">decodeOperand_AGPR_32</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="422Val" title='Val' data-type='unsigned int' data-ref="422Val" data-ref-filename="422Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="718">718</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClassID" title='llvm::AMDGPU::AGPR_32RegClassID' data-ref="llvm::AMDGPU::AGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..AGPR_32RegClassID">AGPR_32RegClassID</a>, <a class="local col2 ref" href="#422Val" title='Val' data-ref="422Val" data-ref-filename="422Val">Val</a> &amp; <var>255</var>);</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_128Ej">decodeOperand_AReg_128</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="423Val" title='Val' data-type='unsigned int' data-ref="423Val" data-ref-filename="423Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="722">722</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_128RegClassID" title='llvm::AMDGPU::AReg_128RegClassID' data-ref="llvm::AMDGPU::AReg_128RegClassID" data-ref-filename="llvm..AMDGPU..AReg_128RegClassID">AReg_128RegClassID</a>, <a class="local col3 ref" href="#423Val" title='Val' data-ref="423Val" data-ref-filename="423Val">Val</a> &amp; <var>255</var>);</td></tr>
<tr><th id="723">723</th><td>}</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_512Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_512Ej">decodeOperand_AReg_512</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="424Val" title='Val' data-type='unsigned int' data-ref="424Val" data-ref-filename="424Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="726">726</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_512RegClassID" title='llvm::AMDGPU::AReg_512RegClassID' data-ref="llvm::AMDGPU::AReg_512RegClassID" data-ref-filename="llvm..AMDGPU..AReg_512RegClassID">AReg_512RegClassID</a>, <a class="local col4 ref" href="#424Val" title='Val' data-ref="424Val" data-ref-filename="424Val">Val</a> &amp; <var>255</var>);</td></tr>
<tr><th id="727">727</th><td>}</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler23decodeOperand_AReg_1024Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AReg_1024' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeOperand_AReg_1024Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeOperand_AReg_1024Ej">decodeOperand_AReg_1024</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="425Val" title='Val' data-type='unsigned int' data-ref="425Val" data-ref-filename="425Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="730">730</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_1024RegClassID" title='llvm::AMDGPU::AReg_1024RegClassID' data-ref="llvm::AMDGPU::AReg_1024RegClassID" data-ref-filename="llvm..AMDGPU..AReg_1024RegClassID">AReg_1024RegClassID</a>, <a class="local col5 ref" href="#425Val" title='Val' data-ref="425Val" data-ref-filename="425Val">Val</a> &amp; <var>255</var>);</td></tr>
<tr><th id="731">731</th><td>}</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AV_32' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_32Ej">decodeOperand_AV_32</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="426Val" title='Val' data-type='unsigned int' data-ref="426Val" data-ref-filename="426Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="734">734</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>, <a class="local col6 ref" href="#426Val" title='Val' data-ref="426Val" data-ref-filename="426Val">Val</a>);</td></tr>
<tr><th id="735">735</th><td>}</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AV_64' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_64Ej">decodeOperand_AV_64</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="427Val" title='Val' data-type='unsigned int' data-ref="427Val" data-ref-filename="427Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="738">738</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>, <a class="local col7 ref" href="#427Val" title='Val' data-ref="427Val" data-ref-filename="427Val">Val</a>);</td></tr>
<tr><th id="739">739</th><td>}</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej">decodeOperand_VReg_64</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="428Val" title='Val' data-type='unsigned int' data-ref="428Val" data-ref-filename="428Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="742">742</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClassID" title='llvm::AMDGPU::VReg_64RegClassID' data-ref="llvm::AMDGPU::VReg_64RegClassID" data-ref-filename="llvm..AMDGPU..VReg_64RegClassID">VReg_64RegClassID</a>, <a class="local col8 ref" href="#428Val" title='Val' data-ref="428Val" data-ref-filename="428Val">Val</a>);</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_96' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej">decodeOperand_VReg_96</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="429Val" title='Val' data-type='unsigned int' data-ref="429Val" data-ref-filename="429Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="746">746</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_96RegClassID" title='llvm::AMDGPU::VReg_96RegClassID' data-ref="llvm::AMDGPU::VReg_96RegClassID" data-ref-filename="llvm..AMDGPU..VReg_96RegClassID">VReg_96RegClassID</a>, <a class="local col9 ref" href="#429Val" title='Val' data-ref="429Val" data-ref-filename="429Val">Val</a>);</td></tr>
<tr><th id="747">747</th><td>}</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej">decodeOperand_VReg_128</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="430Val" title='Val' data-type='unsigned int' data-ref="430Val" data-ref-filename="430Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="750">750</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClassID" title='llvm::AMDGPU::VReg_128RegClassID' data-ref="llvm::AMDGPU::VReg_128RegClassID" data-ref-filename="llvm..AMDGPU..VReg_128RegClassID">VReg_128RegClassID</a>, <a class="local col0 ref" href="#430Val" title='Val' data-ref="430Val" data-ref-filename="430Val">Val</a>);</td></tr>
<tr><th id="751">751</th><td>}</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_256Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_256' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_256Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_256Ej">decodeOperand_VReg_256</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="431Val" title='Val' data-type='unsigned int' data-ref="431Val" data-ref-filename="431Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="754">754</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_256RegClassID" title='llvm::AMDGPU::VReg_256RegClassID' data-ref="llvm::AMDGPU::VReg_256RegClassID" data-ref-filename="llvm..AMDGPU..VReg_256RegClassID">VReg_256RegClassID</a>, <a class="local col1 ref" href="#431Val" title='Val' data-ref="431Val" data-ref-filename="431Val">Val</a>);</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_512Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_512Ej">decodeOperand_VReg_512</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="432Val" title='Val' data-type='unsigned int' data-ref="432Val" data-ref-filename="432Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="758">758</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_512RegClassID" title='llvm::AMDGPU::VReg_512RegClassID' data-ref="llvm::AMDGPU::VReg_512RegClassID" data-ref-filename="llvm..AMDGPU..VReg_512RegClassID">VReg_512RegClassID</a>, <a class="local col2 ref" href="#432Val" title='Val' data-ref="432Val" data-ref-filename="432Val">Val</a>);</td></tr>
<tr><th id="759">759</th><td>}</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="433Val" title='Val' data-type='unsigned int' data-ref="433Val" data-ref-filename="433Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="762">762</th><td>  <i>// table-gen generated disassembler doesn't care about operand types</i></td></tr>
<tr><th id="763">763</th><td><i>  // leaving only registry class so SSrc_32 operand turns into SReg_32</i></td></tr>
<tr><th id="764">764</th><td><i>  // and therefore we accept immediates and literals here as well</i></td></tr>
<tr><th id="765">765</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>, <a class="local col3 ref" href="#433Val" title='Val' data-ref="433Val" data-ref-filename="433Val">Val</a>);</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj">decodeOperand_SReg_32_XM0_XEXEC</dfn>(</td></tr>
<tr><th id="769">769</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="434Val" title='Val' data-type='unsigned int' data-ref="434Val" data-ref-filename="434Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="770">770</th><td>  <i>// SReg_32_XM0 is SReg_32 without M0 or EXEC_LO/EXEC_HI</i></td></tr>
<tr><th id="771">771</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<a class="local col4 ref" href="#434Val" title='Val' data-ref="434Val" data-ref-filename="434Val">Val</a>);</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI' data-ref="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj">decodeOperand_SReg_32_XEXEC_HI</dfn>(</td></tr>
<tr><th id="775">775</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="435Val" title='Val' data-type='unsigned int' data-ref="435Val" data-ref-filename="435Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="776">776</th><td>  <i>// SReg_32_XM0 is SReg_32 without EXEC_HI</i></td></tr>
<tr><th id="777">777</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<a class="local col5 ref" href="#435Val" title='Val' data-ref="435Val" data-ref-filename="435Val">Val</a>);</td></tr>
<tr><th id="778">778</th><td>}</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej">decodeOperand_SRegOrLds_32</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="436Val" title='Val' data-type='unsigned int' data-ref="436Val" data-ref-filename="436Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="781">781</th><td>  <i>// table-gen generated disassembler doesn't care about operand types</i></td></tr>
<tr><th id="782">782</th><td><i>  // leaving only registry class so SSrc_32 operand turns into SReg_32</i></td></tr>
<tr><th id="783">783</th><td><i>  // and therefore we accept immediates and literals here as well</i></td></tr>
<tr><th id="784">784</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>, <a class="local col6 ref" href="#436Val" title='Val' data-ref="436Val" data-ref-filename="436Val">Val</a>);</td></tr>
<tr><th id="785">785</th><td>}</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej">decodeOperand_SReg_64</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="437Val" title='Val' data-type='unsigned int' data-ref="437Val" data-ref-filename="437Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="788">788</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>, <a class="local col7 ref" href="#437Val" title='Val' data-ref="437Val" data-ref-filename="437Val">Val</a>);</td></tr>
<tr><th id="789">789</th><td>}</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj">decodeOperand_SReg_64_XEXEC</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="438Val" title='Val' data-type='unsigned int' data-ref="438Val" data-ref-filename="438Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="792">792</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>, <a class="local col8 ref" href="#438Val" title='Val' data-ref="438Val" data-ref-filename="438Val">Val</a>);</td></tr>
<tr><th id="793">793</th><td>}</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej">decodeOperand_SReg_128</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="439Val" title='Val' data-type='unsigned int' data-ref="439Val" data-ref-filename="439Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="796">796</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>, <a class="local col9 ref" href="#439Val" title='Val' data-ref="439Val" data-ref-filename="439Val">Val</a>);</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_256' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej">decodeOperand_SReg_256</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="440Val" title='Val' data-type='unsigned int' data-ref="440Val" data-ref-filename="440Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="800">800</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW256" title='llvm::AMDGPUDisassembler::OPW256' data-ref="llvm::AMDGPUDisassembler::OPW256" data-ref-filename="llvm..AMDGPUDisassembler..OPW256">OPW256</a>, <a class="local col0 ref" href="#440Val" title='Val' data-ref="440Val" data-ref-filename="440Val">Val</a>);</td></tr>
<tr><th id="801">801</th><td>}</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej">decodeOperand_SReg_512</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="441Val" title='Val' data-type='unsigned int' data-ref="441Val" data-ref-filename="441Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="804">804</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW512" title='llvm::AMDGPUDisassembler::OPW512' data-ref="llvm::AMDGPUDisassembler::OPW512" data-ref-filename="llvm..AMDGPUDisassembler..OPW512">OPW512</a>, <a class="local col1 ref" href="#441Val" title='Val' data-ref="441Val" data-ref-filename="441Val">Val</a>);</td></tr>
<tr><th id="805">805</th><td>}</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" title='llvm::AMDGPUDisassembler::decodeLiteralConstant' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv">decodeLiteralConstant</dfn>() <em>const</em> {</td></tr>
<tr><th id="808">808</th><td>  <i>// For now all literal constants are supposed to be unsigned integer</i></td></tr>
<tr><th id="809">809</th><td><i>  // ToDo: deal with signed/unsigned 64-bit integer constants</i></td></tr>
<tr><th id="810">810</th><td><i>  // ToDo: deal with float/double constants</i></td></tr>
<tr><th id="811">811</th><td>  <b>if</b> (!<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral" data-ref-filename="llvm..AMDGPUDisassembler..HasLiteral">HasLiteral</a>) {</td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) {</td></tr>
<tr><th id="813">813</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<var>0</var>, <a class="ref fn fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"cannot read literal, inst bytes left "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_" data-ref-filename="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="814">814</th><td>                        <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine">Twine</a><a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKm" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKm" data-ref-filename="_ZN4llvm5TwineC1ERKm">(</a><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>()));</td></tr>
<tr><th id="815">815</th><td>    }</td></tr>
<tr><th id="816">816</th><td>    <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral" data-ref-filename="llvm..AMDGPUDisassembler..HasLiteral">HasLiteral</a> = <b>true</b>;</td></tr>
<tr><th id="817">817</th><td>    <a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Literal" title='llvm::AMDGPUDisassembler::Literal' data-ref="llvm::AMDGPUDisassembler::Literal" data-ref-filename="llvm..AMDGPUDisassembler..Literal">Literal</a> = <a class="tu ref fn" href="#_ZL8eatBytesRN4llvm8ArrayRefIhEE" title='eatBytes' data-use='c' data-ref="_ZL8eatBytesRN4llvm8ArrayRefIhEE" data-ref-filename="_ZL8eatBytesRN4llvm8ArrayRefIhEE">eatBytes</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</a></span>);</td></tr>
<tr><th id="818">818</th><td>  }</td></tr>
<tr><th id="819">819</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::Literal" title='llvm::AMDGPUDisassembler::Literal' data-ref="llvm::AMDGPUDisassembler::Literal" data-ref-filename="llvm..AMDGPUDisassembler..Literal">Literal</a>);</td></tr>
<tr><th id="820">820</th><td>}</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="442Imm" title='Imm' data-type='unsigned int' data-ref="442Imm" data-ref-filename="442Imm">Imm</dfn>) {</td></tr>
<tr><th id="823">823</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Imm &gt;= INLINE_INTEGER_C_MIN &amp;&amp; Imm &lt;= INLINE_INTEGER_C_MAX);</td></tr>
<tr><th id="826">826</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>((<a class="local col2 ref" href="#442Imm" title='Imm' data-ref="442Imm" data-ref-filename="442Imm">Imm</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_INTEGER_C_POSITIVE_MAX">INLINE_INTEGER_C_POSITIVE_MAX</a>) ?</td></tr>
<tr><th id="827">827</th><td>    (<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;(<a class="local col2 ref" href="#442Imm" title='Imm' data-ref="442Imm" data-ref-filename="442Imm">Imm</a>) - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</a>) :</td></tr>
<tr><th id="828">828</th><td>    (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_INTEGER_C_POSITIVE_MAX">INLINE_INTEGER_C_POSITIVE_MAX</a> - <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;(<a class="local col2 ref" href="#442Imm" title='Imm' data-ref="442Imm" data-ref-filename="442Imm">Imm</a>)));</td></tr>
<tr><th id="829">829</th><td>      <i>// Cast prevents negative overflow.</i></td></tr>
<tr><th id="830">830</th><td>}</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><em>static</em> <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="tu decl def fn" id="_ZL17getInlineImmVal32j" title='getInlineImmVal32' data-type='int64_t getInlineImmVal32(unsigned int Imm)' data-ref="_ZL17getInlineImmVal32j" data-ref-filename="_ZL17getInlineImmVal32j">getInlineImmVal32</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="443Imm" title='Imm' data-type='unsigned int' data-ref="443Imm" data-ref-filename="443Imm">Imm</dfn>) {</td></tr>
<tr><th id="833">833</th><td>  <b>switch</b> (<a class="local col3 ref" href="#443Imm" title='Imm' data-ref="443Imm" data-ref-filename="443Imm">Imm</a>) {</td></tr>
<tr><th id="834">834</th><td>  <b>case</b> <var>240</var>:</td></tr>
<tr><th id="835">835</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>0.5f</var>);</td></tr>
<tr><th id="836">836</th><td>  <b>case</b> <var>241</var>:</td></tr>
<tr><th id="837">837</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>0.5f</var>);</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> <var>242</var>:</td></tr>
<tr><th id="839">839</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>1.0f</var>);</td></tr>
<tr><th id="840">840</th><td>  <b>case</b> <var>243</var>:</td></tr>
<tr><th id="841">841</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>1.0f</var>);</td></tr>
<tr><th id="842">842</th><td>  <b>case</b> <var>244</var>:</td></tr>
<tr><th id="843">843</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>2.0f</var>);</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> <var>245</var>:</td></tr>
<tr><th id="845">845</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>2.0f</var>);</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> <var>246</var>:</td></tr>
<tr><th id="847">847</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>4.0f</var>);</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> <var>247</var>:</td></tr>
<tr><th id="849">849</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>4.0f</var>);</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> <var>248</var>: <i>// 1 / (2 * PI)</i></td></tr>
<tr><th id="851">851</th><td>    <b>return</b> <var>0x3e22f983</var>;</td></tr>
<tr><th id="852">852</th><td>  <b>default</b>:</td></tr>
<tr><th id="853">853</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid fp inline imm"</q>);</td></tr>
<tr><th id="854">854</th><td>  }</td></tr>
<tr><th id="855">855</th><td>}</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><em>static</em> <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="tu decl def fn" id="_ZL17getInlineImmVal64j" title='getInlineImmVal64' data-type='int64_t getInlineImmVal64(unsigned int Imm)' data-ref="_ZL17getInlineImmVal64j" data-ref-filename="_ZL17getInlineImmVal64j">getInlineImmVal64</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="444Imm" title='Imm' data-type='unsigned int' data-ref="444Imm" data-ref-filename="444Imm">Imm</dfn>) {</td></tr>
<tr><th id="858">858</th><td>  <b>switch</b> (<a class="local col4 ref" href="#444Imm" title='Imm' data-ref="444Imm" data-ref-filename="444Imm">Imm</a>) {</td></tr>
<tr><th id="859">859</th><td>  <b>case</b> <var>240</var>:</td></tr>
<tr><th id="860">860</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>0.5</var>);</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> <var>241</var>:</td></tr>
<tr><th id="862">862</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>0.5</var>);</td></tr>
<tr><th id="863">863</th><td>  <b>case</b> <var>242</var>:</td></tr>
<tr><th id="864">864</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>1.0</var>);</td></tr>
<tr><th id="865">865</th><td>  <b>case</b> <var>243</var>:</td></tr>
<tr><th id="866">866</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>1.0</var>);</td></tr>
<tr><th id="867">867</th><td>  <b>case</b> <var>244</var>:</td></tr>
<tr><th id="868">868</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>2.0</var>);</td></tr>
<tr><th id="869">869</th><td>  <b>case</b> <var>245</var>:</td></tr>
<tr><th id="870">870</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>2.0</var>);</td></tr>
<tr><th id="871">871</th><td>  <b>case</b> <var>246</var>:</td></tr>
<tr><th id="872">872</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>4.0</var>);</td></tr>
<tr><th id="873">873</th><td>  <b>case</b> <var>247</var>:</td></tr>
<tr><th id="874">874</th><td>    <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd" data-ref-filename="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>4.0</var>);</td></tr>
<tr><th id="875">875</th><td>  <b>case</b> <var>248</var>: <i>// 1 / (2 * PI)</i></td></tr>
<tr><th id="876">876</th><td>    <b>return</b> <var>0x3fc45f306dc9c882</var>;</td></tr>
<tr><th id="877">877</th><td>  <b>default</b>:</td></tr>
<tr><th id="878">878</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid fp inline imm"</q>);</td></tr>
<tr><th id="879">879</th><td>  }</td></tr>
<tr><th id="880">880</th><td>}</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><em>static</em> <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="tu decl def fn" id="_ZL17getInlineImmVal16j" title='getInlineImmVal16' data-type='int64_t getInlineImmVal16(unsigned int Imm)' data-ref="_ZL17getInlineImmVal16j" data-ref-filename="_ZL17getInlineImmVal16j">getInlineImmVal16</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="445Imm" title='Imm' data-type='unsigned int' data-ref="445Imm" data-ref-filename="445Imm">Imm</dfn>) {</td></tr>
<tr><th id="883">883</th><td>  <b>switch</b> (<a class="local col5 ref" href="#445Imm" title='Imm' data-ref="445Imm" data-ref-filename="445Imm">Imm</a>) {</td></tr>
<tr><th id="884">884</th><td>  <b>case</b> <var>240</var>:</td></tr>
<tr><th id="885">885</th><td>    <b>return</b> <var>0x3800</var>;</td></tr>
<tr><th id="886">886</th><td>  <b>case</b> <var>241</var>:</td></tr>
<tr><th id="887">887</th><td>    <b>return</b> <var>0xB800</var>;</td></tr>
<tr><th id="888">888</th><td>  <b>case</b> <var>242</var>:</td></tr>
<tr><th id="889">889</th><td>    <b>return</b> <var>0x3C00</var>;</td></tr>
<tr><th id="890">890</th><td>  <b>case</b> <var>243</var>:</td></tr>
<tr><th id="891">891</th><td>    <b>return</b> <var>0xBC00</var>;</td></tr>
<tr><th id="892">892</th><td>  <b>case</b> <var>244</var>:</td></tr>
<tr><th id="893">893</th><td>    <b>return</b> <var>0x4000</var>;</td></tr>
<tr><th id="894">894</th><td>  <b>case</b> <var>245</var>:</td></tr>
<tr><th id="895">895</th><td>    <b>return</b> <var>0xC000</var>;</td></tr>
<tr><th id="896">896</th><td>  <b>case</b> <var>246</var>:</td></tr>
<tr><th id="897">897</th><td>    <b>return</b> <var>0x4400</var>;</td></tr>
<tr><th id="898">898</th><td>  <b>case</b> <var>247</var>:</td></tr>
<tr><th id="899">899</th><td>    <b>return</b> <var>0xC400</var>;</td></tr>
<tr><th id="900">900</th><td>  <b>case</b> <var>248</var>: <i>// 1 / (2 * PI)</i></td></tr>
<tr><th id="901">901</th><td>    <b>return</b> <var>0x3118</var>;</td></tr>
<tr><th id="902">902</th><td>  <b>default</b>:</td></tr>
<tr><th id="903">903</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid fp inline imm"</q>);</td></tr>
<tr><th id="904">904</th><td>  }</td></tr>
<tr><th id="905">905</th><td>}</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</dfn>(<a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col6 decl" id="446Width" title='Width' data-type='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="446Width" data-ref-filename="446Width">Width</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="447Imm" title='Imm' data-type='unsigned int' data-ref="447Imm" data-ref-filename="447Imm">Imm</dfn>) {</td></tr>
<tr><th id="908">908</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Imm &gt;= AMDGPU::EncValues::INLINE_FLOATING_C_MIN</td></tr>
<tr><th id="909">909</th><td>      &amp;&amp; Imm &lt;= AMDGPU::EncValues::INLINE_FLOATING_C_MAX);</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <i>// ToDo: case 248: 1/(2*PI) - is allowed only on VI</i></td></tr>
<tr><th id="912">912</th><td>  <b>switch</b> (<a class="local col6 ref" href="#446Width" title='Width' data-ref="446Width" data-ref-filename="446Width">Width</a>) {</td></tr>
<tr><th id="913">913</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>:</td></tr>
<tr><th id="914">914</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>: <i>// splat constants</i></td></tr>
<tr><th id="915">915</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW512" title='llvm::AMDGPUDisassembler::OPW512' data-ref="llvm::AMDGPUDisassembler::OPW512" data-ref-filename="llvm..AMDGPUDisassembler..OPW512">OPW512</a>:</td></tr>
<tr><th id="916">916</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW1024" title='llvm::AMDGPUDisassembler::OPW1024' data-ref="llvm::AMDGPUDisassembler::OPW1024" data-ref-filename="llvm..AMDGPUDisassembler..OPW1024">OPW1024</a>:</td></tr>
<tr><th id="917">917</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="tu ref fn" href="#_ZL17getInlineImmVal32j" title='getInlineImmVal32' data-use='c' data-ref="_ZL17getInlineImmVal32j" data-ref-filename="_ZL17getInlineImmVal32j">getInlineImmVal32</a>(<a class="local col7 ref" href="#447Imm" title='Imm' data-ref="447Imm" data-ref-filename="447Imm">Imm</a>));</td></tr>
<tr><th id="918">918</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>:</td></tr>
<tr><th id="919">919</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="tu ref fn" href="#_ZL17getInlineImmVal64j" title='getInlineImmVal64' data-use='c' data-ref="_ZL17getInlineImmVal64j" data-ref-filename="_ZL17getInlineImmVal64j">getInlineImmVal64</a>(<a class="local col7 ref" href="#447Imm" title='Imm' data-ref="447Imm" data-ref-filename="447Imm">Imm</a>));</td></tr>
<tr><th id="920">920</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>:</td></tr>
<tr><th id="921">921</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</a>:</td></tr>
<tr><th id="922">922</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="tu ref fn" href="#_ZL17getInlineImmVal16j" title='getInlineImmVal16' data-use='c' data-ref="_ZL17getInlineImmVal16j" data-ref-filename="_ZL17getInlineImmVal16j">getInlineImmVal16</a>(<a class="local col7 ref" href="#447Imm" title='Imm' data-ref="447Imm" data-ref-filename="447Imm">Imm</a>));</td></tr>
<tr><th id="923">923</th><td>  <b>default</b>:</td></tr>
<tr><th id="924">924</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"implement me"</q>);</td></tr>
<tr><th id="925">925</th><td>  }</td></tr>
<tr><th id="926">926</th><td>}</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><em>unsigned</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col8 decl" id="448Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="448Width" data-ref-filename="448Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="929">929</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_);</td></tr>
<tr><th id="932">932</th><td>  <b>switch</b> (<a class="local col8 ref" href="#448Width" title='Width' data-ref="448Width" data-ref-filename="448Width">Width</a>) {</td></tr>
<tr><th id="933">933</th><td>  <b>default</b>: <i>// fall</i></td></tr>
<tr><th id="934">934</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>:</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>:</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</a>:</td></tr>
<tr><th id="937">937</th><td>    <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClassID" title='llvm::AMDGPU::VGPR_32RegClassID' data-ref="llvm::AMDGPU::VGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..VGPR_32RegClassID">VGPR_32RegClassID</a>;</td></tr>
<tr><th id="938">938</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClassID" title='llvm::AMDGPU::VReg_64RegClassID' data-ref="llvm::AMDGPU::VReg_64RegClassID" data-ref-filename="llvm..AMDGPU..VReg_64RegClassID">VReg_64RegClassID</a>;</td></tr>
<tr><th id="939">939</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_128RegClassID" title='llvm::AMDGPU::VReg_128RegClassID' data-ref="llvm::AMDGPU::VReg_128RegClassID" data-ref-filename="llvm..AMDGPU..VReg_128RegClassID">VReg_128RegClassID</a>;</td></tr>
<tr><th id="940">940</th><td>  }</td></tr>
<tr><th id="941">941</th><td>}</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><em>unsigned</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getAgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE">getAgprClassId</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col9 decl" id="449Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="449Width" data-ref-filename="449Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="944">944</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_);</td></tr>
<tr><th id="947">947</th><td>  <b>switch</b> (<a class="local col9 ref" href="#449Width" title='Width' data-ref="449Width" data-ref-filename="449Width">Width</a>) {</td></tr>
<tr><th id="948">948</th><td>  <b>default</b>: <i>// fall</i></td></tr>
<tr><th id="949">949</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>:</td></tr>
<tr><th id="950">950</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>:</td></tr>
<tr><th id="951">951</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</a>:</td></tr>
<tr><th id="952">952</th><td>    <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AGPR_32RegClassID" title='llvm::AMDGPU::AGPR_32RegClassID' data-ref="llvm::AMDGPU::AGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..AGPR_32RegClassID">AGPR_32RegClassID</a>;</td></tr>
<tr><th id="953">953</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_64RegClassID" title='llvm::AMDGPU::AReg_64RegClassID' data-ref="llvm::AMDGPU::AReg_64RegClassID" data-ref-filename="llvm..AMDGPU..AReg_64RegClassID">AReg_64RegClassID</a>;</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_128RegClassID" title='llvm::AMDGPU::AReg_128RegClassID' data-ref="llvm::AMDGPU::AReg_128RegClassID" data-ref-filename="llvm..AMDGPU..AReg_128RegClassID">AReg_128RegClassID</a>;</td></tr>
<tr><th id="955">955</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW256" title='llvm::AMDGPUDisassembler::OPW256' data-ref="llvm::AMDGPUDisassembler::OPW256" data-ref-filename="llvm..AMDGPUDisassembler..OPW256">OPW256</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_256RegClassID" title='llvm::AMDGPU::AReg_256RegClassID' data-ref="llvm::AMDGPU::AReg_256RegClassID" data-ref-filename="llvm..AMDGPU..AReg_256RegClassID">AReg_256RegClassID</a>;</td></tr>
<tr><th id="956">956</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW512" title='llvm::AMDGPUDisassembler::OPW512' data-ref="llvm::AMDGPUDisassembler::OPW512" data-ref-filename="llvm..AMDGPUDisassembler..OPW512">OPW512</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_512RegClassID" title='llvm::AMDGPU::AReg_512RegClassID' data-ref="llvm::AMDGPU::AReg_512RegClassID" data-ref-filename="llvm..AMDGPU..AReg_512RegClassID">AReg_512RegClassID</a>;</td></tr>
<tr><th id="957">957</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW1024" title='llvm::AMDGPUDisassembler::OPW1024' data-ref="llvm::AMDGPUDisassembler::OPW1024" data-ref-filename="llvm..AMDGPUDisassembler..OPW1024">OPW1024</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::AReg_1024RegClassID" title='llvm::AMDGPU::AReg_1024RegClassID' data-ref="llvm::AMDGPU::AReg_1024RegClassID" data-ref-filename="llvm..AMDGPU..AReg_1024RegClassID">AReg_1024RegClassID</a>;</td></tr>
<tr><th id="958">958</th><td>  }</td></tr>
<tr><th id="959">959</th><td>}</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><em>unsigned</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col0 decl" id="450Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="450Width" data-ref-filename="450Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="963">963</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_);</td></tr>
<tr><th id="966">966</th><td>  <b>switch</b> (<a class="local col0 ref" href="#450Width" title='Width' data-ref="450Width" data-ref-filename="450Width">Width</a>) {</td></tr>
<tr><th id="967">967</th><td>  <b>default</b>: <i>// fall</i></td></tr>
<tr><th id="968">968</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>:</td></tr>
<tr><th id="969">969</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>:</td></tr>
<tr><th id="970">970</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</a>:</td></tr>
<tr><th id="971">971</th><td>    <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClassID" title='llvm::AMDGPU::SGPR_32RegClassID' data-ref="llvm::AMDGPU::SGPR_32RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_32RegClassID">SGPR_32RegClassID</a>;</td></tr>
<tr><th id="972">972</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_64RegClassID" title='llvm::AMDGPU::SGPR_64RegClassID' data-ref="llvm::AMDGPU::SGPR_64RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_64RegClassID">SGPR_64RegClassID</a>;</td></tr>
<tr><th id="973">973</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_128RegClassID" title='llvm::AMDGPU::SGPR_128RegClassID' data-ref="llvm::AMDGPU::SGPR_128RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_128RegClassID">SGPR_128RegClassID</a>;</td></tr>
<tr><th id="974">974</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW256" title='llvm::AMDGPUDisassembler::OPW256' data-ref="llvm::AMDGPUDisassembler::OPW256" data-ref-filename="llvm..AMDGPUDisassembler..OPW256">OPW256</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_256RegClassID" title='llvm::AMDGPU::SGPR_256RegClassID' data-ref="llvm::AMDGPU::SGPR_256RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_256RegClassID">SGPR_256RegClassID</a>;</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW512" title='llvm::AMDGPUDisassembler::OPW512' data-ref="llvm::AMDGPUDisassembler::OPW512" data-ref-filename="llvm..AMDGPUDisassembler..OPW512">OPW512</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_512RegClassID" title='llvm::AMDGPU::SGPR_512RegClassID' data-ref="llvm::AMDGPU::SGPR_512RegClassID" data-ref-filename="llvm..AMDGPU..SGPR_512RegClassID">SGPR_512RegClassID</a>;</td></tr>
<tr><th id="976">976</th><td>  }</td></tr>
<tr><th id="977">977</th><td>}</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><em>unsigned</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col1 decl" id="451Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="451Width" data-ref-filename="451Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="980">980</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OPW_FIRST_ &lt;= Width &amp;&amp; Width &lt; OPW_LAST_);</td></tr>
<tr><th id="983">983</th><td>  <b>switch</b> (<a class="local col1 ref" href="#451Width" title='Width' data-ref="451Width" data-ref-filename="451Width">Width</a>) {</td></tr>
<tr><th id="984">984</th><td>  <b>default</b>: <i>// fall</i></td></tr>
<tr><th id="985">985</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>:</td></tr>
<tr><th id="986">986</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>:</td></tr>
<tr><th id="987">987</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</a>:</td></tr>
<tr><th id="988">988</th><td>    <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_32RegClassID" title='llvm::AMDGPU::TTMP_32RegClassID' data-ref="llvm::AMDGPU::TTMP_32RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_32RegClassID">TTMP_32RegClassID</a>;</td></tr>
<tr><th id="989">989</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_64RegClassID" title='llvm::AMDGPU::TTMP_64RegClassID' data-ref="llvm::AMDGPU::TTMP_64RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_64RegClassID">TTMP_64RegClassID</a>;</td></tr>
<tr><th id="990">990</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_128RegClassID" title='llvm::AMDGPU::TTMP_128RegClassID' data-ref="llvm::AMDGPU::TTMP_128RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_128RegClassID">TTMP_128RegClassID</a>;</td></tr>
<tr><th id="991">991</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW256" title='llvm::AMDGPUDisassembler::OPW256' data-ref="llvm::AMDGPUDisassembler::OPW256" data-ref-filename="llvm..AMDGPUDisassembler..OPW256">OPW256</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_256RegClassID" title='llvm::AMDGPU::TTMP_256RegClassID' data-ref="llvm::AMDGPU::TTMP_256RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_256RegClassID">TTMP_256RegClassID</a>;</td></tr>
<tr><th id="992">992</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW512" title='llvm::AMDGPUDisassembler::OPW512' data-ref="llvm::AMDGPUDisassembler::OPW512" data-ref-filename="llvm..AMDGPUDisassembler..OPW512">OPW512</a>: <b>return</b> <a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TTMP_512RegClassID" title='llvm::AMDGPU::TTMP_512RegClassID' data-ref="llvm::AMDGPU::TTMP_512RegClassID" data-ref-filename="llvm..AMDGPU..TTMP_512RegClassID">TTMP_512RegClassID</a>;</td></tr>
<tr><th id="993">993</th><td>  }</td></tr>
<tr><th id="994">994</th><td>}</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><em>int</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="452Val" title='Val' data-type='unsigned int' data-ref="452Val" data-ref-filename="452Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="997">997</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="453TTmpMin" title='TTmpMin' data-type='unsigned int' data-ref="453TTmpMin" data-ref-filename="453TTmpMin">TTmpMin</dfn> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" title='llvm::AMDGPUDisassembler::isGFX9Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv">isGFX9Plus</a>() ? <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MIN" title='llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MIN' data-ref="llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MIN" data-ref-filename="llvm..AMDGPU..EncValues..TTMP_GFX9PLUS_MIN">TTMP_GFX9PLUS_MIN</a> : <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_VI_MIN" title='llvm::AMDGPU::EncValues::TTMP_VI_MIN' data-ref="llvm::AMDGPU::EncValues::TTMP_VI_MIN" data-ref-filename="llvm..AMDGPU..EncValues..TTMP_VI_MIN">TTMP_VI_MIN</a>;</td></tr>
<tr><th id="1000">1000</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="454TTmpMax" title='TTmpMax' data-type='unsigned int' data-ref="454TTmpMax" data-ref-filename="454TTmpMax">TTmpMax</dfn> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" title='llvm::AMDGPUDisassembler::isGFX9Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv">isGFX9Plus</a>() ? <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MAX" title='llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MAX' data-ref="llvm::AMDGPU::EncValues::TTMP_GFX9PLUS_MAX" data-ref-filename="llvm..AMDGPU..EncValues..TTMP_GFX9PLUS_MAX">TTMP_GFX9PLUS_MAX</a> : <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::TTMP_VI_MAX" title='llvm::AMDGPU::EncValues::TTMP_VI_MAX' data-ref="llvm::AMDGPU::EncValues::TTMP_VI_MAX" data-ref-filename="llvm..AMDGPU..EncValues..TTMP_VI_MAX">TTMP_VI_MAX</a>;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <b>return</b> (<a class="local col3 ref" href="#453TTmpMin" title='TTmpMin' data-ref="453TTmpMin" data-ref-filename="453TTmpMin">TTmpMin</a> &lt;= <a class="local col2 ref" href="#452Val" title='Val' data-ref="452Val" data-ref-filename="452Val">Val</a> &amp;&amp; <a class="local col2 ref" href="#452Val" title='Val' data-ref="452Val" data-ref-filename="452Val">Val</a> &lt;= <a class="local col4 ref" href="#454TTmpMax" title='TTmpMax' data-ref="454TTmpMax" data-ref-filename="454TTmpMax">TTmpMax</a>)? <a class="local col2 ref" href="#452Val" title='Val' data-ref="452Val" data-ref-filename="452Val">Val</a> - <a class="local col3 ref" href="#453TTmpMin" title='TTmpMin' data-ref="453TTmpMin" data-ref-filename="453TTmpMin">TTmpMin</a> : -<var>1</var>;</td></tr>
<tr><th id="1003">1003</th><td>}</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col5 decl" id="455Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="455Width" data-ref-filename="455Width">Width</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="456Val" title='Val' data-type='unsigned int' data-ref="456Val" data-ref-filename="456Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1006">1006</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Val &lt; <var>1024</var>); <i>// enum10</i></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <em>bool</em> <dfn class="local col7 decl" id="457IsAGPR" title='IsAGPR' data-type='bool' data-ref="457IsAGPR" data-ref-filename="457IsAGPR">IsAGPR</dfn> = <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &amp; <var>512</var>;</td></tr>
<tr><th id="1011">1011</th><td>  <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &amp;= <var>511</var>;</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::VGPR_MIN" title='llvm::AMDGPU::EncValues::VGPR_MIN' data-ref="llvm::AMDGPU::EncValues::VGPR_MIN" data-ref-filename="llvm..AMDGPU..EncValues..VGPR_MIN">VGPR_MIN</a> &lt;= <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &amp;&amp; <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::VGPR_MAX" title='llvm::AMDGPU::EncValues::VGPR_MAX' data-ref="llvm::AMDGPU::EncValues::VGPR_MAX" data-ref-filename="llvm..AMDGPU..EncValues..VGPR_MAX">VGPR_MAX</a>) {</td></tr>
<tr><th id="1014">1014</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="local col7 ref" href="#457IsAGPR" title='IsAGPR' data-ref="457IsAGPR" data-ref-filename="457IsAGPR">IsAGPR</a> ? <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getAgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE">getAgprClassId</a>(<a class="local col5 ref" href="#455Width" title='Width' data-ref="455Width" data-ref-filename="455Width">Width</a>)</td></tr>
<tr><th id="1015">1015</th><td>                                   : <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<a class="local col5 ref" href="#455Width" title='Width' data-ref="455Width" data-ref-filename="455Width">Width</a>), <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::VGPR_MIN" title='llvm::AMDGPU::EncValues::VGPR_MIN' data-ref="llvm::AMDGPU::EncValues::VGPR_MIN" data-ref-filename="llvm..AMDGPU..EncValues..VGPR_MIN">VGPR_MIN</a>);</td></tr>
<tr><th id="1016">1016</th><td>  }</td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &lt;= <a class="macro" href="#35" title="(isGFX10Plus() ? AMDGPU::EncValues::SGPR_MAX_GFX10 : AMDGPU::EncValues::SGPR_MAX_SI)" data-ref="_M/SGPR_MAX">SGPR_MAX</a>) {</td></tr>
<tr><th id="1018">1018</th><td>    <i>// "SGPR_MIN &lt;= Val" is always true and causes compilation warning.</i></td></tr>
<tr><th id="1019">1019</th><td>    <b>static_assert</b>(<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN" data-ref-filename="llvm..AMDGPU..EncValues..SGPR_MIN">SGPR_MIN</a> == <var>0</var>, <q>""</q>);</td></tr>
<tr><th id="1020">1020</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="local col5 ref" href="#455Width" title='Width' data-ref="455Width" data-ref-filename="455Width">Width</a>), <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN" data-ref-filename="llvm..AMDGPU..EncValues..SGPR_MIN">SGPR_MIN</a>);</td></tr>
<tr><th id="1021">1021</th><td>  }</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <em>int</em> <dfn class="local col8 decl" id="458TTmpIdx" title='TTmpIdx' data-type='int' data-ref="458TTmpIdx" data-ref-filename="458TTmpIdx">TTmpIdx</dfn> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a>);</td></tr>
<tr><th id="1024">1024</th><td>  <b>if</b> (<a class="local col8 ref" href="#458TTmpIdx" title='TTmpIdx' data-ref="458TTmpIdx" data-ref-filename="458TTmpIdx">TTmpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1025">1025</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="local col5 ref" href="#455Width" title='Width' data-ref="455Width" data-ref-filename="455Width">Width</a>), <a class="local col8 ref" href="#458TTmpIdx" title='TTmpIdx' data-ref="458TTmpIdx" data-ref-filename="458TTmpIdx">TTmpIdx</a>);</td></tr>
<tr><th id="1026">1026</th><td>  }</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</a> &lt;= <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &amp;&amp; <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_INTEGER_C_MAX">INLINE_INTEGER_C_MAX</a>)</td></tr>
<tr><th id="1029">1029</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</a>(<a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a>);</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_FLOATING_C_MIN">INLINE_FLOATING_C_MIN</a> &lt;= <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &amp;&amp; <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_FLOATING_C_MAX">INLINE_FLOATING_C_MAX</a>)</td></tr>
<tr><th id="1032">1032</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</a>(<a class="local col5 ref" href="#455Width" title='Width' data-ref="455Width" data-ref-filename="455Width">Width</a>, <a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a>);</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <b>if</b> (<a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a> == <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::LITERAL_CONST" title='llvm::AMDGPU::EncValues::LITERAL_CONST' data-ref="llvm::AMDGPU::EncValues::LITERAL_CONST" data-ref-filename="llvm..AMDGPU..EncValues..LITERAL_CONST">LITERAL_CONST</a>)</td></tr>
<tr><th id="1035">1035</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" title='llvm::AMDGPUDisassembler::decodeLiteralConstant' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv">decodeLiteralConstant</a>();</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <b>switch</b> (<a class="local col5 ref" href="#455Width" title='Width' data-ref="455Width" data-ref-filename="455Width">Width</a>) {</td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>:</td></tr>
<tr><th id="1039">1039</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>:</td></tr>
<tr><th id="1040">1040</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</a>:</td></tr>
<tr><th id="1041">1041</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</a>(<a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a>);</td></tr>
<tr><th id="1042">1042</th><td>  <b>case</b> <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a>:</td></tr>
<tr><th id="1043">1043</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</a>(<a class="local col6 ref" href="#456Val" title='Val' data-ref="456Val" data-ref-filename="456Val">Val</a>);</td></tr>
<tr><th id="1044">1044</th><td>  <b>default</b>:</td></tr>
<tr><th id="1045">1045</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected immediate type"</q>);</td></tr>
<tr><th id="1046">1046</th><td>  }</td></tr>
<tr><th id="1047">1047</th><td>}</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col9 decl" id="459Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="459Width" data-ref-filename="459Width">Width</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="460Val" title='Val' data-type='unsigned int' data-ref="460Val" data-ref-filename="460Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1050">1050</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Val &lt; <var>128</var>);</td></tr>
<tr><th id="1053">1053</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Width == OPW256 || Width == OPW512);</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> (<a class="local col0 ref" href="#460Val" title='Val' data-ref="460Val" data-ref-filename="460Val">Val</a> &lt;= <a class="macro" href="#35" title="(isGFX10Plus() ? AMDGPU::EncValues::SGPR_MAX_GFX10 : AMDGPU::EncValues::SGPR_MAX_SI)" data-ref="_M/SGPR_MAX">SGPR_MAX</a>) {</td></tr>
<tr><th id="1056">1056</th><td>    <i>// "SGPR_MIN &lt;= Val" is always true and causes compilation warning.</i></td></tr>
<tr><th id="1057">1057</th><td>    <b>static_assert</b>(<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN" data-ref-filename="llvm..AMDGPU..EncValues..SGPR_MIN">SGPR_MIN</a> == <var>0</var>, <q>""</q>);</td></tr>
<tr><th id="1058">1058</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="local col9 ref" href="#459Width" title='Width' data-ref="459Width" data-ref-filename="459Width">Width</a>), <a class="local col0 ref" href="#460Val" title='Val' data-ref="460Val" data-ref-filename="460Val">Val</a> - <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::SGPR_MIN" title='llvm::AMDGPU::EncValues::SGPR_MIN' data-ref="llvm::AMDGPU::EncValues::SGPR_MIN" data-ref-filename="llvm..AMDGPU..EncValues..SGPR_MIN">SGPR_MIN</a>);</td></tr>
<tr><th id="1059">1059</th><td>  }</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>  <em>int</em> <dfn class="local col1 decl" id="461TTmpIdx" title='TTmpIdx' data-type='int' data-ref="461TTmpIdx" data-ref-filename="461TTmpIdx">TTmpIdx</dfn> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<a class="local col0 ref" href="#460Val" title='Val' data-ref="460Val" data-ref-filename="460Val">Val</a>);</td></tr>
<tr><th id="1062">1062</th><td>  <b>if</b> (<a class="local col1 ref" href="#461TTmpIdx" title='TTmpIdx' data-ref="461TTmpIdx" data-ref-filename="461TTmpIdx">TTmpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="local col9 ref" href="#459Width" title='Width' data-ref="459Width" data-ref-filename="459Width">Width</a>), <a class="local col1 ref" href="#461TTmpIdx" title='TTmpIdx' data-ref="461TTmpIdx" data-ref-filename="461TTmpIdx">TTmpIdx</a>);</td></tr>
<tr><th id="1064">1064</th><td>  }</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown dst register"</q>);</td></tr>
<tr><th id="1067">1067</th><td>}</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="462Val" title='Val' data-type='unsigned int' data-ref="462Val" data-ref-filename="462Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1070">1070</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <b>switch</b> (<a class="local col2 ref" href="#462Val" title='Val' data-ref="462Val" data-ref-filename="462Val">Val</a>) {</td></tr>
<tr><th id="1073">1073</th><td>  <b>case</b> <var>102</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_LO" title='llvm::AMDGPU::FLAT_SCR_LO' data-ref="llvm::AMDGPU::FLAT_SCR_LO" data-ref-filename="llvm..AMDGPU..FLAT_SCR_LO">FLAT_SCR_LO</a>);</td></tr>
<tr><th id="1074">1074</th><td>  <b>case</b> <var>103</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR_HI" title='llvm::AMDGPU::FLAT_SCR_HI' data-ref="llvm::AMDGPU::FLAT_SCR_HI" data-ref-filename="llvm..AMDGPU..FLAT_SCR_HI">FLAT_SCR_HI</a>);</td></tr>
<tr><th id="1075">1075</th><td>  <b>case</b> <var>104</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::XNACK_MASK_LO" title='llvm::AMDGPU::XNACK_MASK_LO' data-ref="llvm::AMDGPU::XNACK_MASK_LO" data-ref-filename="llvm..AMDGPU..XNACK_MASK_LO">XNACK_MASK_LO</a>);</td></tr>
<tr><th id="1076">1076</th><td>  <b>case</b> <var>105</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::XNACK_MASK_HI" title='llvm::AMDGPU::XNACK_MASK_HI' data-ref="llvm::AMDGPU::XNACK_MASK_HI" data-ref-filename="llvm..AMDGPU..XNACK_MASK_HI">XNACK_MASK_HI</a>);</td></tr>
<tr><th id="1077">1077</th><td>  <b>case</b> <var>106</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>);</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> <var>107</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_HI" title='llvm::AMDGPU::VCC_HI' data-ref="llvm::AMDGPU::VCC_HI" data-ref-filename="llvm..AMDGPU..VCC_HI">VCC_HI</a>);</td></tr>
<tr><th id="1079">1079</th><td>  <b>case</b> <var>108</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TBA_LO" title='llvm::AMDGPU::TBA_LO' data-ref="llvm::AMDGPU::TBA_LO" data-ref-filename="llvm..AMDGPU..TBA_LO">TBA_LO</a>);</td></tr>
<tr><th id="1080">1080</th><td>  <b>case</b> <var>109</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TBA_HI" title='llvm::AMDGPU::TBA_HI' data-ref="llvm::AMDGPU::TBA_HI" data-ref-filename="llvm..AMDGPU..TBA_HI">TBA_HI</a>);</td></tr>
<tr><th id="1081">1081</th><td>  <b>case</b> <var>110</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TMA_LO" title='llvm::AMDGPU::TMA_LO' data-ref="llvm::AMDGPU::TMA_LO" data-ref-filename="llvm..AMDGPU..TMA_LO">TMA_LO</a>);</td></tr>
<tr><th id="1082">1082</th><td>  <b>case</b> <var>111</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TMA_HI" title='llvm::AMDGPU::TMA_HI' data-ref="llvm::AMDGPU::TMA_HI" data-ref-filename="llvm..AMDGPU..TMA_HI">TMA_HI</a>);</td></tr>
<tr><th id="1083">1083</th><td>  <b>case</b> <var>124</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::M0" title='llvm::AMDGPU::M0' data-ref="llvm::AMDGPU::M0" data-ref-filename="llvm..AMDGPU..M0">M0</a>);</td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> <var>125</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>);</td></tr>
<tr><th id="1085">1085</th><td>  <b>case</b> <var>126</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>);</td></tr>
<tr><th id="1086">1086</th><td>  <b>case</b> <var>127</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_HI" title='llvm::AMDGPU::EXEC_HI' data-ref="llvm::AMDGPU::EXEC_HI" data-ref-filename="llvm..AMDGPU..EXEC_HI">EXEC_HI</a>);</td></tr>
<tr><th id="1087">1087</th><td>  <b>case</b> <var>235</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_BASE" title='llvm::AMDGPU::SRC_SHARED_BASE' data-ref="llvm::AMDGPU::SRC_SHARED_BASE" data-ref-filename="llvm..AMDGPU..SRC_SHARED_BASE">SRC_SHARED_BASE</a>);</td></tr>
<tr><th id="1088">1088</th><td>  <b>case</b> <var>236</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_LIMIT" title='llvm::AMDGPU::SRC_SHARED_LIMIT' data-ref="llvm::AMDGPU::SRC_SHARED_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_SHARED_LIMIT">SRC_SHARED_LIMIT</a>);</td></tr>
<tr><th id="1089">1089</th><td>  <b>case</b> <var>237</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_BASE" title='llvm::AMDGPU::SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::SRC_PRIVATE_BASE" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_BASE">SRC_PRIVATE_BASE</a>);</td></tr>
<tr><th id="1090">1090</th><td>  <b>case</b> <var>238</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_LIMIT" title='llvm::AMDGPU::SRC_PRIVATE_LIMIT' data-ref="llvm::AMDGPU::SRC_PRIVATE_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_LIMIT">SRC_PRIVATE_LIMIT</a>);</td></tr>
<tr><th id="1091">1091</th><td>  <b>case</b> <var>239</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID" title='llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID' data-ref="llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID" data-ref-filename="llvm..AMDGPU..SRC_POPS_EXITING_WAVE_ID">SRC_POPS_EXITING_WAVE_ID</a>);</td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> <var>251</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_VCCZ" title='llvm::AMDGPU::SRC_VCCZ' data-ref="llvm::AMDGPU::SRC_VCCZ" data-ref-filename="llvm..AMDGPU..SRC_VCCZ">SRC_VCCZ</a>);</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> <var>252</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_EXECZ" title='llvm::AMDGPU::SRC_EXECZ' data-ref="llvm::AMDGPU::SRC_EXECZ" data-ref-filename="llvm..AMDGPU..SRC_EXECZ">SRC_EXECZ</a>);</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> <var>253</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SCC" title='llvm::AMDGPU::SRC_SCC' data-ref="llvm::AMDGPU::SRC_SCC" data-ref-filename="llvm..AMDGPU..SRC_SCC">SRC_SCC</a>);</td></tr>
<tr><th id="1095">1095</th><td>  <b>case</b> <var>254</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::LDS_DIRECT" title='llvm::AMDGPU::LDS_DIRECT' data-ref="llvm::AMDGPU::LDS_DIRECT" data-ref-filename="llvm..AMDGPU..LDS_DIRECT">LDS_DIRECT</a>);</td></tr>
<tr><th id="1096">1096</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1097">1097</th><td>  }</td></tr>
<tr><th id="1098">1098</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<a class="local col2 ref" href="#462Val" title='Val' data-ref="462Val" data-ref-filename="462Val">Val</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"unknown operand encoding "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_" data-ref-filename="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine">Twine</a><a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej" data-ref-filename="_ZN4llvm5TwineC1Ej">(</a><a class="local col2 ref" href="#462Val" title='Val' data-ref="462Val" data-ref-filename="462Val">Val</a>));</td></tr>
<tr><th id="1099">1099</th><td>}</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="463Val" title='Val' data-type='unsigned int' data-ref="463Val" data-ref-filename="463Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1102">1102</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU</span>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <b>switch</b> (<a class="local col3 ref" href="#463Val" title='Val' data-ref="463Val" data-ref-filename="463Val">Val</a>) {</td></tr>
<tr><th id="1105">1105</th><td>  <b>case</b> <var>102</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FLAT_SCR" title='llvm::AMDGPU::FLAT_SCR' data-ref="llvm::AMDGPU::FLAT_SCR" data-ref-filename="llvm..AMDGPU..FLAT_SCR">FLAT_SCR</a>);</td></tr>
<tr><th id="1106">1106</th><td>  <b>case</b> <var>104</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::XNACK_MASK" title='llvm::AMDGPU::XNACK_MASK' data-ref="llvm::AMDGPU::XNACK_MASK" data-ref-filename="llvm..AMDGPU..XNACK_MASK">XNACK_MASK</a>);</td></tr>
<tr><th id="1107">1107</th><td>  <b>case</b> <var>106</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>);</td></tr>
<tr><th id="1108">1108</th><td>  <b>case</b> <var>108</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TBA" title='llvm::AMDGPU::TBA' data-ref="llvm::AMDGPU::TBA" data-ref-filename="llvm..AMDGPU..TBA">TBA</a>);</td></tr>
<tr><th id="1109">1109</th><td>  <b>case</b> <var>110</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::TMA" title='llvm::AMDGPU::TMA' data-ref="llvm::AMDGPU::TMA" data-ref-filename="llvm..AMDGPU..TMA">TMA</a>);</td></tr>
<tr><th id="1110">1110</th><td>  <b>case</b> <var>125</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_NULL" title='llvm::AMDGPU::SGPR_NULL' data-ref="llvm::AMDGPU::SGPR_NULL" data-ref-filename="llvm..AMDGPU..SGPR_NULL">SGPR_NULL</a>);</td></tr>
<tr><th id="1111">1111</th><td>  <b>case</b> <var>126</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="1112">1112</th><td>  <b>case</b> <var>235</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_BASE" title='llvm::AMDGPU::SRC_SHARED_BASE' data-ref="llvm::AMDGPU::SRC_SHARED_BASE" data-ref-filename="llvm..AMDGPU..SRC_SHARED_BASE">SRC_SHARED_BASE</a>);</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> <var>236</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SHARED_LIMIT" title='llvm::AMDGPU::SRC_SHARED_LIMIT' data-ref="llvm::AMDGPU::SRC_SHARED_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_SHARED_LIMIT">SRC_SHARED_LIMIT</a>);</td></tr>
<tr><th id="1114">1114</th><td>  <b>case</b> <var>237</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_BASE" title='llvm::AMDGPU::SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::SRC_PRIVATE_BASE" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_BASE">SRC_PRIVATE_BASE</a>);</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> <var>238</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_PRIVATE_LIMIT" title='llvm::AMDGPU::SRC_PRIVATE_LIMIT' data-ref="llvm::AMDGPU::SRC_PRIVATE_LIMIT" data-ref-filename="llvm..AMDGPU..SRC_PRIVATE_LIMIT">SRC_PRIVATE_LIMIT</a>);</td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> <var>239</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID" title='llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID' data-ref="llvm::AMDGPU::SRC_POPS_EXITING_WAVE_ID" data-ref-filename="llvm..AMDGPU..SRC_POPS_EXITING_WAVE_ID">SRC_POPS_EXITING_WAVE_ID</a>);</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> <var>251</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_VCCZ" title='llvm::AMDGPU::SRC_VCCZ' data-ref="llvm::AMDGPU::SRC_VCCZ" data-ref-filename="llvm..AMDGPU..SRC_VCCZ">SRC_VCCZ</a>);</td></tr>
<tr><th id="1118">1118</th><td>  <b>case</b> <var>252</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_EXECZ" title='llvm::AMDGPU::SRC_EXECZ' data-ref="llvm::AMDGPU::SRC_EXECZ" data-ref-filename="llvm..AMDGPU..SRC_EXECZ">SRC_EXECZ</a>);</td></tr>
<tr><th id="1119">1119</th><td>  <b>case</b> <var>253</var>: <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SRC_SCC" title='llvm::AMDGPU::SRC_SCC' data-ref="llvm::AMDGPU::SRC_SCC" data-ref-filename="llvm..AMDGPU..SRC_SCC">SRC_SCC</a>);</td></tr>
<tr><th id="1120">1120</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1121">1121</th><td>  }</td></tr>
<tr><th id="1122">1122</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<a class="local col3 ref" href="#463Val" title='Val' data-ref="463Val" data-ref-filename="463Val">Val</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"unknown operand encoding "</q> <a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_" data-ref-filename="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine">Twine</a><a class="ref fn" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej" data-ref-filename="_ZN4llvm5TwineC1Ej">(</a><a class="local col3 ref" href="#463Val" title='Val' data-ref="463Val" data-ref-filename="463Val">Val</a>));</td></tr>
<tr><th id="1123">1123</th><td>}</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</dfn>(<em>const</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col4 decl" id="464Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="464Width" data-ref-filename="464Width">Width</dfn>,</td></tr>
<tr><th id="1126">1126</th><td>                                            <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="465Val" title='Val' data-type='const unsigned int' data-ref="465Val" data-ref-filename="465Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1127">1127</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::SDWA</span>;</td></tr>
<tr><th id="1128">1128</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::EncValues</span>;</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>  <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX9" title='llvm::AMDGPU::FeatureGFX9' data-ref="llvm::AMDGPU::FeatureGFX9" data-ref-filename="llvm..AMDGPU..FeatureGFX9">FeatureGFX9</a>]</a> ||</td></tr>
<tr><th id="1131">1131</th><td>      <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureGFX10" title='llvm::AMDGPU::FeatureGFX10' data-ref="llvm::AMDGPU::FeatureGFX10" data-ref-filename="llvm..AMDGPU..FeatureGFX10">FeatureGFX10</a>]</a>) {</td></tr>
<tr><th id="1132">1132</th><td>    <i>// XXX: cast to int is needed to avoid stupid warning:</i></td></tr>
<tr><th id="1133">1133</th><td><i>    // compare with unsigned is always true</i></td></tr>
<tr><th id="1134">1134</th><td>    <b>if</b> (<em>int</em>(<a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_VGPR_MIN" title='llvm::AMDGPU::SDWA::SRC_VGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SRC_VGPR_MIN" data-ref-filename="llvm..AMDGPU..SDWA..SRC_VGPR_MIN">SRC_VGPR_MIN</a>) &lt;= <em>int</em>(<a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a>) &amp;&amp;</td></tr>
<tr><th id="1135">1135</th><td>        <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> &lt;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_VGPR_MAX" title='llvm::AMDGPU::SDWA::SRC_VGPR_MAX' data-ref="llvm::AMDGPU::SDWA::SRC_VGPR_MAX" data-ref-filename="llvm..AMDGPU..SDWA..SRC_VGPR_MAX">SRC_VGPR_MAX</a>) {</td></tr>
<tr><th id="1136">1136</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<a class="local col4 ref" href="#464Width" title='Width' data-ref="464Width" data-ref-filename="464Width">Width</a>),</td></tr>
<tr><th id="1137">1137</th><td>                              <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_VGPR_MIN" title='llvm::AMDGPU::SDWA::SRC_VGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SRC_VGPR_MIN" data-ref-filename="llvm..AMDGPU..SDWA..SRC_VGPR_MIN">SRC_VGPR_MIN</a>);</td></tr>
<tr><th id="1138">1138</th><td>    }</td></tr>
<tr><th id="1139">1139</th><td>    <b>if</b> (<a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_SGPR_MIN" title='llvm::AMDGPU::SDWA::SRC_SGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SRC_SGPR_MIN" data-ref-filename="llvm..AMDGPU..SDWA..SRC_SGPR_MIN">SRC_SGPR_MIN</a> &lt;= <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> &amp;&amp;</td></tr>
<tr><th id="1140">1140</th><td>        <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> &lt;= (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>() ? <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10" title='llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10' data-ref="llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10" data-ref-filename="llvm..AMDGPU..SDWA..SRC_SGPR_MAX_GFX10">SRC_SGPR_MAX_GFX10</a></td></tr>
<tr><th id="1141">1141</th><td>                              : <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI" title='llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI' data-ref="llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI" data-ref-filename="llvm..AMDGPU..SDWA..SRC_SGPR_MAX_SI">SRC_SGPR_MAX_SI</a>)) {</td></tr>
<tr><th id="1142">1142</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="local col4 ref" href="#464Width" title='Width' data-ref="464Width" data-ref-filename="464Width">Width</a>),</td></tr>
<tr><th id="1143">1143</th><td>                               <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_SGPR_MIN" title='llvm::AMDGPU::SDWA::SRC_SGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SRC_SGPR_MIN" data-ref-filename="llvm..AMDGPU..SDWA..SRC_SGPR_MIN">SRC_SGPR_MIN</a>);</td></tr>
<tr><th id="1144">1144</th><td>    }</td></tr>
<tr><th id="1145">1145</th><td>    <b>if</b> (<a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_TTMP_MIN" title='llvm::AMDGPU::SDWA::SRC_TTMP_MIN' data-ref="llvm::AMDGPU::SDWA::SRC_TTMP_MIN" data-ref-filename="llvm..AMDGPU..SDWA..SRC_TTMP_MIN">SRC_TTMP_MIN</a> &lt;= <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> &amp;&amp;</td></tr>
<tr><th id="1146">1146</th><td>        <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> &lt;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_TTMP_MAX" title='llvm::AMDGPU::SDWA::SRC_TTMP_MAX' data-ref="llvm::AMDGPU::SDWA::SRC_TTMP_MAX" data-ref-filename="llvm..AMDGPU..SDWA..SRC_TTMP_MAX">SRC_TTMP_MAX</a>) {</td></tr>
<tr><th id="1147">1147</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="local col4 ref" href="#464Width" title='Width' data-ref="464Width" data-ref-filename="464Width">Width</a>),</td></tr>
<tr><th id="1148">1148</th><td>                               <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_TTMP_MIN" title='llvm::AMDGPU::SDWA::SRC_TTMP_MIN' data-ref="llvm::AMDGPU::SDWA::SRC_TTMP_MIN" data-ref-filename="llvm..AMDGPU..SDWA..SRC_TTMP_MIN">SRC_TTMP_MIN</a>);</td></tr>
<tr><th id="1149">1149</th><td>    }</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="466SVal" title='SVal' data-type='const unsigned int' data-ref="466SVal" data-ref-filename="466SVal">SVal</dfn> = <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a> - <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SRC_SGPR_MIN" title='llvm::AMDGPU::SDWA::SRC_SGPR_MIN' data-ref="llvm::AMDGPU::SDWA::SRC_SGPR_MIN" data-ref-filename="llvm..AMDGPU..SDWA..SRC_SGPR_MIN">SRC_SGPR_MIN</a>;</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>    <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_INTEGER_C_MIN">INLINE_INTEGER_C_MIN</a> &lt;= <a class="local col6 ref" href="#466SVal" title='SVal' data-ref="466SVal" data-ref-filename="466SVal">SVal</a> &amp;&amp; <a class="local col6 ref" href="#466SVal" title='SVal' data-ref="466SVal" data-ref-filename="466SVal">SVal</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_INTEGER_C_MAX">INLINE_INTEGER_C_MAX</a>)</td></tr>
<tr><th id="1154">1154</th><td>      <b>return</b> <a class="member fn" href="#_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</a>(<a class="local col6 ref" href="#466SVal" title='SVal' data-ref="466SVal" data-ref-filename="466SVal">SVal</a>);</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>    <b>if</b> (<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_FLOATING_C_MIN">INLINE_FLOATING_C_MIN</a> &lt;= <a class="local col6 ref" href="#466SVal" title='SVal' data-ref="466SVal" data-ref-filename="466SVal">SVal</a> &amp;&amp; <a class="local col6 ref" href="#466SVal" title='SVal' data-ref="466SVal" data-ref-filename="466SVal">SVal</a> &lt;= <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" title='llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX' data-ref="llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX" data-ref-filename="llvm..AMDGPU..EncValues..INLINE_FLOATING_C_MAX">INLINE_FLOATING_C_MAX</a>)</td></tr>
<tr><th id="1157">1157</th><td>      <b>return</b> <a class="member fn" href="#_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</a>(<a class="local col4 ref" href="#464Width" title='Width' data-ref="464Width" data-ref-filename="464Width">Width</a>, <a class="local col6 ref" href="#466SVal" title='SVal' data-ref="466SVal" data-ref-filename="466SVal">SVal</a>);</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</a>(<a class="local col6 ref" href="#466SVal" title='SVal' data-ref="466SVal" data-ref-filename="466SVal">SVal</a>);</td></tr>
<tr><th id="1160">1160</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureVolcanicIslands" title='llvm::AMDGPU::FeatureVolcanicIslands' data-ref="llvm::AMDGPU::FeatureVolcanicIslands" data-ref-filename="llvm..AMDGPU..FeatureVolcanicIslands">FeatureVolcanicIslands</a>]</a>) {</td></tr>
<tr><th id="1161">1161</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<a class="local col4 ref" href="#464Width" title='Width' data-ref="464Width" data-ref-filename="464Width">Width</a>), <a class="local col5 ref" href="#465Val" title='Val' data-ref="465Val" data-ref-filename="465Val">Val</a>);</td></tr>
<tr><th id="1162">1162</th><td>  }</td></tr>
<tr><th id="1163">1163</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unsupported target"</q>);</td></tr>
<tr><th id="1164">1164</th><td>}</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej">decodeSDWASrc16</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="467Val" title='Val' data-type='unsigned int' data-ref="467Val" data-ref-filename="467Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1167">1167</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</a>, <a class="local col7 ref" href="#467Val" title='Val' data-ref="467Val" data-ref-filename="467Val">Val</a>);</td></tr>
<tr><th id="1168">1168</th><td>}</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc32' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej">decodeSDWASrc32</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="468Val" title='Val' data-type='unsigned int' data-ref="468Val" data-ref-filename="468Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1171">1171</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</a>(<a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>, <a class="local col8 ref" href="#468Val" title='Val' data-ref="468Val" data-ref-filename="468Val">Val</a>);</td></tr>
<tr><th id="1172">1172</th><td>}</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" title='llvm::AMDGPUDisassembler::decodeSDWAVopcDst' data-ref="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj">decodeSDWAVopcDst</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="469Val" title='Val' data-type='unsigned int' data-ref="469Val" data-ref-filename="469Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1175">1175</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::SDWA</span>;</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((STI.getFeatureBits()[AMDGPU::FeatureGFX9] ||</td></tr>
<tr><th id="1178">1178</th><td>          STI.getFeatureBits()[AMDGPU::FeatureGFX10]) &amp;&amp;</td></tr>
<tr><th id="1179">1179</th><td>         <q>"SDWAVopcDst should be present only on GFX9+"</q>);</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>  <em>bool</em> <dfn class="local col0 decl" id="470IsWave64" title='IsWave64' data-type='bool' data-ref="470IsWave64" data-ref-filename="470IsWave64">IsWave64</dfn> = <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize64" title='llvm::AMDGPU::FeatureWavefrontSize64' data-ref="llvm::AMDGPU::FeatureWavefrontSize64" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize64">FeatureWavefrontSize64</a>]</a>;</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td>  <b>if</b> (<a class="local col9 ref" href="#469Val" title='Val' data-ref="469Val" data-ref-filename="469Val">Val</a> &amp; <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK" title='llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK' data-ref="llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK" data-ref-filename="llvm..AMDGPU..SDWA..VOPC_DST_VCC_MASK">VOPC_DST_VCC_MASK</a>) {</td></tr>
<tr><th id="1184">1184</th><td>    <a class="local col9 ref" href="#469Val" title='Val' data-ref="469Val" data-ref-filename="469Val">Val</a> &amp;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues" data-ref-filename="llvm..AMDGPU..SDWA..SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK" title='llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK' data-ref="llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK" data-ref-filename="llvm..AMDGPU..SDWA..VOPC_DST_SGPR_MASK">VOPC_DST_SGPR_MASK</a>;</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>    <em>int</em> <dfn class="local col1 decl" id="471TTmpIdx" title='TTmpIdx' data-type='int' data-ref="471TTmpIdx" data-ref-filename="471TTmpIdx">TTmpIdx</dfn> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<a class="local col9 ref" href="#469Val" title='Val' data-ref="469Val" data-ref-filename="469Val">Val</a>);</td></tr>
<tr><th id="1187">1187</th><td>    <b>if</b> (<a class="local col1 ref" href="#471TTmpIdx" title='TTmpIdx' data-ref="471TTmpIdx" data-ref-filename="471TTmpIdx">TTmpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1188">1188</th><td>      <em>auto</em> <dfn class="local col2 decl" id="472TTmpClsId" title='TTmpClsId' data-type='unsigned int' data-ref="472TTmpClsId" data-ref-filename="472TTmpClsId">TTmpClsId</dfn> = <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<a class="local col0 ref" href="#470IsWave64" title='IsWave64' data-ref="470IsWave64" data-ref-filename="470IsWave64">IsWave64</a> ? <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a> : <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>);</td></tr>
<tr><th id="1189">1189</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="local col2 ref" href="#472TTmpClsId" title='TTmpClsId' data-ref="472TTmpClsId" data-ref-filename="472TTmpClsId">TTmpClsId</a>, <a class="local col1 ref" href="#471TTmpIdx" title='TTmpIdx' data-ref="471TTmpIdx" data-ref-filename="471TTmpIdx">TTmpIdx</a>);</td></tr>
<tr><th id="1190">1190</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#469Val" title='Val' data-ref="469Val" data-ref-filename="469Val">Val</a> &gt; <a class="macro" href="#35" title="(isGFX10Plus() ? AMDGPU::EncValues::SGPR_MAX_GFX10 : AMDGPU::EncValues::SGPR_MAX_SI)" data-ref="_M/SGPR_MAX">SGPR_MAX</a>) {</td></tr>
<tr><th id="1191">1191</th><td>      <b>return</b> <a class="local col0 ref" href="#470IsWave64" title='IsWave64' data-ref="470IsWave64" data-ref-filename="470IsWave64">IsWave64</a> ? <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</a>(<a class="local col9 ref" href="#469Val" title='Val' data-ref="469Val" data-ref-filename="469Val">Val</a>)</td></tr>
<tr><th id="1192">1192</th><td>                      : <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</a>(<a class="local col9 ref" href="#469Val" title='Val' data-ref="469Val" data-ref-filename="469Val">Val</a>);</td></tr>
<tr><th id="1193">1193</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1194">1194</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<a class="local col0 ref" href="#470IsWave64" title='IsWave64' data-ref="470IsWave64" data-ref-filename="470IsWave64">IsWave64</a> ? <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</a> : <a class="enum" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a>), <a class="local col9 ref" href="#469Val" title='Val' data-ref="469Val" data-ref-filename="469Val">Val</a>);</td></tr>
<tr><th id="1195">1195</th><td>    }</td></tr>
<tr><th id="1196">1196</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1197">1197</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<a class="local col0 ref" href="#470IsWave64" title='IsWave64' data-ref="470IsWave64" data-ref-filename="470IsWave64">IsWave64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>);</td></tr>
<tr><th id="1198">1198</th><td>  }</td></tr>
<tr><th id="1199">1199</th><td>}</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj" title='llvm::AMDGPUDisassembler::decodeBoolReg' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj">decodeBoolReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="473Val" title='Val' data-type='unsigned int' data-ref="473Val" data-ref-filename="473Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="1202">1202</th><td>  <b>return</b> <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureWavefrontSize64" title='llvm::AMDGPU::FeatureWavefrontSize64' data-ref="llvm::AMDGPU::FeatureWavefrontSize64" data-ref-filename="llvm..AMDGPU..FeatureWavefrontSize64">FeatureWavefrontSize64</a>]</a> ?</td></tr>
<tr><th id="1203">1203</th><td>    <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej">decodeOperand_SReg_64</a>(<a class="local col3 ref" href="#473Val" title='Val' data-ref="473Val" data-ref-filename="473Val">Val</a>) : <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<a class="local col3 ref" href="#473Val" title='Val' data-ref="473Val" data-ref-filename="473Val">Val</a>);</td></tr>
<tr><th id="1204">1204</th><td>}</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler4isVIEv" title='llvm::AMDGPUDisassembler::isVI' data-ref="_ZNK4llvm18AMDGPUDisassembler4isVIEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler4isVIEv">isVI</dfn>() <em>const</em> {</td></tr>
<tr><th id="1207">1207</th><td>  <b>return</b> <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../../build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc.html#llvm::AMDGPU::FeatureVolcanicIslands" title='llvm::AMDGPU::FeatureVolcanicIslands' data-ref="llvm::AMDGPU::FeatureVolcanicIslands" data-ref-filename="llvm..AMDGPU..FeatureVolcanicIslands">FeatureVolcanicIslands</a>]</a>;</td></tr>
<tr><th id="1208">1208</th><td>}</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" title='llvm::AMDGPUDisassembler::isGFX9' data-ref="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev">isGFX9</dfn>() <em>const</em> { <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</a>(<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>); }</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" title='llvm::AMDGPUDisassembler::isGFX9Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv">isGFX9Plus</dfn>() <em>const</em> { <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9Plus' data-ref="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU10isGFX9PlusERKNS_15MCSubtargetInfoE">isGFX9Plus</a>(<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>); }</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</dfn>() <em>const</em> { <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</a>(<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>); }</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</dfn>() <em>const</em> {</td></tr>
<tr><th id="1217">1217</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10Plus' data-ref="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU11isGFX10PlusERKNS_15MCSubtargetInfoE">isGFX10Plus</a>(<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="1218">1218</th><td>}</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1221">1221</th><td><i>// AMDGPU specific symbol handling</i></td></tr>
<tr><th id="1222">1222</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/PRINT_DIRECTIVE" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</dfn>(DIRECTIVE, MASK)                                       \</u></td></tr>
<tr><th id="1224">1224</th><td><u>  do {                                                                         \</u></td></tr>
<tr><th id="1225">1225</th><td><u>    <a class="local col5 ref" href="#475KdStream" title='KdStream' data-ref="475KdStream" data-ref-filename="475KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream"><a class="local col2 ref" href="#482KdStream" title='KdStream' data-ref="482KdStream" data-ref-filename="482KdStream">KdStream</a></a></a></a></a></a></a></a></a></a></a></a></a></a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#476Indent" title='Indent' data-ref="476Indent" data-ref-filename="476Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent"><a class="local col3 ref" href="#483Indent" title='Indent' data-ref="483Indent" data-ref-filename="483Indent">Indent</a></a></a></a></a></a></a></a></a></a></a></a></a></a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> DIRECTIVE " "                                        \</u></td></tr>
<tr><th id="1226">1226</th><td><u>             <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> ((<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer"><a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer">FourByteBuffer</a></a></a></a></a></a></a></a></a></a></a></a></a></a> &amp; MASK) &gt;&gt; (MASK##_SHIFT)) <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> '\n';           \</u></td></tr>
<tr><th id="1227">1227</th><td><u>  } while (0)</u></td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td><i>// NOLINTNEXTLINE(readability-identifier-naming)</i></td></tr>
<tr><th id="1230">1230</th><td><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE">decodeCOMPUTE_PGM_RSRC1</dfn>(</td></tr>
<tr><th id="1231">1231</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="474FourByteBuffer" title='FourByteBuffer' data-type='uint32_t' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col5 decl" id="475KdStream" title='KdStream' data-type='llvm::raw_string_ostream &amp;' data-ref="475KdStream" data-ref-filename="475KdStream">KdStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="1232">1232</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">amdhsa</span>;</td></tr>
<tr><th id="1233">1233</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="476Indent" title='Indent' data-type='llvm::StringRef' data-ref="476Indent" data-ref-filename="476Indent">Indent</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\t"</q>;</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td>  <i>// We cannot accurately backward compute #VGPRs used from</i></td></tr>
<tr><th id="1236">1236</th><td><i>  // GRANULATED_WORKITEM_VGPR_COUNT. But we are concerned with getting the same</i></td></tr>
<tr><th id="1237">1237</th><td><i>  // value of GRANULATED_WORKITEM_VGPR_COUNT in the reassembled binary. So we</i></td></tr>
<tr><th id="1238">1238</th><td><i>  // simply calculate the inverse of what the assembler does.</i></td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="477GranulatedWorkitemVGPRCount" title='GranulatedWorkitemVGPRCount' data-type='uint32_t' data-ref="477GranulatedWorkitemVGPRCount" data-ref-filename="477GranulatedWorkitemVGPRCount">GranulatedWorkitemVGPRCount</dfn> =</td></tr>
<tr><th id="1241">1241</th><td>      (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#78" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT">COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT</a>) &gt;&gt;</td></tr>
<tr><th id="1242">1242</th><td>      <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#78" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT_SHIFT' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT_SHIFT" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT_SHIFT">COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT_SHIFT</a>;</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="478NextFreeVGPR" title='NextFreeVGPR' data-type='uint32_t' data-ref="478NextFreeVGPR" data-ref-filename="478NextFreeVGPR">NextFreeVGPR</dfn> = (<a class="local col7 ref" href="#477GranulatedWorkitemVGPRCount" title='GranulatedWorkitemVGPRCount' data-ref="477GranulatedWorkitemVGPRCount" data-ref-filename="477GranulatedWorkitemVGPRCount">GranulatedWorkitemVGPRCount</a> + <var>1</var>) *</td></tr>
<tr><th id="1245">1245</th><td>                          <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoENS_8OptionalIbEE">getVGPREncodingGranule</a>(&amp;<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <a class="local col5 ref" href="#475KdStream" title='KdStream' data-ref="475KdStream" data-ref-filename="475KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#476Indent" title='Indent' data-ref="476Indent" data-ref-filename="476Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_next_free_vgpr "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#478NextFreeVGPR" title='NextFreeVGPR' data-ref="478NextFreeVGPR" data-ref-filename="478NextFreeVGPR">NextFreeVGPR</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>  <i>// We cannot backward compute values used to calculate</i></td></tr>
<tr><th id="1250">1250</th><td><i>  // GRANULATED_WAVEFRONT_SGPR_COUNT. Hence the original values for following</i></td></tr>
<tr><th id="1251">1251</th><td><i>  // directives can't be computed:</i></td></tr>
<tr><th id="1252">1252</th><td><i>  // .amdhsa_reserve_vcc</i></td></tr>
<tr><th id="1253">1253</th><td><i>  // .amdhsa_reserve_flat_scratch</i></td></tr>
<tr><th id="1254">1254</th><td><i>  // .amdhsa_reserve_xnack_mask</i></td></tr>
<tr><th id="1255">1255</th><td><i>  // They take their respective default values if not specified in the assembly.</i></td></tr>
<tr><th id="1256">1256</th><td><i>  //</i></td></tr>
<tr><th id="1257">1257</th><td><i>  // GRANULATED_WAVEFRONT_SGPR_COUNT</i></td></tr>
<tr><th id="1258">1258</th><td><i>  //    = f(NEXT_FREE_SGPR + VCC + FLAT_SCRATCH + XNACK_MASK)</i></td></tr>
<tr><th id="1259">1259</th><td><i>  //</i></td></tr>
<tr><th id="1260">1260</th><td><i>  // We compute the inverse as though all directives apart from NEXT_FREE_SGPR</i></td></tr>
<tr><th id="1261">1261</th><td><i>  // are set to 0. So while disassembling we consider that:</i></td></tr>
<tr><th id="1262">1262</th><td><i>  //</i></td></tr>
<tr><th id="1263">1263</th><td><i>  // GRANULATED_WAVEFRONT_SGPR_COUNT</i></td></tr>
<tr><th id="1264">1264</th><td><i>  //    = f(NEXT_FREE_SGPR + 0 + 0 + 0)</i></td></tr>
<tr><th id="1265">1265</th><td><i>  //</i></td></tr>
<tr><th id="1266">1266</th><td><i>  // The disassembler cannot recover the original values of those 3 directives.</i></td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="479GranulatedWavefrontSGPRCount" title='GranulatedWavefrontSGPRCount' data-type='uint32_t' data-ref="479GranulatedWavefrontSGPRCount" data-ref-filename="479GranulatedWavefrontSGPRCount">GranulatedWavefrontSGPRCount</dfn> =</td></tr>
<tr><th id="1269">1269</th><td>      (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#79" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT">COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT</a>) &gt;&gt;</td></tr>
<tr><th id="1270">1270</th><td>      <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#79" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT_SHIFT' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT_SHIFT" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT_SHIFT">COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT_SHIFT</a>;</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>() &amp;&amp; <a class="local col9 ref" href="#479GranulatedWavefrontSGPRCount" title='GranulatedWavefrontSGPRCount' data-ref="479GranulatedWavefrontSGPRCount" data-ref-filename="479GranulatedWavefrontSGPRCount">GranulatedWavefrontSGPRCount</a>)</td></tr>
<tr><th id="1273">1273</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="480NextFreeSGPR" title='NextFreeSGPR' data-type='uint32_t' data-ref="480NextFreeSGPR" data-ref-filename="480NextFreeSGPR">NextFreeSGPR</dfn> = (<a class="local col9 ref" href="#479GranulatedWavefrontSGPRCount" title='GranulatedWavefrontSGPRCount' data-ref="479GranulatedWavefrontSGPRCount" data-ref-filename="479GranulatedWavefrontSGPRCount">GranulatedWavefrontSGPRCount</a> + <var>1</var>) *</td></tr>
<tr><th id="1276">1276</th><td>                          <span class="namespace">AMDGPU::IsaInfo::</span><a class="ref fn" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</a>(&amp;<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <a class="local col5 ref" href="#475KdStream" title='KdStream' data-ref="475KdStream" data-ref-filename="475KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#476Indent" title='Indent' data-ref="476Indent" data-ref-filename="476Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_reserve_vcc "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi" data-ref-filename="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <var>0</var> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1279">1279</th><td>  <a class="local col5 ref" href="#475KdStream" title='KdStream' data-ref="475KdStream" data-ref-filename="475KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#476Indent" title='Indent' data-ref="476Indent" data-ref-filename="476Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_reserve_flat_scratch "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi" data-ref-filename="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <var>0</var> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1280">1280</th><td>  <a class="local col5 ref" href="#475KdStream" title='KdStream' data-ref="475KdStream" data-ref-filename="475KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#476Indent" title='Indent' data-ref="476Indent" data-ref-filename="476Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_reserve_xnack_mask "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi" data-ref-filename="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <var>0</var> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1281">1281</th><td>  <a class="local col5 ref" href="#475KdStream" title='KdStream' data-ref="475KdStream" data-ref-filename="475KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#476Indent" title='Indent' data-ref="476Indent" data-ref-filename="476Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_next_free_sgpr "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#480NextFreeSGPR" title='NextFreeSGPR' data-ref="480NextFreeSGPR" data-ref-filename="480NextFreeSGPR">NextFreeSGPR</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <b>if</b> (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#80" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_PRIORITY' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_PRIORITY" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_PRIORITY">COMPUTE_PGM_RSRC1_PRIORITY</a>)</td></tr>
<tr><th id="1284">1284</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_float_round_mode_32&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32) &gt;&gt; (COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_float_round_mode_32"</q>,</td></tr>
<tr><th id="1287">1287</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#81" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32">COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32</a>);</td></tr>
<tr><th id="1288">1288</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_float_round_mode_16_64&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64) &gt;&gt; (COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_float_round_mode_16_64"</q>,</td></tr>
<tr><th id="1289">1289</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#82" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64">COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64</a>);</td></tr>
<tr><th id="1290">1290</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_float_denorm_mode_32&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32) &gt;&gt; (COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_float_denorm_mode_32"</q>,</td></tr>
<tr><th id="1291">1291</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#83" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32">COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32</a>);</td></tr>
<tr><th id="1292">1292</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_float_denorm_mode_16_64&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64) &gt;&gt; (COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_float_denorm_mode_16_64"</q>,</td></tr>
<tr><th id="1293">1293</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#84" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64">COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64</a>);</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td>  <b>if</b> (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#85" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_PRIV' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_PRIV" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_PRIV">COMPUTE_PGM_RSRC1_PRIV</a>)</td></tr>
<tr><th id="1296">1296</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_dx10_clamp&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP) &gt;&gt; (COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_dx10_clamp"</q>, <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#86" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP">COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP</a>);</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>  <b>if</b> (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#87" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_DEBUG_MODE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_DEBUG_MODE" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_DEBUG_MODE">COMPUTE_PGM_RSRC1_DEBUG_MODE</a>)</td></tr>
<tr><th id="1301">1301</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_ieee_mode&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE) &gt;&gt; (COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_ieee_mode"</q>, <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#88" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE">COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE</a>);</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#89" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_BULKY' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_BULKY" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_BULKY">COMPUTE_PGM_RSRC1_BULKY</a>)</td></tr>
<tr><th id="1306">1306</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <b>if</b> (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#90" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_CDBG_USER' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_CDBG_USER" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_CDBG_USER">COMPUTE_PGM_RSRC1_CDBG_USER</a>)</td></tr>
<tr><th id="1309">1309</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_fp16_overflow&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_FP16_OVFL) &gt;&gt; (COMPUTE_PGM_RSRC1_FP16_OVFL_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_fp16_overflow"</q>, <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#91" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FP16_OVFL' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FP16_OVFL" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_FP16_OVFL">COMPUTE_PGM_RSRC1_FP16_OVFL</a>);</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>  <b>if</b> (<a class="local col4 ref" href="#474FourByteBuffer" title='FourByteBuffer' data-ref="474FourByteBuffer" data-ref-filename="474FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#92" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_RESERVED0' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_RESERVED0" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_RESERVED0">COMPUTE_PGM_RSRC1_RESERVED0</a>)</td></tr>
<tr><th id="1314">1314</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>()) {</td></tr>
<tr><th id="1317">1317</th><td>    <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_workgroup_processor_mode&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_WGP_MODE) &gt;&gt; (COMPUTE_PGM_RSRC1_WGP_MODE_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_workgroup_processor_mode"</q>,</td></tr>
<tr><th id="1318">1318</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#93" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_WGP_MODE">COMPUTE_PGM_RSRC1_WGP_MODE</a>);</td></tr>
<tr><th id="1319">1319</th><td>    <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_memory_ordered&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_MEM_ORDERED) &gt;&gt; (COMPUTE_PGM_RSRC1_MEM_ORDERED_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_memory_ordered"</q>, <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#94" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_MEM_ORDERED">COMPUTE_PGM_RSRC1_MEM_ORDERED</a>);</td></tr>
<tr><th id="1320">1320</th><td>    <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_forward_progress&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC1_FWD_PROGRESS) &gt;&gt; (COMPUTE_PGM_RSRC1_FWD_PROGRESS_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_forward_progress"</q>, <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#95" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FWD_PROGRESS' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FWD_PROGRESS" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_FWD_PROGRESS">COMPUTE_PGM_RSRC1_FWD_PROGRESS</a>);</td></tr>
<tr><th id="1321">1321</th><td>  }</td></tr>
<tr><th id="1322">1322</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1323">1323</th><td>}</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td><i>// NOLINTNEXTLINE(readability-identifier-naming)</i></td></tr>
<tr><th id="1326">1326</th><td><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE">decodeCOMPUTE_PGM_RSRC2</dfn>(</td></tr>
<tr><th id="1327">1327</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="481FourByteBuffer" title='FourByteBuffer' data-type='uint32_t' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer">FourByteBuffer</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col2 decl" id="482KdStream" title='KdStream' data-type='llvm::raw_string_ostream &amp;' data-ref="482KdStream" data-ref-filename="482KdStream">KdStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="1328">1328</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">amdhsa</span>;</td></tr>
<tr><th id="1329">1329</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col3 decl" id="483Indent" title='Indent' data-type='llvm::StringRef' data-ref="483Indent" data-ref-filename="483Indent">Indent</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\t"</q>;</td></tr>
<tr><th id="1330">1330</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_system_sgpr_private_segment_wavefront_offset&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(</td></tr>
<tr><th id="1331">1331</th><td>      <q>".amdhsa_system_sgpr_private_segment_wavefront_offset"</q>,</td></tr>
<tr><th id="1332">1332</th><td>      <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#103" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT">COMPUTE_PGM_RSRC2_ENABLE_PRIVATE_SEGMENT</a>);</td></tr>
<tr><th id="1333">1333</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_system_sgpr_workgroup_id_x&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_system_sgpr_workgroup_id_x"</q>,</td></tr>
<tr><th id="1334">1334</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#106" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X">COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X</a>);</td></tr>
<tr><th id="1335">1335</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_system_sgpr_workgroup_id_y&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_system_sgpr_workgroup_id_y"</q>,</td></tr>
<tr><th id="1336">1336</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#107" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y">COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y</a>);</td></tr>
<tr><th id="1337">1337</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_system_sgpr_workgroup_id_z&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_system_sgpr_workgroup_id_z"</q>,</td></tr>
<tr><th id="1338">1338</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#108" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z">COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z</a>);</td></tr>
<tr><th id="1339">1339</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_system_sgpr_workgroup_info&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_system_sgpr_workgroup_info"</q>,</td></tr>
<tr><th id="1340">1340</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#109" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO">COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO</a>);</td></tr>
<tr><th id="1341">1341</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_system_vgpr_workitem_id&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_system_vgpr_workitem_id"</q>,</td></tr>
<tr><th id="1342">1342</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#110" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID">COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID</a>);</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <b>if</b> (<a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#111" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH</a>)</td></tr>
<tr><th id="1345">1345</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td>  <b>if</b> (<a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#112" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY</a>)</td></tr>
<tr><th id="1348">1348</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>  <b>if</b> (<a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#113" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE">COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE</a>)</td></tr>
<tr><th id="1351">1351</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_exception_fp_ieee_invalid_op&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(</td></tr>
<tr><th id="1354">1354</th><td>      <q>".amdhsa_exception_fp_ieee_invalid_op"</q>,</td></tr>
<tr><th id="1355">1355</th><td>      <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#114" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION</a>);</td></tr>
<tr><th id="1356">1356</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_exception_fp_denorm_src&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_exception_fp_denorm_src"</q>,</td></tr>
<tr><th id="1357">1357</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#115" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE</a>);</td></tr>
<tr><th id="1358">1358</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_exception_fp_ieee_div_zero&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(</td></tr>
<tr><th id="1359">1359</th><td>      <q>".amdhsa_exception_fp_ieee_div_zero"</q>,</td></tr>
<tr><th id="1360">1360</th><td>      <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#116" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO</a>);</td></tr>
<tr><th id="1361">1361</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_exception_fp_ieee_overflow&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_exception_fp_ieee_overflow"</q>,</td></tr>
<tr><th id="1362">1362</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#117" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW</a>);</td></tr>
<tr><th id="1363">1363</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_exception_fp_ieee_underflow&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_exception_fp_ieee_underflow"</q>,</td></tr>
<tr><th id="1364">1364</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#118" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW</a>);</td></tr>
<tr><th id="1365">1365</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_exception_fp_ieee_inexact&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_exception_fp_ieee_inexact"</q>,</td></tr>
<tr><th id="1366">1366</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#119" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT</a>);</td></tr>
<tr><th id="1367">1367</th><td>  <a class="macro" href="#1223" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_exception_int_div_zero&quot; &quot; &quot; &lt;&lt; ((FourByteBuffer &amp; COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO) &gt;&gt; (COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_exception_int_div_zero"</q>,</td></tr>
<tr><th id="1368">1368</th><td>                  <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#120" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO">COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO</a>);</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <b>if</b> (<a class="local col1 ref" href="#481FourByteBuffer" title='FourByteBuffer' data-ref="481FourByteBuffer" data-ref-filename="481FourByteBuffer">FourByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#121" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_RESERVED0' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_RESERVED0" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_RESERVED0">COMPUTE_PGM_RSRC2_RESERVED0</a>)</td></tr>
<tr><th id="1371">1371</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1374">1374</th><td>}</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><u>#undef <a class="macro" href="#1223" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a></u></td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="1379">1379</th><td><a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeKernelDescriptorDirective' data-ref="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE">decodeKernelDescriptorDirective</dfn>(</td></tr>
<tr><th id="1380">1380</th><td>    <a class="type" href="../../../../include/llvm/Support/DataExtractor.h.html#llvm::DataExtractor" title='llvm::DataExtractor' data-ref="llvm::DataExtractor" data-ref-filename="llvm..DataExtractor">DataExtractor</a>::<a class="type" href="../../../../include/llvm/Support/DataExtractor.h.html#llvm::DataExtractor::Cursor" title='llvm::DataExtractor::Cursor' data-ref="llvm::DataExtractor::Cursor" data-ref-filename="llvm..DataExtractor..Cursor">Cursor</a> &amp;<dfn class="local col4 decl" id="484Cursor" title='Cursor' data-type='DataExtractor::Cursor &amp;' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</dfn>, <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col5 decl" id="485Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="485Bytes" data-ref-filename="485Bytes">Bytes</dfn>,</td></tr>
<tr><th id="1381">1381</th><td>    <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col6 decl" id="486KdStream" title='KdStream' data-type='llvm::raw_string_ostream &amp;' data-ref="486KdStream" data-ref-filename="486KdStream">KdStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/PRINT_DIRECTIVE" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</dfn>(DIRECTIVE, MASK)                                       \</u></td></tr>
<tr><th id="1383">1383</th><td><u>  do {                                                                         \</u></td></tr>
<tr><th id="1384">1384</th><td><u>    <a class="local col6 ref" href="#486KdStream" title='KdStream' data-ref="486KdStream" data-ref-filename="486KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#491Indent" title='Indent' data-ref="491Indent" data-ref-filename="491Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> DIRECTIVE " "                                        \</u></td></tr>
<tr><th id="1385">1385</th><td><u>             <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi" data-ref-filename="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> ((<a class="local col7 ref" href="#487TwoByteBuffer" title='TwoByteBuffer' data-ref="487TwoByteBuffer" data-ref-filename="487TwoByteBuffer">TwoByteBuffer</a> &amp; MASK) &gt;&gt; (MASK##_SHIFT)) <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> '\n';            \</u></td></tr>
<tr><th id="1386">1386</th><td><u>  } while (0)</u></td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="487TwoByteBuffer" title='TwoByteBuffer' data-type='uint16_t' data-ref="487TwoByteBuffer" data-ref-filename="487TwoByteBuffer">TwoByteBuffer</dfn> = <var>0</var>;</td></tr>
<tr><th id="1389">1389</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="488FourByteBuffer" title='FourByteBuffer' data-type='uint32_t' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</dfn> = <var>0</var>;</td></tr>
<tr><th id="1390">1390</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="489EightByteBuffer" title='EightByteBuffer' data-type='uint64_t' data-ref="489EightByteBuffer" data-ref-filename="489EightByteBuffer">EightByteBuffer</dfn> = <var>0</var>;</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev" data-ref-filename="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col0 decl" id="490ReservedBytes" title='ReservedBytes' data-type='llvm::StringRef' data-ref="490ReservedBytes" data-ref-filename="490ReservedBytes">ReservedBytes</dfn>;</td></tr>
<tr><th id="1393">1393</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col1 decl" id="491Indent" title='Indent' data-type='llvm::StringRef' data-ref="491Indent" data-ref-filename="491Indent">Indent</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"\t"</q>;</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Bytes.size() == <var>64</var>);</td></tr>
<tr><th id="1396">1396</th><td>  <a class="type" href="../../../../include/llvm/Support/DataExtractor.h.html#llvm::DataExtractor" title='llvm::DataExtractor' data-ref="llvm::DataExtractor" data-ref-filename="llvm..DataExtractor">DataExtractor</a> <dfn class="local col2 decl" id="492DE" title='DE' data-type='llvm::DataExtractor' data-ref="492DE" data-ref-filename="492DE">DE</dfn><a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZN4llvm13DataExtractorC1ENS_8ArrayRefIhEEbh" title='llvm::DataExtractor::DataExtractor' data-ref="_ZN4llvm13DataExtractorC1ENS_8ArrayRefIhEEbh" data-ref-filename="_ZN4llvm13DataExtractorC1ENS_8ArrayRefIhEEbh">(</a><a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col5 ref" href="#485Bytes" title='Bytes' data-ref="485Bytes" data-ref-filename="485Bytes">Bytes</a>, <i>/*IsLittleEndian=*/</i><b>true</b>, <i>/*AddressSize=*/</i><var>8</var>);</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <b>switch</b> (<a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6Cursor4tellEv" title='llvm::DataExtractor::Cursor::tell' data-ref="_ZNK4llvm13DataExtractor6Cursor4tellEv" data-ref-filename="_ZNK4llvm13DataExtractor6Cursor4tellEv">tell</a>()) {</td></tr>
<tr><th id="1399">1399</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET" title='llvm::amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET' data-ref="llvm::amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET" data-ref-filename="llvm..amdhsa..GROUP_SEGMENT_FIXED_SIZE_OFFSET">GROUP_SEGMENT_FIXED_SIZE_OFFSET</a>:</td></tr>
<tr><th id="1400">1400</th><td>    <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a> = <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" title='llvm::DataExtractor::getU32' data-ref="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" data-ref-filename="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE">getU32</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>);</td></tr>
<tr><th id="1401">1401</th><td>    <a class="local col6 ref" href="#486KdStream" title='KdStream' data-ref="486KdStream" data-ref-filename="486KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#491Indent" title='Indent' data-ref="491Indent" data-ref-filename="491Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_group_segment_fixed_size "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a></td></tr>
<tr><th id="1402">1402</th><td>             <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1403">1403</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET" title='llvm::amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET' data-ref="llvm::amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET" data-ref-filename="llvm..amdhsa..PRIVATE_SEGMENT_FIXED_SIZE_OFFSET">PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a>:</td></tr>
<tr><th id="1406">1406</th><td>    <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a> = <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" title='llvm::DataExtractor::getU32' data-ref="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" data-ref-filename="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE">getU32</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>);</td></tr>
<tr><th id="1407">1407</th><td>    <a class="local col6 ref" href="#486KdStream" title='KdStream' data-ref="486KdStream" data-ref-filename="486KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#491Indent" title='Indent' data-ref="491Indent" data-ref-filename="491Indent">Indent</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_private_segment_fixed_size "</q></td></tr>
<tr><th id="1408">1408</th><td>             <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1409">1409</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::RESERVED0_OFFSET" title='llvm::amdhsa::RESERVED0_OFFSET' data-ref="llvm::amdhsa::RESERVED0_OFFSET" data-ref-filename="llvm..amdhsa..RESERVED0_OFFSET">RESERVED0_OFFSET</a>:</td></tr>
<tr><th id="1412">1412</th><td>    <i>// 8 reserved bytes, must be 0.</i></td></tr>
<tr><th id="1413">1413</th><td>    <a class="local col9 ref" href="#489EightByteBuffer" title='EightByteBuffer' data-ref="489EightByteBuffer" data-ref-filename="489EightByteBuffer">EightByteBuffer</a> = <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6getU64ERNS0_6CursorE" title='llvm::DataExtractor::getU64' data-ref="_ZNK4llvm13DataExtractor6getU64ERNS0_6CursorE" data-ref-filename="_ZNK4llvm13DataExtractor6getU64ERNS0_6CursorE">getU64</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>);</td></tr>
<tr><th id="1414">1414</th><td>    <b>if</b> (<a class="local col9 ref" href="#489EightByteBuffer" title='EightByteBuffer' data-ref="489EightByteBuffer" data-ref-filename="489EightByteBuffer">EightByteBuffer</a>) {</td></tr>
<tr><th id="1415">1415</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1416">1416</th><td>    }</td></tr>
<tr><th id="1417">1417</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET" title='llvm::amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET' data-ref="llvm::amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET" data-ref-filename="llvm..amdhsa..KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET">KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a>:</td></tr>
<tr><th id="1420">1420</th><td>    <i>// KERNEL_CODE_ENTRY_BYTE_OFFSET</i></td></tr>
<tr><th id="1421">1421</th><td><i>    // So far no directive controls this for Code Object V3, so simply skip for</i></td></tr>
<tr><th id="1422">1422</th><td><i>    // disassembly.</i></td></tr>
<tr><th id="1423">1423</th><td>    <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor4skipERNS0_6CursorEm" title='llvm::DataExtractor::skip' data-ref="_ZNK4llvm13DataExtractor4skipERNS0_6CursorEm" data-ref-filename="_ZNK4llvm13DataExtractor4skipERNS0_6CursorEm">skip</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>, <var>8</var>);</td></tr>
<tr><th id="1424">1424</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::RESERVED1_OFFSET" title='llvm::amdhsa::RESERVED1_OFFSET' data-ref="llvm::amdhsa::RESERVED1_OFFSET" data-ref-filename="llvm..amdhsa..RESERVED1_OFFSET">RESERVED1_OFFSET</a>:</td></tr>
<tr><th id="1427">1427</th><td>    <i>// 20 reserved bytes, must be 0.</i></td></tr>
<tr><th id="1428">1428</th><td>    <a class="local col0 ref" href="#490ReservedBytes" title='ReservedBytes' data-ref="490ReservedBytes" data-ref-filename="490ReservedBytes">ReservedBytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZN4llvm13DataExtractor8getBytesERNS0_6CursorEm" title='llvm::DataExtractor::getBytes' data-ref="_ZN4llvm13DataExtractor8getBytesERNS0_6CursorEm" data-ref-filename="_ZN4llvm13DataExtractor8getBytesERNS0_6CursorEm">getBytes</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>, <var>20</var>);</td></tr>
<tr><th id="1429">1429</th><td>    <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="493I" title='I' data-type='int' data-ref="493I" data-ref-filename="493I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a> &lt; <var>20</var>; ++<a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a>) {</td></tr>
<tr><th id="1430">1430</th><td>      <b>if</b> (<a class="local col0 ref" href="#490ReservedBytes" title='ReservedBytes' data-ref="490ReservedBytes" data-ref-filename="490ReservedBytes">ReservedBytes</a><a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm" data-ref-filename="_ZNK4llvm9StringRefixEm">[<a class="local col3 ref" href="#493I" title='I' data-ref="493I" data-ref-filename="493I">I</a>]</a> != <var>0</var>) {</td></tr>
<tr><th id="1431">1431</th><td>        <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1432">1432</th><td>      }</td></tr>
<tr><th id="1433">1433</th><td>    }</td></tr>
<tr><th id="1434">1434</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::COMPUTE_PGM_RSRC3_OFFSET" title='llvm::amdhsa::COMPUTE_PGM_RSRC3_OFFSET' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC3_OFFSET" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC3_OFFSET">COMPUTE_PGM_RSRC3_OFFSET</a>:</td></tr>
<tr><th id="1437">1437</th><td>    <i>// COMPUTE_PGM_RSRC3</i></td></tr>
<tr><th id="1438">1438</th><td><i>    //  - Only set for GFX10, GFX6-9 have this to be 0.</i></td></tr>
<tr><th id="1439">1439</th><td><i>    //  - Currently no directives directly control this.</i></td></tr>
<tr><th id="1440">1440</th><td>    <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a> = <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" title='llvm::DataExtractor::getU32' data-ref="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" data-ref-filename="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE">getU32</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>);</td></tr>
<tr><th id="1441">1441</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>() &amp;&amp; <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a>) {</td></tr>
<tr><th id="1442">1442</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1443">1443</th><td>    }</td></tr>
<tr><th id="1444">1444</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::COMPUTE_PGM_RSRC1_OFFSET" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_OFFSET' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_OFFSET" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC1_OFFSET">COMPUTE_PGM_RSRC1_OFFSET</a>:</td></tr>
<tr><th id="1447">1447</th><td>    <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a> = <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" title='llvm::DataExtractor::getU32' data-ref="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" data-ref-filename="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE">getU32</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>);</td></tr>
<tr><th id="1448">1448</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE">decodeCOMPUTE_PGM_RSRC1</a>(<a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a>, <span class='refarg'><a class="local col6 ref" href="#486KdStream" title='KdStream' data-ref="486KdStream" data-ref-filename="486KdStream">KdStream</a></span>) ==</td></tr>
<tr><th id="1449">1449</th><td>        <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>) {</td></tr>
<tr><th id="1450">1450</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1451">1451</th><td>    }</td></tr>
<tr><th id="1452">1452</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::COMPUTE_PGM_RSRC2_OFFSET" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_OFFSET' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_OFFSET" data-ref-filename="llvm..amdhsa..COMPUTE_PGM_RSRC2_OFFSET">COMPUTE_PGM_RSRC2_OFFSET</a>:</td></tr>
<tr><th id="1455">1455</th><td>    <a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a> = <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" title='llvm::DataExtractor::getU32' data-ref="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE" data-ref-filename="_ZNK4llvm13DataExtractor6getU32ERNS0_6CursorE">getU32</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>);</td></tr>
<tr><th id="1456">1456</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE">decodeCOMPUTE_PGM_RSRC2</a>(<a class="local col8 ref" href="#488FourByteBuffer" title='FourByteBuffer' data-ref="488FourByteBuffer" data-ref-filename="488FourByteBuffer">FourByteBuffer</a>, <span class='refarg'><a class="local col6 ref" href="#486KdStream" title='KdStream' data-ref="486KdStream" data-ref-filename="486KdStream">KdStream</a></span>) ==</td></tr>
<tr><th id="1457">1457</th><td>        <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>) {</td></tr>
<tr><th id="1458">1458</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1459">1459</th><td>    }</td></tr>
<tr><th id="1460">1460</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::KERNEL_CODE_PROPERTIES_OFFSET" title='llvm::amdhsa::KERNEL_CODE_PROPERTIES_OFFSET' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTIES_OFFSET" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTIES_OFFSET">KERNEL_CODE_PROPERTIES_OFFSET</a>:</td></tr>
<tr><th id="1463">1463</th><td>    <b>using</b> <b>namespace</b> <span class="namespace">amdhsa</span>;</td></tr>
<tr><th id="1464">1464</th><td>    <a class="local col7 ref" href="#487TwoByteBuffer" title='TwoByteBuffer' data-ref="487TwoByteBuffer" data-ref-filename="487TwoByteBuffer">TwoByteBuffer</a> = <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6getU16ERNS0_6CursorE" title='llvm::DataExtractor::getU16' data-ref="_ZNK4llvm13DataExtractor6getU16ERNS0_6CursorE" data-ref-filename="_ZNK4llvm13DataExtractor6getU16ERNS0_6CursorE">getU16</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>);</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td>    <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_user_sgpr_private_segment_buffer&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_user_sgpr_private_segment_buffer"</q>,</td></tr>
<tr><th id="1467">1467</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#138" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER">KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</a>);</td></tr>
<tr><th id="1468">1468</th><td>    <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_user_sgpr_dispatch_ptr&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_user_sgpr_dispatch_ptr"</q>,</td></tr>
<tr><th id="1469">1469</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#139" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR">KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</a>);</td></tr>
<tr><th id="1470">1470</th><td>    <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_user_sgpr_queue_ptr&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_user_sgpr_queue_ptr"</q>,</td></tr>
<tr><th id="1471">1471</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#140" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR">KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR</a>);</td></tr>
<tr><th id="1472">1472</th><td>    <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_user_sgpr_kernarg_segment_ptr&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_user_sgpr_kernarg_segment_ptr"</q>,</td></tr>
<tr><th id="1473">1473</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#141" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR">KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR</a>);</td></tr>
<tr><th id="1474">1474</th><td>    <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_user_sgpr_dispatch_id&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_user_sgpr_dispatch_id"</q>,</td></tr>
<tr><th id="1475">1475</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#142" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID">KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID</a>);</td></tr>
<tr><th id="1476">1476</th><td>    <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_user_sgpr_flat_scratch_init&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_user_sgpr_flat_scratch_init"</q>,</td></tr>
<tr><th id="1477">1477</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#143" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT">KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT</a>);</td></tr>
<tr><th id="1478">1478</th><td>    <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_user_sgpr_private_segment_size&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_user_sgpr_private_segment_size"</q>,</td></tr>
<tr><th id="1479">1479</th><td>                    <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#144" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE">KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE</a>);</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>    <b>if</b> (<a class="local col7 ref" href="#487TwoByteBuffer" title='TwoByteBuffer' data-ref="487TwoByteBuffer" data-ref-filename="487TwoByteBuffer">TwoByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#145" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_RESERVED0' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_RESERVED0" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_RESERVED0">KERNEL_CODE_PROPERTY_RESERVED0</a>)</td></tr>
<tr><th id="1482">1482</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td>    <i>// Reserved for GFX9</i></td></tr>
<tr><th id="1485">1485</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" title='llvm::AMDGPUDisassembler::isGFX9' data-ref="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev">isGFX9</a>() &amp;&amp;</td></tr>
<tr><th id="1486">1486</th><td>        (<a class="local col7 ref" href="#487TwoByteBuffer" title='TwoByteBuffer' data-ref="487TwoByteBuffer" data-ref-filename="487TwoByteBuffer">TwoByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#146" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32">KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>)) {</td></tr>
<tr><th id="1487">1487</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1488">1488</th><td>    } <b>else</b> <b>if</b> (<a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>()) {</td></tr>
<tr><th id="1489">1489</th><td>      <a class="macro" href="#1382" title="do { KdStream &lt;&lt; Indent &lt;&lt; &quot;.amdhsa_wavefront_size32&quot; &quot; &quot; &lt;&lt; ((TwoByteBuffer &amp; KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32) &gt;&gt; (KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT)) &lt;&lt; &apos;\n&apos;; } while (0)" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a>(<q>".amdhsa_wavefront_size32"</q>,</td></tr>
<tr><th id="1490">1490</th><td>                      <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#146" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32">KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>);</td></tr>
<tr><th id="1491">1491</th><td>    }</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>    <b>if</b> (<a class="local col7 ref" href="#487TwoByteBuffer" title='TwoByteBuffer' data-ref="487TwoByteBuffer" data-ref-filename="487TwoByteBuffer">TwoByteBuffer</a> &amp; <a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#147" title='llvm::amdhsa::KERNEL_CODE_PROPERTY_RESERVED1' data-ref="llvm::amdhsa::KERNEL_CODE_PROPERTY_RESERVED1" data-ref-filename="llvm..amdhsa..KERNEL_CODE_PROPERTY_RESERVED1">KERNEL_CODE_PROPERTY_RESERVED1</a>)</td></tr>
<tr><th id="1494">1494</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>  <b>case</b> <span class="namespace">amdhsa::</span><a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::RESERVED2_OFFSET" title='llvm::amdhsa::RESERVED2_OFFSET' data-ref="llvm::amdhsa::RESERVED2_OFFSET" data-ref-filename="llvm..amdhsa..RESERVED2_OFFSET">RESERVED2_OFFSET</a>:</td></tr>
<tr><th id="1499">1499</th><td>    <i>// 6 bytes from here are reserved, must be 0.</i></td></tr>
<tr><th id="1500">1500</th><td>    <a class="local col0 ref" href="#490ReservedBytes" title='ReservedBytes' data-ref="490ReservedBytes" data-ref-filename="490ReservedBytes">ReservedBytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col2 ref" href="#492DE" title='DE' data-ref="492DE" data-ref-filename="492DE">DE</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZN4llvm13DataExtractor8getBytesERNS0_6CursorEm" title='llvm::DataExtractor::getBytes' data-ref="_ZN4llvm13DataExtractor8getBytesERNS0_6CursorEm" data-ref-filename="_ZN4llvm13DataExtractor8getBytesERNS0_6CursorEm">getBytes</a>(<span class='refarg'><a class="local col4 ref" href="#484Cursor" title='Cursor' data-ref="484Cursor" data-ref-filename="484Cursor">Cursor</a></span>, <var>6</var>);</td></tr>
<tr><th id="1501">1501</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="494I" title='I' data-type='int' data-ref="494I" data-ref-filename="494I">I</dfn> = <var>0</var>; <a class="local col4 ref" href="#494I" title='I' data-ref="494I" data-ref-filename="494I">I</a> &lt; <var>6</var>; ++<a class="local col4 ref" href="#494I" title='I' data-ref="494I" data-ref-filename="494I">I</a>) {</td></tr>
<tr><th id="1502">1502</th><td>      <b>if</b> (<a class="local col0 ref" href="#490ReservedBytes" title='ReservedBytes' data-ref="490ReservedBytes" data-ref-filename="490ReservedBytes">ReservedBytes</a><a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm" data-ref-filename="_ZNK4llvm9StringRefixEm">[<a class="local col4 ref" href="#494I" title='I' data-ref="494I" data-ref-filename="494I">I</a>]</a> != <var>0</var>)</td></tr>
<tr><th id="1503">1503</th><td>        <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1504">1504</th><td>    }</td></tr>
<tr><th id="1505">1505</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <b>default</b>:</td></tr>
<tr><th id="1508">1508</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled index. Case statements cover everything."</q>);</td></tr>
<tr><th id="1509">1509</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1510">1510</th><td>  }</td></tr>
<tr><th id="1511">1511</th><td><u>#undef <a class="macro" href="#1382" data-ref="_M/PRINT_DIRECTIVE">PRINT_DIRECTIVE</a></u></td></tr>
<tr><th id="1512">1512</th><td>}</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="decl def fn" id="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm" title='llvm::AMDGPUDisassembler::decodeKernelDescriptor' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm">decodeKernelDescriptor</dfn>(</td></tr>
<tr><th id="1515">1515</th><td>    <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="495KdName" title='KdName' data-type='llvm::StringRef' data-ref="495KdName" data-ref-filename="495KdName">KdName</dfn>, <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col6 decl" id="496Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="496Bytes" data-ref-filename="496Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="497KdAddress" title='KdAddress' data-type='uint64_t' data-ref="497KdAddress" data-ref-filename="497KdAddress">KdAddress</dfn>) <em>const</em> {</td></tr>
<tr><th id="1516">1516</th><td>  <i>// CP microcode requires the kernel descriptor to be 64 aligned.</i></td></tr>
<tr><th id="1517">1517</th><td>  <b>if</b> (<a class="local col6 ref" href="#496Bytes" title='Bytes' data-ref="496Bytes" data-ref-filename="496Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>64</var> || <a class="local col7 ref" href="#497KdAddress" title='KdAddress' data-ref="497KdAddress" data-ref-filename="497KdAddress">KdAddress</a> % <var>64</var> != <var>0</var>)</td></tr>
<tr><th id="1518">1518</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev"></span><dfn class="local col8 decl" id="498Kd" title='Kd' data-type='std::string' data-ref="498Kd" data-ref-filename="498Kd">Kd</dfn>;</td></tr>
<tr><th id="1521">1521</th><td>  <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col9 decl" id="499KdStream" title='KdStream' data-type='llvm::raw_string_ostream' data-ref="499KdStream" data-ref-filename="499KdStream">KdStream</dfn><a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col8 ref" href="#498Kd" title='Kd' data-ref="498Kd" data-ref-filename="498Kd">Kd</a>);</td></tr>
<tr><th id="1522">1522</th><td>  <a class="local col9 ref" href="#499KdStream" title='KdStream' data-ref="499KdStream" data-ref-filename="499KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".amdhsa_kernel "</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE" data-ref-filename="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#495KdName" title='KdName' data-ref="495KdName" data-ref-filename="495KdName">KdName</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc" data-ref-filename="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>  <a class="type" href="../../../../include/llvm/Support/DataExtractor.h.html#llvm::DataExtractor" title='llvm::DataExtractor' data-ref="llvm::DataExtractor" data-ref-filename="llvm..DataExtractor">DataExtractor</a>::<a class="type" href="../../../../include/llvm/Support/DataExtractor.h.html#llvm::DataExtractor::Cursor" title='llvm::DataExtractor::Cursor' data-ref="llvm::DataExtractor::Cursor" data-ref-filename="llvm..DataExtractor..Cursor">Cursor</a> <dfn class="local col0 decl" id="500C" title='C' data-type='DataExtractor::Cursor' data-ref="500C" data-ref-filename="500C">C</dfn><a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZN4llvm13DataExtractor6CursorC1Em" title='llvm::DataExtractor::Cursor::Cursor' data-ref="_ZN4llvm13DataExtractor6CursorC1Em" data-ref-filename="_ZN4llvm13DataExtractor6CursorC1Em">(</a><var>0</var>);</td></tr>
<tr><th id="1525">1525</th><td>  <b>while</b> (<a class="ref fn fake" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZN4llvm13DataExtractor6CursorcvbEv" title='llvm::DataExtractor::Cursor::operator bool' data-ref="_ZN4llvm13DataExtractor6CursorcvbEv" data-ref-filename="_ZN4llvm13DataExtractor6CursorcvbEv"></a><a class="local col0 ref" href="#500C" title='C' data-ref="500C" data-ref-filename="500C">C</a> &amp;&amp; <a class="local col0 ref" href="#500C" title='C' data-ref="500C" data-ref-filename="500C">C</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZNK4llvm13DataExtractor6Cursor4tellEv" title='llvm::DataExtractor::Cursor::tell' data-ref="_ZNK4llvm13DataExtractor6Cursor4tellEv" data-ref-filename="_ZNK4llvm13DataExtractor6Cursor4tellEv">tell</a>() &lt; <a class="local col6 ref" href="#496Bytes" title='Bytes' data-ref="496Bytes" data-ref-filename="496Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>()) {</td></tr>
<tr><th id="1526">1526</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <dfn class="local col1 decl" id="501Status" title='Status' data-type='MCDisassembler::DecodeStatus' data-ref="501Status" data-ref-filename="501Status">Status</dfn> =</td></tr>
<tr><th id="1527">1527</th><td>        <a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeKernelDescriptorDirective' data-ref="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE">decodeKernelDescriptorDirective</a>(<span class='refarg'><a class="local col0 ref" href="#500C" title='C' data-ref="500C" data-ref-filename="500C">C</a></span>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col6 ref" href="#496Bytes" title='Bytes' data-ref="496Bytes" data-ref-filename="496Bytes">Bytes</a>, <span class='refarg'><a class="local col9 ref" href="#499KdStream" title='KdStream' data-ref="499KdStream" data-ref-filename="499KdStream">KdStream</a></span>);</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>    <a class="ref fn" href="../../../../include/llvm/Support/Error.h.html#_ZN4llvm8cantFailENS_5ErrorEPKc" title='llvm::cantFail' data-ref="_ZN4llvm8cantFailENS_5ErrorEPKc" data-ref-filename="_ZN4llvm8cantFailENS_5ErrorEPKc">cantFail</a>(<a class="local col0 ref" href="#500C" title='C' data-ref="500C" data-ref-filename="500C">C</a>.<a class="ref fn" href="../../../../include/llvm/Support/DataExtractor.h.html#_ZN4llvm13DataExtractor6Cursor9takeErrorEv" title='llvm::DataExtractor::Cursor::takeError' data-ref="_ZN4llvm13DataExtractor6Cursor9takeErrorEv" data-ref-filename="_ZN4llvm13DataExtractor6Cursor9takeErrorEv">takeError</a>());</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td>    <b>if</b> (<a class="local col1 ref" href="#501Status" title='Status' data-ref="501Status" data-ref-filename="501Status">Status</a> == <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>)</td></tr>
<tr><th id="1532">1532</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1533">1533</th><td>  }</td></tr>
<tr><th id="1534">1534</th><td>  <a class="local col9 ref" href="#499KdStream" title='KdStream' data-ref="499KdStream" data-ref-filename="499KdStream">KdStream</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".end_amdhsa_kernel\n"</q>;</td></tr>
<tr><th id="1535">1535</th><td>  <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4outsEv" title='llvm::outs' data-ref="_ZN4llvm4outsEv" data-ref-filename="_ZN4llvm4outsEv">outs</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#499KdStream" title='KdStream' data-ref="499KdStream" data-ref-filename="499KdStream">KdStream</a>.<a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strB5cxx11Ev" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strB5cxx11Ev" data-ref-filename="_ZN4llvm18raw_string_ostream3strB5cxx11Ev">str</a>();</td></tr>
<tr><th id="1536">1536</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="1537">1537</th><td>}</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td><a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a>&gt;</td></tr>
<tr><th id="1540">1540</th><td><a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm18AMDGPUDisassembler13onSymbolStartERNS_12SymbolInfoTyERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" title='llvm::AMDGPUDisassembler::onSymbolStart' data-ref="_ZNK4llvm18AMDGPUDisassembler13onSymbolStartERNS_12SymbolInfoTyERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13onSymbolStartERNS_12SymbolInfoTyERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE">onSymbolStart</dfn>(<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy" title='llvm::SymbolInfoTy' data-ref="llvm::SymbolInfoTy" data-ref-filename="llvm..SymbolInfoTy">SymbolInfoTy</a> &amp;<dfn class="local col2 decl" id="502Symbol" title='Symbol' data-type='llvm::SymbolInfoTy &amp;' data-ref="502Symbol" data-ref-filename="502Symbol">Symbol</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col3 decl" id="503Size" title='Size' data-type='uint64_t &amp;' data-ref="503Size" data-ref-filename="503Size">Size</dfn>,</td></tr>
<tr><th id="1541">1541</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col4 decl" id="504Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="504Bytes" data-ref-filename="504Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="505Address" title='Address' data-type='uint64_t' data-ref="505Address" data-ref-filename="505Address">Address</dfn>,</td></tr>
<tr><th id="1542">1542</th><td>                                  <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="506CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="506CStream" data-ref-filename="506CStream">CStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="1543">1543</th><td>  <i>// Right now only kernel descriptor needs to be handled.</i></td></tr>
<tr><th id="1544">1544</th><td><i>  // We ignore all other symbols for target specific handling.</i></td></tr>
<tr><th id="1545">1545</th><td><i>  // TODO:</i></td></tr>
<tr><th id="1546">1546</th><td><i>  // Fix the spurious symbol issue for AMDGPU kernels. Exists for both Code</i></td></tr>
<tr><th id="1547">1547</th><td><i>  // Object V2 and V3 when symbols are marked protected.</i></td></tr>
<tr><th id="1548">1548</th><td><i></i></td></tr>
<tr><th id="1549">1549</th><td><i>  // amd_kernel_code_t for Code Object V2.</i></td></tr>
<tr><th id="1550">1550</th><td>  <b>if</b> (<a class="local col2 ref" href="#502Symbol" title='Symbol' data-ref="502Symbol" data-ref-filename="502Symbol">Symbol</a>.<a class="ref field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy::(anonymous)::Type" title='llvm::SymbolInfoTy::(anonymous union)::Type' data-ref="llvm::SymbolInfoTy::(anonymous)::Type" data-ref-filename="llvm..SymbolInfoTy..(anonymous)..Type">Type</a> == <span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::STT_AMDGPU_HSA_KERNEL" title='llvm::ELF::STT_AMDGPU_HSA_KERNEL' data-ref="llvm::ELF::STT_AMDGPU_HSA_KERNEL" data-ref-filename="llvm..ELF..STT_AMDGPU_HSA_KERNEL">STT_AMDGPU_HSA_KERNEL</a>) {</td></tr>
<tr><th id="1551">1551</th><td>    <a class="local col3 ref" href="#503Size" title='Size' data-ref="503Size" data-ref-filename="503Size">Size</a> = <var>256</var>;</td></tr>
<tr><th id="1552">1552</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1553">1553</th><td>  }</td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td>  <i>// Code Object V3 kernel descriptors.</i></td></tr>
<tr><th id="1556">1556</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col7 decl" id="507Name" title='Name' data-type='llvm::StringRef' data-ref="507Name" data-ref-filename="507Name">Name</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#502Symbol" title='Symbol' data-ref="502Symbol" data-ref-filename="502Symbol">Symbol</a>.<a class="ref field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy::Name" title='llvm::SymbolInfoTy::Name' data-ref="llvm::SymbolInfoTy::Name" data-ref-filename="llvm..SymbolInfoTy..Name">Name</a>;</td></tr>
<tr><th id="1557">1557</th><td>  <b>if</b> (<a class="local col2 ref" href="#502Symbol" title='Symbol' data-ref="502Symbol" data-ref-filename="502Symbol">Symbol</a>.<a class="ref field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy::(anonymous)::Type" title='llvm::SymbolInfoTy::(anonymous union)::Type' data-ref="llvm::SymbolInfoTy::(anonymous)::Type" data-ref-filename="llvm..SymbolInfoTy..(anonymous)..Type">Type</a> == <span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::STT_OBJECT" title='llvm::ELF::STT_OBJECT' data-ref="llvm::ELF::STT_OBJECT" data-ref-filename="llvm..ELF..STT_OBJECT">STT_OBJECT</a> &amp;&amp; <a class="local col7 ref" href="#507Name" title='Name' data-ref="507Name" data-ref-filename="507Name">Name</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef8endswithES0_" title='llvm::StringRef::endswith' data-ref="_ZNK4llvm9StringRef8endswithES0_" data-ref-filename="_ZNK4llvm9StringRef8endswithES0_">endswith</a>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a><a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc">(</a><q>".kd"</q>))) {</td></tr>
<tr><th id="1558">1558</th><td>    <a class="local col3 ref" href="#503Size" title='Size' data-ref="503Size" data-ref-filename="503Size">Size</a> = <var>64</var>; <i>// Size = 64 regardless of success or failure.</i></td></tr>
<tr><th id="1559">1559</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="member fn" href="#_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm" title='llvm::AMDGPUDisassembler::decodeKernelDescriptor' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm">decodeKernelDescriptor</a>(<a class="local col7 ref" href="#507Name" title='Name' data-ref="507Name" data-ref-filename="507Name">Name</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef9drop_backEm" title='llvm::StringRef::drop_back' data-ref="_ZNK4llvm9StringRef9drop_backEm" data-ref-filename="_ZNK4llvm9StringRef9drop_backEm">drop_back</a>(<var>3</var>), <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col4 ref" href="#504Bytes" title='Bytes' data-ref="504Bytes" data-ref-filename="504Bytes">Bytes</a>, <a class="local col5 ref" href="#505Address" title='Address' data-ref="505Address" data-ref-filename="505Address">Address</a>);</td></tr>
<tr><th id="1560">1560</th><td>  }</td></tr>
<tr><th id="1561">1561</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1562">1562</th><td>}</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1565">1565</th><td><i>// AMDGPUSymbolizer</i></td></tr>
<tr><th id="1566">1566</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1567">1567</th><td><i></i></td></tr>
<tr><th id="1568">1568</th><td><i>// Try to find symbol name for specified label</i></td></tr>
<tr><th id="1569">1569</th><td><em>bool</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer" data-ref-filename="llvm..AMDGPUSymbolizer">AMDGPUSymbolizer</a>::<dfn class="virtual decl def fn" id="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" title='llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand' data-ref="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" data-ref-filename="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm">tryAddingSymbolicOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="508Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="508Inst" data-ref-filename="508Inst">Inst</dfn>,</td></tr>
<tr><th id="1570">1570</th><td>                                <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<i>/*cStream*/</i>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="509Value" title='Value' data-type='int64_t' data-ref="509Value" data-ref-filename="509Value">Value</dfn>,</td></tr>
<tr><th id="1571">1571</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <i>/*Address*/</i>, <em>bool</em> <dfn class="local col0 decl" id="510IsBranch" title='IsBranch' data-type='bool' data-ref="510IsBranch" data-ref-filename="510IsBranch">IsBranch</dfn>,</td></tr>
<tr><th id="1572">1572</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <i>/*Offset*/</i>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <i>/*InstSize*/</i>) {</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <b>if</b> (!<a class="local col0 ref" href="#510IsBranch" title='IsBranch' data-ref="510IsBranch" data-ref-filename="510IsBranch">IsBranch</a>) {</td></tr>
<tr><th id="1575">1575</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1576">1576</th><td>  }</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="511Symbols" title='Symbols' data-type='std::vector&lt;llvm::SymbolInfoTy, std::allocator&lt;llvm::SymbolInfoTy&gt; &gt; *' data-ref="511Symbols" data-ref-filename="511Symbols">Symbols</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SectionSymbolsTy" title='llvm::SectionSymbolsTy' data-type='std::vector&lt;SymbolInfoTy&gt;' data-ref="llvm::SectionSymbolsTy" data-ref-filename="llvm..SectionSymbolsTy">SectionSymbolsTy</a> *&gt;(<a class="member field" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer::DisInfo" title='llvm::AMDGPUSymbolizer::DisInfo' data-ref="llvm::AMDGPUSymbolizer::DisInfo" data-ref-filename="llvm..AMDGPUSymbolizer..DisInfo">DisInfo</a>);</td></tr>
<tr><th id="1579">1579</th><td>  <b>if</b> (!<a class="local col1 ref" href="#511Symbols" title='Symbols' data-ref="511Symbols" data-ref-filename="511Symbols">Symbols</a>)</td></tr>
<tr><th id="1580">1580</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td>  <em>auto</em> <dfn class="local col2 decl" id="512Result" title='Result' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SymbolInfoTy *, std::vector&lt;llvm::SymbolInfoTy, std::allocator&lt;llvm::SymbolInfoTy&gt; &gt; &gt;' data-ref="512Result" data-ref-filename="512Result">Result</dfn> = <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_" data-ref-filename="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'>*<a class="local col1 ref" href="#511Symbols" title='Symbols' data-ref="511Symbols" data-ref-filename="511Symbols">Symbols</a></span>, [<a class="local col9 ref" href="#509Value" title='Value' data-ref="509Value" data-ref-filename="509Value">Value</a>](<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy" title='llvm::SymbolInfoTy' data-ref="llvm::SymbolInfoTy" data-ref-filename="llvm..SymbolInfoTy">SymbolInfoTy</a> &amp;<dfn class="local col3 decl" id="513Val" title='Val' data-type='const llvm::SymbolInfoTy &amp;' data-ref="513Val" data-ref-filename="513Val">Val</dfn>) {</td></tr>
<tr><th id="1583">1583</th><td>    <b>return</b> <a class="local col3 ref" href="#513Val" title='Val' data-ref="513Val" data-ref-filename="513Val">Val</a>.<a class="ref field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy::Addr" title='llvm::SymbolInfoTy::Addr' data-ref="llvm::SymbolInfoTy::Addr" data-ref-filename="llvm..SymbolInfoTy..Addr">Addr</a> == <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;(<a class="local col9 ref" href="#509Value" title='Value' data-ref="509Value" data-ref-filename="509Value">Value</a>) &amp;&amp;</td></tr>
<tr><th id="1584">1584</th><td>           <a class="local col3 ref" href="#513Val" title='Val' data-ref="513Val" data-ref-filename="513Val">Val</a>.<a class="ref field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy::(anonymous)::Type" title='llvm::SymbolInfoTy::(anonymous union)::Type' data-ref="llvm::SymbolInfoTy::(anonymous)::Type" data-ref-filename="llvm..SymbolInfoTy..(anonymous)..Type">Type</a> == <span class="namespace">ELF::</span><a class="enum" href="../../../../include/llvm/BinaryFormat/ELF.h.html#llvm::ELF::STT_NOTYPE" title='llvm::ELF::STT_NOTYPE' data-ref="llvm::ELF::STT_NOTYPE" data-ref-filename="llvm..ELF..STT_NOTYPE">STT_NOTYPE</a>;</td></tr>
<tr><th id="1585">1585</th><td>  });</td></tr>
<tr><th id="1586">1586</th><td>  <b>if</b> (<a class="local col2 ref" href="#512Result" title='Result' data-ref="512Result" data-ref-filename="512Result">Result</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col1 ref" href="#511Symbols" title='Symbols' data-ref="511Symbols" data-ref-filename="511Symbols">Symbols</a>-&gt;<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>()) {</td></tr>
<tr><th id="1587">1587</th><td>    <em>auto</em> *<dfn class="local col4 decl" id="514Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="514Sym" data-ref-filename="514Sym">Sym</dfn> = <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer::Ctx" title='llvm::MCSymbolizer::Ctx' data-ref="llvm::MCSymbolizer::Ctx" data-ref-filename="llvm..MCSymbolizer..Ctx">Ctx</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE" data-ref-filename="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col2 ref" href="#512Result" title='Result' data-ref="512Result" data-ref-filename="512Result">Result</a><span class='ref fn' title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}" data-ref-filename="__gnu_cxx..__normal_iterator..operator-}">-&gt;</span><a class="ref field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy::Name" title='llvm::SymbolInfoTy::Name' data-ref="llvm::SymbolInfoTy::Name" data-ref-filename="llvm..SymbolInfoTy..Name">Name</a>);</td></tr>
<tr><th id="1588">1588</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="515Add" title='Add' data-type='const llvm::MCSymbolRefExpr *' data-ref="515Add" data-ref-filename="515Add">Add</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" data-ref-filename="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col4 ref" href="#514Sym" title='Sym' data-ref="514Sym" data-ref-filename="514Sym">Sym</a>, <span class='refarg'><a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer::Ctx" title='llvm::MCSymbolizer::Ctx' data-ref="llvm::MCSymbolizer::Ctx" data-ref-filename="llvm..MCSymbolizer..Ctx">Ctx</a></span>);</td></tr>
<tr><th id="1589">1589</th><td>    <a class="local col8 ref" href="#508Inst" title='Inst' data-ref="508Inst" data-ref-filename="508Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" data-ref-filename="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col5 ref" href="#515Add" title='Add' data-ref="515Add" data-ref-filename="515Add">Add</a>));</td></tr>
<tr><th id="1590">1590</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1593">1593</th><td>}</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><em>void</em> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer" data-ref-filename="llvm..AMDGPUSymbolizer">AMDGPUSymbolizer</a>::<dfn class="virtual decl def fn" id="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" title='llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment' data-ref="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" data-ref-filename="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm">tryAddingPcLoadReferenceComment</dfn>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="516cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="516cStream" data-ref-filename="516cStream">cStream</dfn>,</td></tr>
<tr><th id="1596">1596</th><td>                                                       <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="517Value" title='Value' data-type='int64_t' data-ref="517Value" data-ref-filename="517Value">Value</dfn>,</td></tr>
<tr><th id="1597">1597</th><td>                                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="518Address" title='Address' data-type='uint64_t' data-ref="518Address" data-ref-filename="518Address">Address</dfn>) {</td></tr>
<tr><th id="1598">1598</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unimplemented"</q>);</td></tr>
<tr><th id="1599">1599</th><td>}</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1602">1602</th><td><i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">// Initialization</i></td></tr>
<tr><th id="1603">1603</th><td><i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer" title='llvm::MCSymbolizer' data-ref="llvm::MCSymbolizer" data-ref-filename="llvm..MCSymbolizer">MCSymbolizer</a> *<dfn class="tu decl def fn" id="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAMDGPUSymbolizer' data-type='llvm::MCSymbolizer * createAMDGPUSymbolizer(const llvm::Triple &amp; , LLVMOpInfoCallback , LLVMSymbolLookupCallback , void * DisInfo, llvm::MCContext * Ctx, std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp; RelInfo)' data-ref="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAMDGPUSymbolizer</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<i  data-doc="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">/*TT*/</i>,</td></tr>
<tr><th id="1606">1606</th><td>                              <a class="typedef" href="../../../../include/llvm-c/DisassemblerTypes.h.html#LLVMOpInfoCallback" title='LLVMOpInfoCallback' data-type='int (*)(void *, uint64_t, uint64_t, uint64_t, int, void *)' data-ref="LLVMOpInfoCallback" data-ref-filename="LLVMOpInfoCallback">LLVMOpInfoCallback</a> <i>/*GetOpInfo*/</i>,</td></tr>
<tr><th id="1607">1607</th><td>                              <a class="typedef" href="../../../../include/llvm-c/DisassemblerTypes.h.html#LLVMSymbolLookupCallback" title='LLVMSymbolLookupCallback' data-type='const char *(*)(void *, uint64_t, uint64_t *, uint64_t, const char **)' data-ref="LLVMSymbolLookupCallback" data-ref-filename="LLVMSymbolLookupCallback">LLVMSymbolLookupCallback</a> <i>/*SymbolLookUp*/</i>,</td></tr>
<tr><th id="1608">1608</th><td>                              <em>void</em> *<dfn class="local col9 decl" id="519DisInfo" title='DisInfo' data-type='void *' data-ref="519DisInfo" data-ref-filename="519DisInfo">DisInfo</dfn>,</td></tr>
<tr><th id="1609">1609</th><td>                              <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> *<dfn class="local col0 decl" id="520Ctx" title='Ctx' data-type='llvm::MCContext *' data-ref="520Ctx" data-ref-filename="520Ctx">Ctx</dfn>,</td></tr>
<tr><th id="1610">1610</th><td>                              <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html#llvm::MCRelocationInfo" title='llvm::MCRelocationInfo' data-ref="llvm::MCRelocationInfo" data-ref-filename="llvm..MCRelocationInfo">MCRelocationInfo</a>&gt; &amp;&amp;<dfn class="local col1 decl" id="521RelInfo" title='RelInfo' data-type='std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;' data-ref="521RelInfo" data-ref-filename="521RelInfo">RelInfo</dfn>) {</td></tr>
<tr><th id="1611">1611</th><td>  <b>return</b> <b>new</b> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer" data-ref-filename="llvm..AMDGPUSymbolizer">AMDGPUSymbolizer</a><a class="ref fn" href="AMDGPUDisassembler.h.html#_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv" title='llvm::AMDGPUSymbolizer::AMDGPUSymbolizer' data-ref="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv" data-ref-filename="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv">(</a>*<a class="local col0 ref" href="#520Ctx" title='Ctx' data-ref="520Ctx" data-ref-filename="520Ctx">Ctx</a>, <span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col1 ref" href="#521RelInfo" title='RelInfo' data-ref="521RelInfo" data-ref-filename="521RelInfo">RelInfo</a></span>), <a class="local col9 ref" href="#519DisInfo" title='DisInfo' data-ref="519DisInfo" data-ref-filename="519DisInfo">DisInfo</a>);</td></tr>
<tr><th id="1612">1612</th><td>}</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def fn" id="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAMDGPUDisassembler' data-type='llvm::MCDisassembler * createAMDGPUDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAMDGPUDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" data-ref-filename="llvm..Target">Target</a> &amp;<dfn class="local col2 decl" id="522T" title='T' data-type='const llvm::Target &amp;' data-ref="522T" data-ref-filename="522T">T</dfn>,</td></tr>
<tr><th id="1615">1615</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="523STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="523STI" data-ref-filename="523STI">STI</dfn>,</td></tr>
<tr><th id="1616">1616</th><td>                                                <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col4 decl" id="524Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="524Ctx" data-ref-filename="524Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="1617">1617</th><td>  <b>return</b> <b>new</b> <a class="type" href="AMDGPUDisassembler.h.html#llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</a><a class="ref fn" href="#_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" title='llvm::AMDGPUDisassembler::AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" data-ref-filename="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE">(</a><a class="local col3 ref" href="#523STI" title='STI' data-ref="523STI" data-ref-filename="523STI">STI</a>, <a class="local col4 ref" href="#524Ctx" title='Ctx' data-ref="524Ctx" data-ref-filename="524Ctx">Ctx</a>, <a class="local col2 ref" href="#522T" title='T' data-ref="522T" data-ref-filename="522T">T</a>.<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZNK4llvm6Target17createMCInstrInfoEv" title='llvm::Target::createMCInstrInfo' data-ref="_ZNK4llvm6Target17createMCInstrInfoEv" data-ref-filename="_ZNK4llvm6Target17createMCInstrInfoEv">createMCInstrInfo</a>());</td></tr>
<tr><th id="1618">1618</th><td>}</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td><b>extern</b> <q>"C"</q> <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#128" title="__attribute__ ((visibility(&quot;default&quot;)))" data-ref="_M/LLVM_EXTERNAL_VISIBILITY">LLVM_EXTERNAL_VISIBILITY</a> <em>void</em> <dfn class="decl def fn" id="LLVMInitializeAMDGPUDisassembler" title='LLVMInitializeAMDGPUDisassembler' data-ref="LLVMInitializeAMDGPUDisassembler" data-ref-filename="LLVMInitializeAMDGPUDisassembler">LLVMInitializeAMDGPUDisassembler</dfn>() {</td></tr>
<tr><th id="1621">1621</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv" data-ref-filename="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>,</td></tr>
<tr><th id="1622">1622</th><td>                                         <a class="tu ref fn" href="#_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createAMDGPUDisassembler' data-use='r' data-ref="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL24createAMDGPUDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createAMDGPUDisassembler</a>);</td></tr>
<tr><th id="1623">1623</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" title='llvm::TargetRegistry::RegisterMCSymbolizer' data-ref="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666" data-ref-filename="_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10uniq6593666">RegisterMCSymbolizer</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/AMDGPUTargetInfo.h.html#_ZN4llvm15getTheGCNTargetEv" title='llvm::getTheGCNTarget' data-ref="_ZN4llvm15getTheGCNTargetEv" data-ref-filename="_ZN4llvm15getTheGCNTargetEv">getTheGCNTarget</a>()</span>,</td></tr>
<tr><th id="1624">1624</th><td>                                       <a class="tu ref fn" href="#_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" title='createAMDGPUSymbolizer' data-use='r' data-ref="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE" data-ref-filename="_ZL22createAMDGPUSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE">createAMDGPUSymbolizer</a>);</td></tr>
<tr><th id="1625">1625</th><td>}</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>