<!DOCTYPE html>
<html><head><title>例外処理 - 1000行で作るOS</title><meta charset="utf-8"><meta name="viewport" content="width=device-width"><link rel="stylesheet" href="/styles.css"><meta name="generator" content="Docship (https://github.com/nuta/docship)"></head><body class="mx-auto max-w-3xl w-full py-8 px-4"><header><h1 class="text-center mb-8 text-xl font-bold">1000行で作るOS - 例外処理</h1><div class="mb-8 container mx-auto flex justify-center"><ol class="w-full my-0 sm:w-fit grid grid-rows-[repeat(9,auto)] grid-flow-col gap-x-4" start="0"><li class="my-1"><a href="/ja/index" class="">はじめに</a></li><li class="my-1"><a href="/ja/01-setting-up-development-environment" class="">開発環境</a></li><li class="my-1"><a href="/ja/02-assembly" class="">RISC-V入門</a></li><li class="my-1"><a href="/ja/03-overview" class="">OSの全体像</a></li><li class="my-1"><a href="/ja/04-boot" class="">ブート</a></li><li class="my-1"><a href="/ja/05-hello-world" class="">Hello World!</a></li><li class="my-1"><a href="/ja/06-libc" class="">C標準ライブラリ</a></li><li class="my-1"><a href="/ja/07-kernel-panic" class="">カーネルパニック</a></li><li class="my-1"><a href="/ja/08-exception" class="font-bold">例外処理</a></li><li class="my-1"><a href="/ja/09-memory-allocation" class="">メモリ割り当て</a></li><li class="my-1"><a href="/ja/10-process" class="">プロセス</a></li><li class="my-1"><a href="/ja/11-page-table" class="">ページテーブル</a></li><li class="my-1"><a href="/ja/12-application" class="">アプリケーション</a></li><li class="my-1"><a href="/ja/13-user-mode" class="">ユーザーモード</a></li><li class="my-1"><a href="/ja/14-system-call" class="">システムコール</a></li><li class="my-1"><a href="/ja/15-virtio-blk" class="">ディスク読み書き</a></li><li class="my-1"><a href="/ja/16-file-system" class="">ファイルシステム</a></li><li class="my-1"><a href="/ja/17-conclusion" class="">おわりに</a></li></ol></div></header><main><p>例外は、不正なメモリアクセス (例: ヌルポインタ参照) のような「プログラムの実行が続行不能な状態」になったときに、あらかじめOSによって設定されるプログラム (例外ハンドラ) に処理を切り替える仕組みです。</p>
<p>例外の発生は、QEMUのデバッグログ (<code>-d</code>オプション) で確認できますが、長ったらしいログを読むのは面倒なのと、例外が発生してQEMUがリセットしても初学者にはそれが分かりづらいので、例外発生箇所を出力してカーネルパニックする例外ハンドラを序盤に実装しておくのがおすすめです。JavaScriptに親しみのある方なら「とりあえずUnhandled Rejectionのハンドラを追加する感じ」と言えばしっくりくるのではないでしょうか。</p>
<h2 id="例外処理の流れ"><a class="anchor" href="#例外処理の流れ">例外処理の流れ</a></h2>
<p>例外が発生すると、RISC-Vでは次のような流れで処理が進みます。</p>
<ol>
<li>CPUは<code>medeleg</code>レジスタを確認して、例外をどの動作モードで処理するかを決定する。本書では、主要な例外がU-Mode (ユーザーランド)、S-Mode (カーネル) のどちらかで発生した場合は、S-Modeで処理するようにOpenSBIによって設定されている。</li>
<li>例外発生時のCPUの状態を各CSRに保存する。</li>
<li><code>stvec</code> レジスタの値をプログラムカウンタにセットして、カーネルの例外処理プログラム (例外ハンドラ) にジャンプする。</li>
<li>例外ハンドラは、カーネルが好きに使って良い <code>sscratch</code>レジスタを上手く使って、汎用レジスタの値 (つまり例外発生時の実行状態) を保存し、例外の種類に応じた処理を行う。</li>
<li>例外処理を済ませると、保存していた実行状態を復元し、<code>sret</code>命令を呼び出して例外発生箇所から実行を再開する。</li>
</ol>
<p>ステップ2で更新されるCSRは、主に次の通りです。カーネルの例外ハンドラはこれらの情報を元に、必要な処理を判断したり、例外発生時の状態を保存・復元したりします。</p>
<table>
<thead>
<tr>
<th>レジスタ名</th>
<th>内容</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>scause</code></td>
<td>例外の種類。これを読んでカーネルは例外の種類を判別する。</td>
</tr>
<tr>
<td><code>stval</code></td>
<td>例外の付加情報 (例: 例外の原因となったメモリアドレス)。具体的な内容は、例外の種類による。</td>
</tr>
<tr>
<td><code>sepc</code></td>
<td>例外発生箇所のプログラムカウンタ</td>
</tr>
<tr>
<td><code>sstatus</code></td>
<td>例外発生時の動作モード (U-Mode/S-Mode)</td>
</tr>
</tbody>
</table>
<p>カーネルの例外ハンドラの実装で一番気をつけなければいけないのは例外発生時の状態を正しく保存・復元することです。例えば、a0レジスタを間違って上書きしてしまうと「何もしていないのにローカル変数の値が変」といったデバッグの難しい問題に繋がってしまいます。</p>
<h2 id="例外ハンドラの実装"><a class="anchor" href="#例外ハンドラの実装">例外ハンドラの実装</a></h2>
<p>準備が整ったところで、例外を受け取ってみましょう。まずは最初に実行される箇所です。<code>stvec</code>レジスタに、この<code>kernel_entry</code>関数の先頭アドレスを後ほどセットします。</p>
<pre><code class="language-c:kernel.c"><span class="pl-en">__attribute__</span>((naked))
__attribute__((aligned(<span class="pl-c1">4</span>)))
void kernel_entry(<span class="pl-k">void</span>) {
    <span class="pl-k">__asm__</span> <span class="pl-smi">__volatile__</span>(
        <span class="pl-s"><span class="pl-pds">"</span>csrw sscratch, sp<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>addi sp, sp, -4 * 31<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw ra,  4 * 0(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw gp,  4 * 1(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw tp,  4 * 2(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw t0,  4 * 3(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw t1,  4 * 4(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw t2,  4 * 5(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw t3,  4 * 6(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw t4,  4 * 7(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw t5,  4 * 8(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw t6,  4 * 9(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a0,  4 * 10(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a1,  4 * 11(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a2,  4 * 12(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a3,  4 * 13(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a4,  4 * 14(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a5,  4 * 15(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a6,  4 * 16(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a7,  4 * 17(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s0,  4 * 18(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s1,  4 * 19(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s2,  4 * 20(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s3,  4 * 21(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s4,  4 * 22(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s5,  4 * 23(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s6,  4 * 24(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s7,  4 * 25(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s8,  4 * 26(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s9,  4 * 27(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s10, 4 * 28(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw s11, 4 * 29(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>

        <span class="pl-s"><span class="pl-pds">"</span>csrr a0, sscratch<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sw a0, 4 * 30(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>

        <span class="pl-s"><span class="pl-pds">"</span>mv a0, sp<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>call handle_trap<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>

        <span class="pl-s"><span class="pl-pds">"</span>lw ra,  4 * 0(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw gp,  4 * 1(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw tp,  4 * 2(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw t0,  4 * 3(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw t1,  4 * 4(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw t2,  4 * 5(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw t3,  4 * 6(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw t4,  4 * 7(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw t5,  4 * 8(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw t6,  4 * 9(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a0,  4 * 10(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a1,  4 * 11(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a2,  4 * 12(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a3,  4 * 13(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a4,  4 * 14(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a5,  4 * 15(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a6,  4 * 16(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw a7,  4 * 17(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s0,  4 * 18(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s1,  4 * 19(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s2,  4 * 20(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s3,  4 * 21(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s4,  4 * 22(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s5,  4 * 23(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s6,  4 * 24(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s7,  4 * 25(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s8,  4 * 26(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s9,  4 * 27(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s10, 4 * 28(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw s11, 4 * 29(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>lw sp,  4 * 30(sp)<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
        <span class="pl-s"><span class="pl-pds">"</span>sret<span class="pl-cce">\n</span><span class="pl-pds">"</span></span>
    );
}
</code></pre>
<p>実装のキーポイントは次のとおりです。</p>
<ul>
<li><code>sscratch</code>レジスタに、例外発生時のスタックポインタを保存しておき、あとで復元している。このように、一時退避用として<code>sscratch</code>レジスタを使うことができる。</li>
<li>浮動小数点レジスタはカーネル内で使われないので、ここでは保存する必要がない。一般的にスレッドの切り替え時に保存・退避が行われる。</li>
<li><code>a0</code>レジスタにスタックポインタをセットして、<code>handle_trap</code>関数を呼び出している。このとき、スタックポインタが指し示すアドレスには、後述する<code>trap_frame</code>構造体と同じ構造でレジスタの値が保存されている。</li>
<li><code>__attribute__((aligned(4)))</code> をつけることで、関数の先頭アドレスを4バイト境界にアラインする。これは、<code>stvec</code>レジスタは例外ハンドラのアドレスだけでなく、下位2ビットにはモードを表すフラグを持っているため。</li>
</ul>
<p>この関数で呼ばれているのが、次の<code>handle_trap</code>関数です。</p>
<pre><code class="language-c:kernel.c"><span class="pl-k">void</span> <span class="pl-en">handle_trap</span>(<span class="pl-k">struct</span> trap_frame *f) {
    <span class="pl-c1">uint32_t</span> scause = <span class="pl-c1">READ_CSR</span>(scause);
    <span class="pl-c1">uint32_t</span> stval = <span class="pl-c1">READ_CSR</span>(stval);
    <span class="pl-c1">uint32_t</span> user_pc = <span class="pl-c1">READ_CSR</span>(sepc);

    <span class="pl-c1">PANIC</span>(<span class="pl-s"><span class="pl-pds">"</span>unexpected trap scause=<span class="pl-c1">%x</span>, stval=<span class="pl-c1">%x</span>, sepc=<span class="pl-c1">%x</span><span class="pl-cce">\n</span><span class="pl-pds">"</span></span>, scause, stval, user_pc);
}
</code></pre>
<p>例外の発生事由 (<code>scause</code>) と例外発生時のプログラムカウンタ (<code>sepc</code>) を取得し、デバッグ用にカーネルパニックを発生させています。ここで使われている各種マクロは、<code>kernel.h</code>で次のように定義しましょう。</p>
<pre><code class="language-c:kernel.h">#<span class="pl-k">include</span> <span class="pl-s"><span class="pl-pds">"</span>common.h<span class="pl-pds">"</span></span>

<span class="pl-k">struct</span> trap_frame {
    <span class="pl-c1">uint32_t</span> ra;
    <span class="pl-c1">uint32_t</span> gp;
    <span class="pl-c1">uint32_t</span> tp;
    <span class="pl-c1">uint32_t</span> t0;
    <span class="pl-c1">uint32_t</span> t1;
    <span class="pl-c1">uint32_t</span> t2;
    <span class="pl-c1">uint32_t</span> t3;
    <span class="pl-c1">uint32_t</span> t4;
    <span class="pl-c1">uint32_t</span> t5;
    <span class="pl-c1">uint32_t</span> t6;
    <span class="pl-c1">uint32_t</span> a0;
    <span class="pl-c1">uint32_t</span> a1;
    <span class="pl-c1">uint32_t</span> a2;
    <span class="pl-c1">uint32_t</span> a3;
    <span class="pl-c1">uint32_t</span> a4;
    <span class="pl-c1">uint32_t</span> a5;
    <span class="pl-c1">uint32_t</span> a6;
    <span class="pl-c1">uint32_t</span> a7;
    <span class="pl-c1">uint32_t</span> s0;
    <span class="pl-c1">uint32_t</span> s1;
    <span class="pl-c1">uint32_t</span> s2;
    <span class="pl-c1">uint32_t</span> s3;
    <span class="pl-c1">uint32_t</span> s4;
    <span class="pl-c1">uint32_t</span> s5;
    <span class="pl-c1">uint32_t</span> s6;
    <span class="pl-c1">uint32_t</span> s7;
    <span class="pl-c1">uint32_t</span> s8;
    <span class="pl-c1">uint32_t</span> s9;
    <span class="pl-c1">uint32_t</span> s10;
    <span class="pl-c1">uint32_t</span> s11;
    <span class="pl-c1">uint32_t</span> sp;
} __attribute__((packed));

#<span class="pl-k">define</span> <span class="pl-en">READ_CSR</span>(<span class="pl-v">reg</span>)                                                          \
    ({                                                                         \
        <span class="pl-k">unsigned</span> <span class="pl-k">long</span> __tmp;                                                   \
        <span class="pl-k">__asm__</span> <span class="pl-smi">__volatile__</span>(<span class="pl-s"><span class="pl-pds">"</span>csrr %0, <span class="pl-pds">"</span></span> #reg : <span class="pl-s"><span class="pl-pds">"</span>=r<span class="pl-pds">"</span></span>(__tmp));                  \
        __tmp;                                                                 \
    })

#<span class="pl-k">define</span> <span class="pl-en">WRITE_CSR</span>(<span class="pl-v">reg, value</span>)                                                  \
    <span class="pl-k">do</span> {                                                                       \
        <span class="pl-c1">uint32_t</span> __tmp = (value);                                              \
        <span class="pl-k">__asm__</span> <span class="pl-smi">__volatile__</span>(<span class="pl-s"><span class="pl-pds">"</span>csrw <span class="pl-pds">"</span></span> #reg <span class="pl-s"><span class="pl-pds">"</span>, %0<span class="pl-pds">"</span></span> ::<span class="pl-s"><span class="pl-pds">"</span>r<span class="pl-pds">"</span></span>(__tmp));                \
    } <span class="pl-k">while</span> (<span class="pl-c1">0</span>)
</code></pre>
<p><code>trap_frame</code>構造体はスタックに積まれている元の実行状態の構造を表しています。<code>READ_CSR</code>マクロと<code>WRITE_CSR</code>マクロは、CSRレジスタの読み書きを行うための便利なマクロです。</p>
<p>最後に必要なのは例外ハンドラがどこにあるのかをCPUに教えてあげることです。次のように<code>main</code>関数で<code>stvec</code>レジスタに例外ハンドラのアドレスを書き込みましょう。</p>
<pre><code class="language-c:kernel.c"><span class="pl-k">void</span> <span class="pl-en">kernel_main</span>(<span class="pl-k">void</span>) {
    <span class="pl-c1">memset</span>(__bss, <span class="pl-c1">0</span>, (<span class="pl-c1">size_t</span>) __bss_end - (<span class="pl-c1">size_t</span>) __bss);

    <span class="pl-c1">WRITE_CSR</span>(stvec, (<span class="pl-c1">uint32_t</span>) kernel_entry);
    <span class="pl-k">__asm__</span> <span class="pl-smi">__volatile__</span>(<span class="pl-s"><span class="pl-pds">"</span>unimp<span class="pl-pds">"</span></span>); <span class="pl-c">// 無効な命令</span>
</code></pre>
<p><code>stvec</code>レジスタの設定に加えて、<code>unimp</code>命令を実行します。この命令はRISC-Vの命令セットには存在しない架空の命令で、CPUが無効な機械語であると判断するようなバイナリ列を出力してくれる少し便利なコンパイラの機能です (参考: <a href="https://github.com/llvm/llvm-project/commit/26403def69f72c7938889c1902d62121095b93d7#diff-1d077b8beaff531e8d78ba5bb21c368714f270f1b13ba47bb23d5ad2a5d1f01bR410-R414">具体的なunimp命令の実装</a>)。</p>
<p>実行してみて、例外ハンドラが呼ばれることを確認しましょう。</p>
<pre><code class="language-plain">$ ./run.sh
Hello World!
PANIC: kernel.c:47: unexpected trap scause=00000002, stval=ffffff84, sepc=8020015e
</code></pre>
<p>仕様書によると、<code>scause</code>の値が2の場合は「Illegal instruction」つまり無効な命令の実行を試みたことが分かります。まさしく、<code>unimp</code>命令の期待通りの動作です。</p>
<p>また、<code>sepc</code>の値がどこを指しているかも確認してみましょう。<code>unimp</code>命令を呼び出している行であれば上手くいっています。</p>
<pre><code class="language-plain">$ llvm-addr2line -e kernel.elf 8020015e
/Users/seiya/os-from-scratch/kernel.c:129
</code></pre></main><footer class="mt-8 border-t border-gray-200 py-4"><div class="container mx-auto px-4 flex flex-col sm:flex-row justify-between items-center space-y-4 sm:space-y-0 text-lg"><a href="/ja/09-memory-allocation">メモリ割り当て ⏩</a><a href="/ja/07-kernel-panic" class="sm:-order-1">⏪ カーネルパニック</a></div></footer></body></html>