# 100_Days_of_RTL
Greetings, fellow VLSI enthusiasts! I'm Rohan Boge, and my current primary focus is on RTL Design using Verilog HDL. I'm deeply engaged in the fascinating realm of VLSI. I rely on Xilinx ISE for simulating RTL codes as I strive towards achieving my 100-day goal of mastering RTL design.

DAY 1 Verilog Modeling Styles

DAY 2 Half Adder and Half Subtractor

Day 3 Full Adder and Full Subtractor

Day 4 Full Adder using Half adder

Day 5 Full Subtractor using Half Subtractor

Day 6  4bit Ripple Carry Adder





