{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648765140610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648765140611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 00:19:00 2022 " "Processing started: Fri Apr 01 00:19:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648765140611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765140611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arith_9bit_prj -c Arith_9bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arith_9bit_prj -c Arith_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765140611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648765140855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648765140855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file triple_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Triple_MUX_2-algorithm " "Found design unit 1: Triple_MUX_2-algorithm" {  } { { "Triple_MUX_2.vhdl" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Triple_MUX_2.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Triple_MUX_2 " "Found entity 1: Triple_MUX_2" {  } { { "Triple_MUX_2.vhdl" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Triple_MUX_2.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_add_subt_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_add_subt_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Add_Subt_9bit-hierarchical_structure " "Found design unit 1: Sel_Add_Subt_9bit-hierarchical_structure" {  } { { "Sel_Add_Subt_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Sel_Add_Subt_9bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Add_Subt_9bit " "Found entity 1: Sel_Add_Subt_9bit" {  } { { "Sel_Add_Subt_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Sel_Add_Subt_9bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-logic_equations " "Found design unit 1: MUX_4-logic_equations" {  } { { "MUX_4.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/MUX_4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148339 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/MUX_4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-algorithm " "Found design unit 1: MUX_2-algorithm" {  } { { "MUX_2.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/MUX_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148340 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/MUX_2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_9bit-hierarchical_structure " "Found design unit 1: Comp_9bit-hierarchical_structure" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Comp_9bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148341 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_9bit " "Found entity 1: Comp_9bit" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Comp_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_1bit-algorithm " "Found design unit 1: Comp_1bit-algorithm" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Comp_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_1bit " "Found entity 1: Comp_1bit" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Comp_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_9bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arith_9bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arith_9bit-hierarchical_structure " "Found design unit 1: Arith_9bit-hierarchical_structure" {  } { { "Arith_9bit.vhdl" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Arith_9bit.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arith_9bit " "Found entity 1: Arith_9bit" {  } { { "Arith_9bit.vhdl" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Arith_9bit.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148344 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \";\" Adder_9bit.vhd(109) " "VHDL syntax error at Adder_9bit.vhd(109) near text \"END\";  expecting \";\"" {  } { { "Adder_9bit.vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_9bit.vhd" 109 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file adder_9bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148345 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Adder_4bit.vhd " "Can't analyze file -- file Adder_4bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1648765148347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit (1).vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_1bit (1).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_1bit-hierarchical_structure " "Found design unit 1: Adder_1bit-hierarchical_structure" {  } { { "Adder_1bit (1).vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_1bit (1).vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit (1).vhd" "" { Text "C:/CSD/P_Ch1/Arith_9bit/Adder_1bit (1).vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648765148348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148348 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648765148468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 01 00:19:08 2022 " "Processing ended: Fri Apr 01 00:19:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648765148468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648765148468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648765148468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765148468 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648765149194 ""}
