module IREGISTER
(
    input CLOCK,
    input LOAD,
    input INCREMENT,
    input [15:0] DATAIN,
    output reg [15:0] DATAOUT = 16'b0000_0000_0000_0000
);
    
    always @ (posedge CLOCK)
        begin
            if (LOAD) DATAOUT <= DATAIN;
            if (INCREMENT) DATAOUT <= DATAOUT + 16'b0000_0000_0000_0001; 
  end 
endmodule  