Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 25 18:12:58 2023
| Host         : DESKTOP-30P060O running 64-bit major release  (build 9200)
| Command      : report_methodology -file SOC_TOP_V2_methodology_drc_routed.rpt -pb SOC_TOP_V2_methodology_drc_routed.pb -rpx SOC_TOP_V2_methodology_drc_routed.rpx
| Design       : SOC_TOP_V2
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 424
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 322        |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 5          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 10         |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal      | 28         |
| SYNTH-10  | Warning          | Wide multiplier                                 | 3          |
| SYNTH-15  | Warning          | Byte wide write enable not inferred             | 32         |
| TIMING-18 | Warning          | Missing input or output delay                   | 24         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/A2ezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/A7roz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ak2107_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Amfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Aocoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Aqroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Aquzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Aucoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/B0czz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/B6czz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Bfroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Blczz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Bnbzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Bodoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Bwrzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Bzpzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Bzsoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/C1lzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/C4dzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/C5poz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/C5toz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Cbfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Chbzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Chcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Cjdzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Cjhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ckgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Cpbzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Csroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ctgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Cu0107_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/D0vzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/D1izz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/D8czz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dbdoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Df1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dfizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dhqoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dlizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dohoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dqeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dqooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Dzqoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/E0dzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/E0poz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/E2pzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/E3ozz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/E91107_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Eacoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Eanoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Eapoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Earoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Edeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Efpoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Evgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ezfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/F4bzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/F51g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/F5vzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Fetoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Fjbzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Flazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Flooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Fmdoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Fofoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Foqzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Fpkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Furoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Fxcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Fyazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/G2czz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/G71g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/G7kzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/G8eoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gdfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gfazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gfgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ghczz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gnazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Go1107_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gtdoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gv1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gwkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Gwqzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/H3eoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/H6bzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/H7szz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/H9doz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Haizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hdsoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hhizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hiroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hjuzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hmcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Holzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hqy917_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hssoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Hveoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/I0foz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/I4lzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/I9kzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Iavzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Im2nz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Imhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Iouzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ivsoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Iwroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Iy1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Iybzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/J0doz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/J1goz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Jdgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Jehoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Jfcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Jhazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Jkdoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Jwezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/K0bzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/K2roz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/K4goz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ka1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Kbkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Kfbzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Khlzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Knkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Koeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Kqfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Kxhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Kxpzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/L3vzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/L4izz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/L5pzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/L7doz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/L8coz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Lc0107_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ldizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Lffoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ligoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ltooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Lxqoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Lyroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/M0jzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/M0pzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/M2foz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/M5roz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/M8poz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Mfqoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Mwazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Mzkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/N31g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/N6izz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/N8noz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Nbeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Nbgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ndezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ndkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ndpoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Nidoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Nrdoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Nudzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Nuizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Nyooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/O3poz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/O5kzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/O6ozz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/O8roz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Od1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Odazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ogroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ohhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Oivf07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Okcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Omqzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Oygoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/P1eoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/P5doz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/P5fzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/P6eoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Pdroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Pg1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Plkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Pmlzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Poooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Pqsoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Psezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Psfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Pteoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Pvcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Q4foz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Q8izz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qdcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qfkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qhfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qi1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qmezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qmuzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Quezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qukzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Quqzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Qxvf07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/R1vzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rbdzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rfozz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rgdoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rk1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rlgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rmeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rqizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rsczz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Rvhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ryeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/S2lzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/S3pzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/S7lzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/S8vzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Scwf07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Sggoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Sksoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Sthoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/T3doz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/T3ezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/T9ezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Tctzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Thkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Toezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Tqdzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ttsoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Tvpzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Tvqoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/U0roz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/U2izz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/U6foz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/U6poz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/U6toz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ubroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Uchoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ujroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ukdzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ukhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Updoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Urhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Usdzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Uufoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Uw1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Uyizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/V1poz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/V2goz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/V6vzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/V81g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/V9czz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vbezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vdqoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vedoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Veeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vicoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vj3nz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vjfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vmizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vmsoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vqbzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vqszz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vsizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Vycoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/W3fzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/W4ozz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/W5soz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wbpoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wfhoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wjkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wlroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wpqzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wreoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wwgoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Wxkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/X1doz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/X1dzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/X7dzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/X9eoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xbcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xdlzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xdqzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xftoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xh3nz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xklzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xkzzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xmdzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xmooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xoczz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xosoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xqkzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xrcoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Xz1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Y3roz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Y4eoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Y5ezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Y5lzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Y6noz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Y8foz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ybizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ybvzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Yiczz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ykeoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ykezz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ym2nz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ynroz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Yqczz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Yrooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Yuooz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Z2toz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Z7bzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Z9dzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zb1g07_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zcdoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zdozz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Ziizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zoazz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zoizz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zskzz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zweoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zwfoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zwsoz6_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Critical Warning
Non-clocked sequential cell  
The clock pin ulogic/Zzzzz6_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell ulogic/Klgg07_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ulogic/A09nz6_reg/CLR, ulogic/A10h07_reg/CLR, ulogic/A13nz6_reg/CLR, ulogic/A13nz6_reg_rep/CLR, ulogic/A13nz6_reg_rep__0/CLR, ulogic/A3cm17_reg/CLR, ulogic/A5yt07_reg/CLR, ulogic/A63nz6_reg/CLR, ulogic/A6ut07_reg/CLR, ulogic/A79u07_reg/CLR, ulogic/A7au07_reg/CLR, ulogic/A89g07_reg/CLR, ulogic/A8xf07_reg/CLR, ulogic/A96oz6_reg/CLR, ulogic/A9b917_reg/CLR (the first 15 of 1728 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X47Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X49Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X48Y12 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X48Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X45Y15 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X42Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X44Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X43Y15 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X44Y17 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X43Y18 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_0_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_0_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_0_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_0_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_1_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_2_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_2_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_2_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_2_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_3_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_3_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_3_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DTCM/BRAM_reg_3_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_0_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_0_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_0_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_1_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_2_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_2_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_2_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_2_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_3_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_3_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ITCM/BRAM_reg_3_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at ulogic/Glym17 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at ulogic/Glym17__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at ulogic/Glym17__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_0_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_0_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_0_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_0_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_1_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_1_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_1_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_1_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_2_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_2_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_2_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_2_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_3_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_3_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_3_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM DTCM/BRAM_reg_3_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#17 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_0_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#18 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_0_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#19 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_0_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#20 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_0_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#21 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_1_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#22 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_1_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#23 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_1_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#24 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_1_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#25 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_2_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#26 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_2_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#27 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_2_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#28 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_2_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#29 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_3_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#30 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_3_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#31 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_3_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

SYNTH-15#32 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM ITCM/BRAM_reg_3_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired..
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on EXP[0] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on EXP[10] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on EXP[11] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on EXP[12] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on EXP[13] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on EXP[14] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on EXP[15] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on EXP[1] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on EXP[2] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on EXP[3] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on EXP[4] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on EXP[5] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on EXP[6] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on EXP[7] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on EXP[8] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on EXP[9] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on KEY relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on RXD relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on TXD relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on ledOut[0] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ledOut[1] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ledOut[2] relative to clock(s) CLK125m
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ledOut[3] relative to clock(s) CLK125m
Related violations: <none>


