****************************************
Report : qor
Design : ORCA_TOP
Version: V-2023.12
Date   : Sat May 18 18:16:54 2024
****************************************
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40503 nets, 0 global routed, 193 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40500, routed nets = 193, across physical hierarchy nets = 0, parasitics cached nets = 40500, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 831. (TIM-112)
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      8
Critical Path Length:              6.35
Critical Path Slack:               0.59
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              2.79
Critical Path Slack:               1.44
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     21
Critical Path Length:              6.74
Critical Path Slack:               0.01
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:              2.07
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.45
Critical Path Slack:               0.70
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              2.62
Critical Path Slack:              -0.08
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.36
No. of Violating Paths:              14
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:             -0.10
Total Hold Violation:             -4.96
No. of Hold Violations:              64
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:             -0.06
Total Hold Violation:             -0.49
No. of Hold Violations:              16
----------------------------------------

Scenario           'func_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              4.95
Critical Path Slack:               9.17
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              2.79
Critical Path Slack:               1.40
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.86
Critical Path Slack:               0.99
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.39
Critical Path Slack:               0.01
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.53
Critical Path Slack:               0.23
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.76
Critical Path Slack:              -0.07
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.07
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              2.14
Critical Path Slack:              11.87
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:             -0.06
Total Hold Violation:             -0.49
No. of Hold Violations:              16
----------------------------------------

Scenario           'test_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'ate_clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             64
Hierarchical Port Count:           3081
Leaf Cell Count:                  37550
Buf/Inv Cell Count:                6640
Buf Cell Count:                    2611
Inv Cell Count:                    4029
Combinational Cell Count:         32320
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             5230
   Integrated Clock-Gating Cell Count:                     31
   Sequential Macro Cell Count:                            40
   Single-bit Sequential Cell Count:                       5159
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:            95716.22
Noncombinational Area:         48316.33
Buf/Inv Area:                  14654.96
Total Buffer Area:              8134.90
Total Inverter Area:            6520.06
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                  522962.59
Net YLength:                  470329.52
----------------------------------------
Cell Area (netlist):                         375777.34
Cell Area (netlist and physical only):       381287.18
Net Length:                   993292.11


Design Rules
----------------------------------------
Total Number of Nets:             40528
Nets with Violations:                48
Max Trans Violations:                 4
Max Cap Violations:                  46
----------------------------------------

1
