{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710829470873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710829470873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 00:24:30 2024 " "Processing started: Tue Mar 19 00:24:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710829470873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710829470873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segmentos_7 -c segmentos_7 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off segmentos_7 -c segmentos_7 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710829470873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710829471300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710829471300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos_7.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos_7 " "Found entity 1: segmentos_7" {  } { { "segmentos_7.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710829478718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710829478718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "unidades UNIDADES segmentos_7_wr.v(8) " "Verilog HDL Declaration information at segmentos_7_wr.v(8): object \"unidades\" differs only in case from object \"UNIDADES\" in the same scope" {  } { { "segmentos_7_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_wr.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710829478721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decenas DECENAS segmentos_7_wr.v(9) " "Verilog HDL Declaration information at segmentos_7_wr.v(9): object \"decenas\" differs only in case from object \"DECENAS\" in the same scope" {  } { { "segmentos_7_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_wr.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710829478722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centenas CENTENAS segmentos_7_wr.v(10) " "Verilog HDL Declaration information at segmentos_7_wr.v(10): object \"centenas\" differs only in case from object \"CENTENAS\" in the same scope" {  } { { "segmentos_7_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_wr.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710829478722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos_7_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos_7_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos_7_wr " "Found entity 1: segmentos_7_wr" {  } { { "segmentos_7_wr.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_wr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710829478722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710829478722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "unidades UNIDADES segmentos_7_tb.v(9) " "Verilog HDL Declaration information at segmentos_7_tb.v(9): object \"unidades\" differs only in case from object \"UNIDADES\" in the same scope" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710829478725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decenas DECENAS segmentos_7_tb.v(10) " "Verilog HDL Declaration information at segmentos_7_tb.v(10): object \"decenas\" differs only in case from object \"DECENAS\" in the same scope" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710829478726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centenas CENTENAS segmentos_7_tb.v(11) " "Verilog HDL Declaration information at segmentos_7_tb.v(11): object \"centenas\" differs only in case from object \"CENTENAS\" in the same scope" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710829478726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos_7_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos_7_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos_7_tb " "Found entity 1: segmentos_7_tb" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710829478726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710829478726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "segmentos_7_tb " "Elaborating entity \"segmentos_7_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710829478775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 segmentos_7_tb.v(14) " "Verilog HDL assignment warning at segmentos_7_tb.v(14): truncated value with size 32 to match size of target (4)" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710829478791 "|segmentos_7_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 segmentos_7_tb.v(15) " "Verilog HDL assignment warning at segmentos_7_tb.v(15): truncated value with size 32 to match size of target (4)" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710829478791 "|segmentos_7_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segmentos_7_tb.v(16) " "Verilog HDL assignment warning at segmentos_7_tb.v(16): truncated value with size 32 to match size of target (3)" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710829478791 "|segmentos_7_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "segmentos_7_tb.v(47) " "Verilog HDL warning at segmentos_7_tb.v(47): ignoring unsupported system task" {  } { { "segmentos_7_tb.v" "" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 47 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1710829478792 "|segmentos_7_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos_7 segmentos_7:UNIDADES " "Elaborating entity \"segmentos_7\" for hierarchy \"segmentos_7:UNIDADES\"" {  } { { "segmentos_7_tb.v" "UNIDADES" { Text "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7_tb.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710829478800 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1710829478832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/output_files/segmentos_7.map.smsg " "Generated suppressed messages file C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/output_files/segmentos_7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710829478867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710829478874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 00:24:38 2024 " "Processing ended: Tue Mar 19 00:24:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710829478874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710829478874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710829478874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710829478874 ""}
