
---------- Begin Simulation Statistics ----------
final_tick                               110021967000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336493                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660988                       # Number of bytes of host memory used
host_op_rate                                   368201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   297.18                       # Real time elapsed on the host
host_tick_rate                              370216348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110022                       # Number of seconds simulated
sim_ticks                                110021967000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.100220                       # CPI: cycles per instruction
system.cpu.discardedOps                        458191                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2260363                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.908909                       # IPC: instructions per cycle
system.cpu.numCycles                        110021967                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       107761604                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36550                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          250                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        31001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        63355                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            377                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20385180                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16326352                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80928                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8727847                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8726437                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983845                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049806                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433632                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299769                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133863                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1047                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34761551                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34761551                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34764864                       # number of overall hits
system.cpu.dcache.overall_hits::total        34764864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41430                       # number of overall misses
system.cpu.dcache.overall_misses::total         41430                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3542197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3542197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3542197000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3542197000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34802951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34802951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34806294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34806294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001190                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001190                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001190                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85560.314010                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85560.314010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85498.358677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85498.358677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29542                       # number of writebacks
system.cpu.dcache.writebacks::total             29542                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9403                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9403                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32013                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2771356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2771356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2772451000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2772451000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000919                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000919                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000920                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86612.994968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86612.994968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86603.910911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86603.910911                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30989                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20592049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20592049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    625736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    625736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20605518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20605518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46457.494988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46457.494988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    564610000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    564610000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45313.804173                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45313.804173                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14169502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14169502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2916461000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2916461000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104416.633848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104416.633848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19537                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19537                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2206746000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2206746000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112952.142089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112952.142089                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3313                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3313                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008974                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008974                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1095000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1095000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004786                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68437.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68437.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.519523                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34974889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1092.521444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.519523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          763                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70000625                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70000625                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49386770                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17095424                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9758309                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26768816                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26768816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26768816                       # number of overall hits
system.cpu.icache.overall_hits::total        26768816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36870000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36870000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36870000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36870000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26769163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26769163                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26769163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26769163                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106253.602305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106253.602305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106253.602305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106253.602305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36176000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36176000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104253.602305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104253.602305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104253.602305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104253.602305                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26768816                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26768816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36870000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36870000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26769163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26769163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106253.602305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106253.602305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36176000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36176000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104253.602305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104253.602305                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.535072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26769163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          77144.561960                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.535072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.332554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.332554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.333008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53538673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53538673                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 110021967000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9796                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9806                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                9796                       # number of overall hits
system.l2.overall_hits::total                    9806                       # number of overall hits
system.l2.demand_misses::.cpu.inst                337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22217                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22554                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               337                       # number of overall misses
system.l2.overall_misses::.cpu.data             22217                       # number of overall misses
system.l2.overall_misses::total                 22554                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2470098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2504999000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34901000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2470098000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2504999000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32013                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32360                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32013                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32360                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.693999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.696972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.693999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.696972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103563.798220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111180.537426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111066.728740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103563.798220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111180.537426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111066.728740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13944                       # number of writebacks
system.l2.writebacks::total                     13944                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22551                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2025550000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2053711000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2025550000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2053711000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.693906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.696879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.693906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.696879                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83563.798220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91183.487891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91069.619973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83563.798220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91183.487891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91069.619973                       # average overall mshr miss latency
system.l2.replacements                          14365                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29542                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19405                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2145346000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2145346000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110556.351456                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110556.351456                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1757246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1757246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90556.351456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90556.351456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103563.798220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103563.798220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83563.798220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83563.798220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    324752000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    324752000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.225393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.225393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115487.908962                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115487.908962                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    268304000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    268304000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.225152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95515.841937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95515.841937                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7824.784391                       # Cycle average of tags in use
system.l2.tags.total_refs                       63091                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22557                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.796959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.617909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        31.041382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7792.125100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.951187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955174                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6685                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    274977                       # Number of tag accesses
system.l2.tags.data_accesses                   274977                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004887615500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1545                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1545                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              109626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26375                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13944                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45102                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27888                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45102                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27888                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.180583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.330591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    419.502622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1544     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1545                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.036893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.026879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.602723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56      3.62%      3.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%      3.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1402     90.74%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.13%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      5.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1545                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2886528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1784832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  110020960000                       # Total gap between requests
system.mem_ctrls.avgGap                    3014685.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2842624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1783488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 392067.158733855409                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25836876.739351514727                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16210290.077798737213                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44428                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27888                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20033500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1655180500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2296324247000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29723.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37255.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  82340944.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2843392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2886528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1784832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1784832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        22214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22551                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13944                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13944                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       392067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25843857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26235924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       392067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       392067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16222506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16222506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16222506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       392067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25843857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42458430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45090                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27867                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1810                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               829776500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             225450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1675214000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18402.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37152.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28756                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22041                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        22159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   210.709870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   169.254604                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.362206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          521      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16218     73.19%     75.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1854      8.37%     83.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1475      6.66%     90.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          779      3.52%     94.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          520      2.35%     96.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          217      0.98%     97.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          170      0.77%     98.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          405      1.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        22159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2885760                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1783488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.228944                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.210290                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        78911280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        41938545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      159507600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71999460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8684863200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15182862570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29462867040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   53682949695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   487.929376                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76427218750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3673800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29920948250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79311120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42154860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      162435000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73466280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8684863200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15323278650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29344621920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   53710131030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.176430                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76117053750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3673800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30231113250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13944                       # Transaction distribution
system.membus.trans_dist::CleanEvict               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19405                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        59101                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  59101                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4671360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4671360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22551                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22551    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22551                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           148102000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212655500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             12823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19537                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12476                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          700                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        95015                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 95715                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7879040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7924224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14365                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1784832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            46725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013654                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.116971                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  46092     98.65%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    628      1.34%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              46725                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110021967000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          181547000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1735000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         160067997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
