{
  "processor": "WDC 65C02",
  "year": 1983,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 4.0,
    "transistors": 8000,
    "technology": "CMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      7
    ],
    "typical_cpi": 2.85
  },
  "validated_performance": {
    "ips_min": 1200000,
    "ips_max": 1700000,
    "mips_typical": 1.4
  },
  "notes": "CMOS 6502 with bug fixes, new instructions, faster than NMOS 6502",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "WDC 65C02 Datasheet",
      "url": "https://www.westerndesigncenter.com/wdc/documentation/w65c02s.pdf",
      "verified": true
    },
    {
      "type": "reference",
      "name": "6502.org 65C02 Opcodes",
      "url": "http://www.6502.org/tutorials/65c02opcodes.html",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia WDC 65C02",
      "url": "https://en.wikipedia.org/wiki/WDC_65C02",
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "timing_tests": [
    {
      "name": "LDA_imm",
      "category": "data_transfer",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "LDA_zp",
      "category": "data_transfer",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "LDA_abs",
      "category": "data_transfer",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "STA_zp",
      "category": "memory",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "STA_abs",
      "category": "memory",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "INC_abs_x",
      "category": "memory",
      "expected_cycles": 6,
      "measured_cycles": 6,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet",
      "notes": "RMW abs,X is 6 cycles (was 7 on NMOS 6502)"
    },
    {
      "name": "ADC_imm",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "ADC_zp",
      "category": "alu",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "INX",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "DEX",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "BRA",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet",
      "notes": "New instruction - unconditional branch"
    },
    {
      "name": "JMP_abs",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "JSR",
      "category": "stack",
      "expected_cycles": 6,
      "measured_cycles": 6,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "RTS",
      "category": "stack",
      "expected_cycles": 6,
      "measured_cycles": 6,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "BEQ_not_taken",
      "category": "control",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "BEQ_taken",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    },
    {
      "name": "PHX",
      "category": "stack",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet",
      "notes": "New instruction"
    },
    {
      "name": "PLX",
      "category": "stack",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet",
      "notes": "New instruction"
    },
    {
      "name": "STZ_zp",
      "category": "memory",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet",
      "notes": "New instruction - store zero"
    },
    {
      "name": "NOP",
      "category": "control",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65C02 Datasheet"
    }
  ],
  "accuracy": {
    "expected_cpi": 2.85,
    "expected_ipc": 0.351,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 2.84,
    "cpi_error_percent": 0.35,
    "ipc_error_percent": 0.35,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Cross-validated - faster than 6502 due to CMOS optimizations"
  },
  "cross_validation": {
    "method": "Comparison with cross-validated 6502 plus CMOS optimizations",
    "reference_sources": [
      "WDC 65C02 Datasheet",
      "6502.org 65C02 opcodes reference",
      "Cross-validated 6502 model (CPI 3.0)"
    ],
    "reference_cpi": 2.85,
    "model_cpi": 2.84,
    "error_percent": 0.35,
    "notes": "65C02 is ~5% faster than 6502 due to RMW optimizations and BRA instruction",
    "validated_date": "2026-01-28",
    "optimizations_vs_6502": [
      "RMW abs,X takes 6 cycles instead of 7",
      "BRA instruction available (unconditional branch)",
      "No dummy cycles in indexed addressing modes",
      "PHX/PHY/PLX/PLY for index register stack ops"
    ],
    "per_instruction_tests": {
      "total_tests": 20,
      "passed": 20,
      "failed": 0
    }
  },
  "instruction_mix": {
    "alu": 0.25,
    "data_transfer": 0.15,
    "memory": 0.3,
    "control": 0.2,
    "stack": 0.1
  }
}