Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       94 LCs used as LUT4 only
Info:       35 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        4 LCs used as DFF only
Info: Packing carries..
Info:       27 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 39)
Info: promoting $abc$2071$auto$dff2dffe.cc:158:make_patterns_logic$1687 [cen] (fanout 16)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0x19da005c

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x16a77676

Info: Device utilisation:
Info: 	         ICESTORM_LC:   168/ 1280    13%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 125 cells, random placement wirelen = 1904.
Info:     at initial placer iter 0, wirelen = 86
Info:     at initial placer iter 1, wirelen = 88
Info:     at initial placer iter 2, wirelen = 58
Info:     at initial placer iter 3, wirelen = 88
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 58, spread = 603, legal = 660; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 62, spread = 609, legal = 662; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 80, spread = 497, legal = 553; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 90, spread = 473, legal = 536; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 91, spread = 383, legal = 456; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 95, spread = 433, legal = 471; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 103, spread = 379, legal = 429; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 116, spread = 358, legal = 401; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 126, spread = 376, legal = 425; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 123, spread = 365, legal = 421; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 122, spread = 361, legal = 418; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 133, spread = 358, legal = 399; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 134, spread = 351, legal = 395; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 138, spread = 364, legal = 393; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 123, spread = 344, legal = 366; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 136, spread = 349, legal = 390; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 131, spread = 344, legal = 388; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 143, spread = 346, legal = 393; time = 0.01s
Info:     at iteration #19, type ALL: wirelen solved = 164, spread = 341, legal = 400; time = 0.01s
Info:     at iteration #20, type ALL: wirelen solved = 164, spread = 343, legal = 388; time = 0.00s
Info: HeAP Placer Time: 0.34s
Info:   of which solving equations: 0.16s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 47, wirelen = 366
Info:   at iteration #4: temp = 0.000000, timing cost = 35, wirelen = 332 
Info: SA placement time 0.07s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 80.19 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15306,  15822) |** 
Info: [ 15822,  16338) | 
Info: [ 16338,  16854) |**************** 
Info: [ 16854,  17370) |** 
Info: [ 17370,  17886) | 
Info: [ 17886,  18402) |**************** 
Info: [ 18402,  18918) |****** 
Info: [ 18918,  19434) |********* 
Info: [ 19434,  19950) |*** 
Info: [ 19950,  20466) |***** 
Info: [ 20466,  20982) |********** 
Info: [ 20982,  21498) |*********************** 
Info: [ 21498,  22014) |********************************* 
Info: [ 22014,  22530) |************** 
Info: [ 22530,  23046) |************** 
Info: [ 23046,  23562) |** 
Info: [ 23562,  24078) |*** 
Info: [ 24078,  24594) |**** 
Info: [ 24594,  25110) |**** 
Info: [ 25110,  25626) |************ 
Info: Checksum: 0xb4a4e744

Info: Routing..
Info: Setting up routing queue.
Info: Routing 499 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        559 |       53        469 |   53   469 |         0|       0.11       0.11|
Info: Routing complete.
Info: Router1 time 0.11s
Info: Checksum: 0xb96fbdb4

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$2071$auto$blifparse.cc:492:parse_blif$2117_LC.O
Info:  1.9  2.7    Net delay[0] budget 0.000000 ns (2,12) -> (2,8)
Info:                Sink $abc$2071$auto$blifparse.cc:492:parse_blif$2172_LC.I0
Info:                Defined in:
Info:                  frmctr1.v:31
Info:  0.7  3.3  Source $abc$2071$auto$blifparse.cc:492:parse_blif$2172_LC.O
Info:  0.9  4.2    Net $auto$alumacc.cc:474:replace_alu$291.C[1] budget 0.000000 ns (2,8) -> (1,8)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.4  4.6  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  4.6    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[1].carry$CARRY.CIN
Info:  0.2  4.8  Source $auto$alumacc.cc:474:replace_alu$291.slice[1].carry$CARRY.COUT
Info:  0.0  4.8    Net $auto$alumacc.cc:474:replace_alu$291.C[2] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.0  Source $auto$alumacc.cc:474:replace_alu$291.slice[2].carry$CARRY.COUT
Info:  0.0  5.0    Net $auto$alumacc.cc:474:replace_alu$291.C[3] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.1  Source $auto$alumacc.cc:474:replace_alu$291.slice[3].carry$CARRY.COUT
Info:  0.0  5.1    Net $auto$alumacc.cc:474:replace_alu$291.C[4] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$291.slice[4].carry$CARRY.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$291.C[5] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.5  Source $auto$alumacc.cc:474:replace_alu$291.slice[5].carry$CARRY.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$291.C[6] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.7  Source $auto$alumacc.cc:474:replace_alu$291.slice[6].carry$CARRY.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$291.C[7] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$291.slice[7].carry$CARRY.COUT
Info:  0.3  6.2    Net $auto$alumacc.cc:474:replace_alu$291.C[8] budget 0.290000 ns (1,8) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.4  Source $auto$alumacc.cc:474:replace_alu$291.slice[8].carry$CARRY.COUT
Info:  0.0  6.4    Net $auto$alumacc.cc:474:replace_alu$291.C[9] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$291.slice[9].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$291.C[10] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$291.slice[10].carry$CARRY.COUT
Info:  0.0  6.7    Net $auto$alumacc.cc:474:replace_alu$291.C[11] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.9  Source $auto$alumacc.cc:474:replace_alu$291.slice[11].carry$CARRY.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$291.C[12] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.1  Source $auto$alumacc.cc:474:replace_alu$291.slice[12].carry$CARRY.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$291.C[13] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.3  Source $auto$alumacc.cc:474:replace_alu$291.slice[13].carry$CARRY.COUT
Info:  0.0  7.3    Net $auto$alumacc.cc:474:replace_alu$291.C[14] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.5  Source $auto$alumacc.cc:474:replace_alu$291.slice[14].carry$CARRY.COUT
Info:  0.0  7.5    Net $auto$alumacc.cc:474:replace_alu$291.C[15] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$291.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.7  Source $auto$alumacc.cc:474:replace_alu$291.slice[15].carry$CARRY.COUT
Info:  0.7  8.3    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.670000 ns (1,9) -> (1,10)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.5  8.8  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.9 10.7    Net $abc$2071$auto$alumacc.cc:491:replace_alu$293[15] budget 16.153999 ns (1,10) -> (4,12)
Info:                Sink $abc$2071$auto$blifparse.cc:492:parse_blif$2136_LC.I2
Info:  0.6 11.2  Source $abc$2071$auto$blifparse.cc:492:parse_blif$2136_LC.O
Info:  0.9 12.1    Net $abc$2071$procmux$158.B_AND_S[42]_new_ budget 5.384000 ns (4,12) -> (5,11)
Info:                Sink $abc$2071$auto$blifparse.cc:492:parse_blif$2182_LC.I2
Info:                Defined in:
Info:                  frmctr1.v:162
Info:                  frmctr1.v:71
Info:                  /usr/bin/../share/yosys/techmap.v:432
Info:  0.6 12.7  Setup $abc$2071$auto$blifparse.cc:492:parse_blif$2182_LC.I2
Info: 6.2 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$1030_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (1,13) -> (1,12)
Info:                Sink $abc$2071$auto$blifparse.cc:492:parse_blif$2158_LC.I0
Info:                Defined in:
Info:                  frmctr1.v:66
Info:  0.7  2.3  Source $abc$2071$auto$blifparse.cc:492:parse_blif$2158_LC.O
Info:  0.9  3.2    Net SCL$SB_IO_OUT budget 13.160000 ns (1,12) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  frmctr1.v:29
Info: 1.5 ns logic, 1.7 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 78.80 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15086,  15613) |** 
Info: [ 15613,  16140) |**************** 
Info: [ 16140,  16667) | 
Info: [ 16667,  17194) |** 
Info: [ 17194,  17721) | 
Info: [ 17721,  18248) |**************** 
Info: [ 18248,  18775) | 
Info: [ 18775,  19302) | 
Info: [ 19302,  19829) |**** 
Info: [ 19829,  20356) |** 
Info: [ 20356,  20883) |************************** 
Info: [ 20883,  21410) |******************** 
Info: [ 21410,  21937) |******************************** 
Info: [ 21937,  22464) |************************** 
Info: [ 22464,  22991) |********* 
Info: [ 22991,  23518) | 
Info: [ 23518,  24045) |*** 
Info: [ 24045,  24572) |*** 
Info: [ 24572,  25099) |**** 
Info: [ 25099,  25626) |************* 

Info: Program finished normally.
