#include "data_rd_utils.h"
#include "hardware/dma.h"
#include <string.h> 

/* init dma for hash reads from the RX FIFO to memory 
 * writes using 32b bursts ( size of the PIO RX FIFO )
 */
uint init_rd_dma_channel(PIO pio, uint sm){
	uint dma_chan = dma_claim_unused_channel(true);
	dma_channel_config c = dma_channel_get_default_config(dma_chan);
    channel_config_set_transfer_data_size(&c, DMA_SIZE_32);
	channel_config_set_read_increment(&c, false); // allways read the same FIFO 
	channel_config_set_write_increment(&c, true); // increment write address on each transfer
	channel_config_set_dreq(&c, pio_get_dreq(pio, sm, false)); // trigger dreq when there is an valid entry in the RX FIFO
	dma_channel_set_read_addr(dma_chan, &pio->rxf[sm], false);
	channel_config_set_high_priority(&c, true); // prioritize receiving hash over sending data/config
	channel_config_set_enable(&c, true); 
	dma_channel_set_config(dma_chan, &c, false);
	return dma_chan; 
}

void setup_rd_dma_res_stream(uint dma_chan, size_t l, uint8_t* buffer, size_t bl, PIO pio, uint sm){
	hard_assert(l % PIO_FIFO_W == 0);
	size_t tc = l;
	hard_assert(tc <= bl*PIO_FIFO_W);
	hard_assert(tc);
	hard_assert(buffer);
	#ifndef DEBUG_NO_CHECK
	hard_assert(!dma_channel_is_busy(dma_chan));
	#endif

	// fill buffer with 1s, helps with debug
	memset(buffer, 0xff, bl);
	// clear fifo, might have one entry due to extra push 
	pio_sm_clear_fifos(pio, sm);

	dma_channel_set_write_addr(dma_chan, buffer, false);
	dma_channel_set_transfer_count(dma_chan, tc, true);	
}

void read_res(data_t* res, uint8_t *buffer, size_t bl, uint dma_chan){
	#ifndef DEBUG_NO_CHECK
	dma_channel_wait_for_finish_blocking(dma_chan);
	#endif

	// assume no empty cycle 
	hard_assert(sizeof(data_t) <= bl);
	memcpy(res, buffer, sizeof(data_t));
}

