/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
//#pragma file_not_in_maxplusii_format
(header "graphic" (version "1.3"))
(pin
	(bidir)
	(rect 400 144 576 160)
	(text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6)))
	(text "B_Out" (rect 90 0 130 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 56 4)(pt 78 4)(line_width 1))
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 56 12)(pt 78 12)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
		(line (pt 56 4)(pt 52 8)(line_width 1))
		(line (pt 52 8)(pt 56 12)(line_width 1))
	)
	(text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6)))
)
(pin
	(bidir)
	(rect 400 120 576 136)
	(text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6)))
	(text "A_Out" (rect 90 0 128 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 56 4)(pt 78 4)(line_width 1))
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 56 12)(pt 78 12)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
		(line (pt 56 4)(pt 52 8)(line_width 1))
		(line (pt 52 8)(pt 56 12)(line_width 1))
	)
	(text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6)))
)
(pin
	(bidir)
	(rect 176 120 352 136)
	(text "BIDIR" (rect 144 0 175 13)(font "Arial" (font_size 6)))
	(text "A_In" (rect 5 0 33 15)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 120 4)(pt 98 4)(line_width 1))
		(line (pt 176 8)(pt 124 8)(line_width 1))
		(line (pt 120 12)(pt 98 12)(line_width 1))
		(line (pt 98 4)(pt 94 8)(line_width 1))
		(line (pt 98 12)(pt 94 8)(line_width 1))
		(line (pt 120 4)(pt 124 8)(line_width 1))
		(line (pt 124 8)(pt 120 12)(line_width 1))
	)
	(flipy)
	(text "VCC" (rect 148 7 172 20)(font "Arial" (font_size 6)))
)
(pin
	(bidir)
	(rect 176 144 352 160)
	(text "BIDIR" (rect 144 0 175 13)(font "Arial" (font_size 6)))
	(text "B_In" (rect 5 0 34 15)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 120 4)(pt 98 4)(line_width 1))
		(line (pt 176 8)(pt 124 8)(line_width 1))
		(line (pt 120 12)(pt 98 12)(line_width 1))
		(line (pt 98 4)(pt 94 8)(line_width 1))
		(line (pt 98 12)(pt 94 8)(line_width 1))
		(line (pt 120 4)(pt 124 8)(line_width 1))
		(line (pt 124 8)(pt 120 12)(line_width 1))
	)
	(flipy)
	(text "VCC" (rect 148 7 172 20)(font "Arial" (font_size 6)))
)
(connector
	(pt 352 152)
	(pt 400 152)
)
(connector
	(pt 400 128)
	(pt 352 128)
)
