multiline_comment|/*&n; *&t;linux/arch/alpha/kernel/sys_sio.c&n; *&n; *&t;Copyright (C) 1995 David A Rusling&n; *&t;Copyright (C) 1996 Jay A Estabrook&n; *&t;Copyright (C) 1998, 1999 Richard Henderson&n; *&n; * Code for all boards that route the PCI interrupts through the SIO&n; * PCI/ISA bridge.  This includes Noname (AXPpci33), Multia (UDB),&n; * Kenetics&squot;s Platform 2000, Avanti (AlphaStation), XL, and AlphaBook1.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/compiler.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mmu_context.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/core_apecs.h&gt;
macro_line|#include &lt;asm/core_lca.h&gt;
macro_line|#include &quot;proto.h&quot;
macro_line|#include &quot;irq_impl.h&quot;
macro_line|#include &quot;pci_impl.h&quot;
macro_line|#include &quot;machvec_impl.h&quot;
r_static
r_void
id|__init
DECL|function|sio_init_irq
id|sio_init_irq
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|alpha_using_srm
)paren
id|alpha_mv.device_interrupt
op_assign
id|srm_device_interrupt
suffix:semicolon
id|init_i8259a_irqs
c_func
(paren
)paren
suffix:semicolon
id|common_init_isa_dma
c_func
(paren
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
id|__init
DECL|function|alphabook1_init_arch
id|alphabook1_init_arch
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* The AlphaBook1 has LCD video fixed at 800x600,&n;&t;   37 rows and 100 cols. */
id|screen_info.orig_y
op_assign
l_int|37
suffix:semicolon
id|screen_info.orig_video_cols
op_assign
l_int|100
suffix:semicolon
id|screen_info.orig_video_lines
op_assign
l_int|37
suffix:semicolon
id|lca_init_arch
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * sio_route_tab selects irq routing in PCI/ISA bridge so that:&n; *&t;&t;PIRQ0 -&gt; irq 15&n; *&t;&t;PIRQ1 -&gt; irq  9&n; *&t;&t;PIRQ2 -&gt; irq 10&n; *&t;&t;PIRQ3 -&gt; irq 11&n; *&n; * This probably ought to be configurable via MILO.  For&n; * example, sound boards seem to like using IRQ 9.&n; *&n; * This is NOT how we should do it. PIRQ0-X should have&n; * their own IRQ&squot;s, the way intel uses the IO-APIC irq&squot;s.&n; */
r_static
r_void
id|__init
DECL|function|sio_pci_route
id|sio_pci_route
c_func
(paren
r_void
)paren
(brace
id|pcibios_write_config_dword
c_func
(paren
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|7
comma
l_int|0
)paren
comma
l_int|0x60
comma
id|alpha_mv.sys.sio.route_tab
)paren
suffix:semicolon
)brace
r_static
r_int
r_int
id|__init
DECL|function|sio_collect_irq_levels
id|sio_collect_irq_levels
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|level_bits
op_assign
l_int|0
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
suffix:semicolon
multiline_comment|/* Iterate through the devices, collecting IRQ levels.  */
id|pci_for_each_dev
c_func
(paren
id|dev
)paren
(brace
r_if
c_cond
(paren
(paren
id|dev
op_member_access_from_pointer
r_class
op_rshift
l_int|16
op_eq
id|PCI_BASE_CLASS_BRIDGE
)paren
op_logical_and
(paren
id|dev
op_member_access_from_pointer
r_class
op_rshift
l_int|8
op_ne
id|PCI_CLASS_BRIDGE_PCMCIA
)paren
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
id|dev-&gt;irq
)paren
id|level_bits
op_or_assign
(paren
l_int|1
op_lshift
id|dev-&gt;irq
)paren
suffix:semicolon
)brace
r_return
id|level_bits
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|sio_fixup_irq_levels
id|sio_fixup_irq_levels
c_func
(paren
r_int
r_int
id|level_bits
)paren
(brace
r_int
r_int
id|old_level_bits
suffix:semicolon
multiline_comment|/*&n;&t; * Now, make all PCI interrupts level sensitive.  Notice:&n;&t; * these registers must be accessed byte-wise.  inw()/outw()&n;&t; * don&squot;t work.&n;&t; *&n;&t; * Make sure to turn off any level bits set for IRQs 9,10,11,15,&n;&t; *  so that the only bits getting set are for devices actually found.&n;&t; * Note that we do preserve the remainder of the bits, which we hope&n;&t; *  will be set correctly by ARC/SRM.&n;&t; *&n;&t; * Note: we at least preserve any level-set bits on AlphaBook1&n;&t; */
id|old_level_bits
op_assign
id|inb
c_func
(paren
l_int|0x4d0
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0x4d1
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
id|level_bits
op_or_assign
(paren
id|old_level_bits
op_amp
l_int|0x71ff
)paren
suffix:semicolon
id|outb
c_func
(paren
(paren
id|level_bits
op_rshift
l_int|0
)paren
op_amp
l_int|0xff
comma
l_int|0x4d0
)paren
suffix:semicolon
id|outb
c_func
(paren
(paren
id|level_bits
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
comma
l_int|0x4d1
)paren
suffix:semicolon
)brace
r_static
r_inline
r_int
id|__init
DECL|function|noname_map_irq
id|noname_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
id|slot
comma
id|u8
id|pin
)paren
(brace
multiline_comment|/*&n;&t; * The Noname board has 5 PCI slots with each of the 4&n;&t; * interrupt pins routed to different pins on the PCI/ISA&n;&t; * bridge (PIRQ0-PIRQ3).  The table below is based on&n;&t; * information available at:&n;&t; *&n;&t; *   http://ftp.digital.com/pub/DEC/axppci/ref_interrupts.txt&n;&t; *&n;&t; * I have no information on the Avanti interrupt routing, but&n;&t; * the routing seems to be identical to the Noname except&n;&t; * that the Avanti has an additional slot whose routing I&squot;m&n;&t; * unsure of.&n;&t; *&n;&t; * pirq_tab[0] is a fake entry to deal with old PCI boards&n;&t; * that have the interrupt pin number hardwired to 0 (meaning&n;&t; * that they use the default INTA line, if they are interrupt&n;&t; * driven at all).&n;&t; */
r_static
r_char
id|irq_tab
(braket
)braket
(braket
l_int|5
)braket
id|__initdata
op_assign
(brace
multiline_comment|/*INT A   B   C   D */
(brace
l_int|3
comma
l_int|3
comma
l_int|3
comma
l_int|3
comma
l_int|3
)brace
comma
multiline_comment|/* idsel  6 (53c810) */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel  7 (SIO: PCI/ISA bridge) */
(brace
l_int|2
comma
l_int|2
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel  8 (Hack: slot closest ISA) */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel  9 (unused) */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel 10 (unused) */
(brace
l_int|0
comma
l_int|0
comma
l_int|2
comma
l_int|1
comma
l_int|0
)brace
comma
multiline_comment|/* idsel 11 KN25_PCI_SLOT0 */
(brace
l_int|1
comma
l_int|1
comma
l_int|0
comma
l_int|2
comma
l_int|1
)brace
comma
multiline_comment|/* idsel 12 KN25_PCI_SLOT1 */
(brace
l_int|2
comma
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|2
)brace
comma
multiline_comment|/* idsel 13 KN25_PCI_SLOT2 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* idsel 14 AS255 TULIP */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|6
comma
id|max_idsel
op_assign
l_int|14
comma
id|irqs_per_slot
op_assign
l_int|5
suffix:semicolon
r_int
id|irq
op_assign
id|COMMON_TABLE_LOOKUP
comma
id|tmp
suffix:semicolon
id|tmp
op_assign
id|__kernel_extbl
c_func
(paren
id|alpha_mv.sys.sio.route_tab
comma
id|irq
)paren
suffix:semicolon
r_return
id|irq
op_ge
l_int|0
ques
c_cond
id|tmp
suffix:colon
op_minus
l_int|1
suffix:semicolon
)brace
r_static
r_inline
r_int
id|__init
DECL|function|p2k_map_irq
id|p2k_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
id|slot
comma
id|u8
id|pin
)paren
(brace
r_static
r_char
id|irq_tab
(braket
)braket
(braket
l_int|5
)braket
id|__initdata
op_assign
(brace
multiline_comment|/*INT A   B   C   D */
(brace
l_int|0
comma
l_int|0
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel  6 (53c810) */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel  7 (SIO: PCI/ISA bridge) */
(brace
l_int|1
comma
l_int|1
comma
l_int|2
comma
l_int|3
comma
l_int|0
)brace
comma
multiline_comment|/* idsel  8 (slot A) */
(brace
l_int|2
comma
l_int|2
comma
l_int|3
comma
l_int|0
comma
l_int|1
)brace
comma
multiline_comment|/* idsel  9 (slot B) */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel 10 (unused) */
(brace
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel 11 (unused) */
(brace
l_int|3
comma
l_int|3
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
)brace
comma
multiline_comment|/* idsel 12 (CMD0646) */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|6
comma
id|max_idsel
op_assign
l_int|12
comma
id|irqs_per_slot
op_assign
l_int|5
suffix:semicolon
r_int
id|irq
op_assign
id|COMMON_TABLE_LOOKUP
comma
id|tmp
suffix:semicolon
id|tmp
op_assign
id|__kernel_extbl
c_func
(paren
id|alpha_mv.sys.sio.route_tab
comma
id|irq
)paren
suffix:semicolon
r_return
id|irq
op_ge
l_int|0
ques
c_cond
id|tmp
suffix:colon
op_minus
l_int|1
suffix:semicolon
)brace
r_static
r_inline
r_void
id|__init
DECL|function|noname_init_pci
id|noname_init_pci
c_func
(paren
r_void
)paren
(brace
id|common_init_pci
c_func
(paren
)paren
suffix:semicolon
id|sio_pci_route
c_func
(paren
)paren
suffix:semicolon
id|sio_fixup_irq_levels
c_func
(paren
id|sio_collect_irq_levels
c_func
(paren
)paren
)paren
suffix:semicolon
id|ns87312_enable_ide
c_func
(paren
l_int|0x26e
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
id|__init
DECL|function|alphabook1_init_pci
id|alphabook1_init_pci
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
suffix:semicolon
r_int
r_char
id|orig
comma
id|config
suffix:semicolon
id|common_init_pci
c_func
(paren
)paren
suffix:semicolon
id|sio_pci_route
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * On the AlphaBook1, the PCMCIA chip (Cirrus 6729)&n;&t; * is sensitive to PCI bus bursts, so we must DISABLE&n;&t; * burst mode for the NCR 8xx SCSI... :-(&n;&t; *&n;&t; * Note that the NCR810 SCSI driver must preserve the&n;&t; * setting of the bit in order for this to work.  At the&n;&t; * moment (2.0.29), ncr53c8xx.c does NOT do this, but&n;&t; * 53c7,8xx.c DOES.&n;&t; */
id|dev
op_assign
l_int|NULL
suffix:semicolon
r_while
c_loop
(paren
(paren
id|dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_NCR
comma
id|PCI_ANY_ID
comma
id|dev
)paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|dev-&gt;device
op_eq
id|PCI_DEVICE_ID_NCR_53C810
op_logical_or
id|dev-&gt;device
op_eq
id|PCI_DEVICE_ID_NCR_53C815
op_logical_or
id|dev-&gt;device
op_eq
id|PCI_DEVICE_ID_NCR_53C820
op_logical_or
id|dev-&gt;device
op_eq
id|PCI_DEVICE_ID_NCR_53C825
)paren
(brace
r_int
r_int
id|io_port
suffix:semicolon
r_int
r_char
id|ctest4
suffix:semicolon
id|io_port
op_assign
id|dev-&gt;resource
(braket
l_int|0
)braket
dot
id|start
suffix:semicolon
id|ctest4
op_assign
id|inb
c_func
(paren
id|io_port
op_plus
l_int|0x21
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|ctest4
op_amp
l_int|0x80
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;AlphaBook1 NCR init: setting&quot;
l_string|&quot; burst disable&bslash;n&quot;
)paren
suffix:semicolon
id|outb
c_func
(paren
id|ctest4
op_or
l_int|0x80
comma
id|io_port
op_plus
l_int|0x21
)paren
suffix:semicolon
)brace
)brace
)brace
multiline_comment|/* Do not set *ANY* level triggers for AlphaBook1. */
id|sio_fixup_irq_levels
c_func
(paren
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Make sure that register PR1 indicates 1Mb mem */
id|outb
c_func
(paren
l_int|0x0f
comma
l_int|0x3ce
)paren
suffix:semicolon
id|orig
op_assign
id|inb
c_func
(paren
l_int|0x3cf
)paren
suffix:semicolon
multiline_comment|/* read PR5  */
id|outb
c_func
(paren
l_int|0x0f
comma
l_int|0x3ce
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x05
comma
l_int|0x3cf
)paren
suffix:semicolon
multiline_comment|/* unlock PR0-4 */
id|outb
c_func
(paren
l_int|0x0b
comma
l_int|0x3ce
)paren
suffix:semicolon
id|config
op_assign
id|inb
c_func
(paren
l_int|0x3cf
)paren
suffix:semicolon
multiline_comment|/* read PR1 */
r_if
c_cond
(paren
(paren
id|config
op_amp
l_int|0xc0
)paren
op_ne
l_int|0xc0
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;AlphaBook1 VGA init: setting 1Mb memory&bslash;n&quot;
)paren
suffix:semicolon
id|config
op_or_assign
l_int|0xc0
suffix:semicolon
id|outb
c_func
(paren
l_int|0x0b
comma
l_int|0x3ce
)paren
suffix:semicolon
id|outb
c_func
(paren
id|config
comma
l_int|0x3cf
)paren
suffix:semicolon
multiline_comment|/* write PR1 */
)brace
id|outb
c_func
(paren
l_int|0x0f
comma
l_int|0x3ce
)paren
suffix:semicolon
id|outb
c_func
(paren
id|orig
comma
l_int|0x3cf
)paren
suffix:semicolon
multiline_comment|/* (re)lock PR0-4 */
)brace
multiline_comment|/*&n; * The System Vectors&n; */
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_BOOK1)
DECL|variable|__initmv
r_struct
id|alpha_machine_vector
id|alphabook1_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;AlphaBook1&quot;
comma
id|DO_EV4_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_LCA_IO
comma
id|DO_LCA_BUS
comma
id|machine_check
suffix:colon
id|lca_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_MAX_DMA_ADDRESS
comma
id|min_io_address
suffix:colon
id|DEFAULT_IO_BASE
comma
id|min_mem_address
suffix:colon
id|APECS_AND_LCA_DEFAULT_MEM_BASE
comma
id|nr_irqs
suffix:colon
l_int|16
comma
id|device_interrupt
suffix:colon
id|isa_device_interrupt
comma
id|init_arch
suffix:colon
id|alphabook1_init_arch
comma
id|init_irq
suffix:colon
id|sio_init_irq
comma
id|init_rtc
suffix:colon
id|common_init_rtc
comma
id|init_pci
suffix:colon
id|alphabook1_init_pci
comma
id|kill_arch
suffix:colon
l_int|NULL
comma
id|pci_map_irq
suffix:colon
id|noname_map_irq
comma
id|pci_swizzle
suffix:colon
id|common_swizzle
comma
id|sys
suffix:colon
(brace
id|sio
suffix:colon
(brace
multiline_comment|/* NCR810 SCSI is 14, PCMCIA controller is 15.  */
id|route_tab
suffix:colon
l_int|0x0e0f0a0a
comma
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|alphabook1
)paren
macro_line|#endif
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_AVANTI)
r_struct
id|alpha_machine_vector
id|avanti_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;Avanti&quot;
comma
id|DO_EV4_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_APECS_IO
comma
id|DO_APECS_BUS
comma
id|machine_check
suffix:colon
id|apecs_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_MAX_DMA_ADDRESS
comma
id|min_io_address
suffix:colon
id|DEFAULT_IO_BASE
comma
id|min_mem_address
suffix:colon
id|APECS_AND_LCA_DEFAULT_MEM_BASE
comma
id|nr_irqs
suffix:colon
l_int|16
comma
id|device_interrupt
suffix:colon
id|isa_device_interrupt
comma
id|init_arch
suffix:colon
id|apecs_init_arch
comma
id|init_irq
suffix:colon
id|sio_init_irq
comma
id|init_rtc
suffix:colon
id|common_init_rtc
comma
id|init_pci
suffix:colon
id|noname_init_pci
comma
id|pci_map_irq
suffix:colon
id|noname_map_irq
comma
id|pci_swizzle
suffix:colon
id|common_swizzle
comma
id|sys
suffix:colon
(brace
id|sio
suffix:colon
(brace
id|route_tab
suffix:colon
l_int|0x0b0a0e0f
comma
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|avanti
)paren
macro_line|#endif
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_NONAME)
r_struct
id|alpha_machine_vector
id|noname_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;Noname&quot;
comma
id|DO_EV4_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_LCA_IO
comma
id|DO_LCA_BUS
comma
id|machine_check
suffix:colon
id|lca_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_MAX_DMA_ADDRESS
comma
id|min_io_address
suffix:colon
id|DEFAULT_IO_BASE
comma
id|min_mem_address
suffix:colon
id|APECS_AND_LCA_DEFAULT_MEM_BASE
comma
id|nr_irqs
suffix:colon
l_int|16
comma
id|device_interrupt
suffix:colon
id|srm_device_interrupt
comma
id|init_arch
suffix:colon
id|lca_init_arch
comma
id|init_irq
suffix:colon
id|sio_init_irq
comma
id|init_rtc
suffix:colon
id|common_init_rtc
comma
id|init_pci
suffix:colon
id|noname_init_pci
comma
id|pci_map_irq
suffix:colon
id|noname_map_irq
comma
id|pci_swizzle
suffix:colon
id|common_swizzle
comma
id|sys
suffix:colon
(brace
id|sio
suffix:colon
(brace
multiline_comment|/* For UDB, the only available PCI slot must not map to IRQ 9,&n;&t;&t;   since that&squot;s the builtin MSS sound chip. That PCI slot&n;&t;&t;   will map to PIRQ1 (for INTA at least), so we give it IRQ 15&n;&t;&t;   instead.&n;&n;&t;&t;   Unfortunately we have to do this for NONAME as well, since&n;&t;&t;   they are co-indicated when the platform type &quot;Noname&quot; is&n;&t;&t;   selected... :-(  */
id|route_tab
suffix:colon
l_int|0x0b0a0f0d
comma
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|noname
)paren
macro_line|#endif
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_P2K)
r_struct
id|alpha_machine_vector
id|p2k_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;Platform2000&quot;
comma
id|DO_EV4_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_LCA_IO
comma
id|DO_LCA_BUS
comma
id|machine_check
suffix:colon
id|lca_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_MAX_DMA_ADDRESS
comma
id|min_io_address
suffix:colon
id|DEFAULT_IO_BASE
comma
id|min_mem_address
suffix:colon
id|APECS_AND_LCA_DEFAULT_MEM_BASE
comma
id|nr_irqs
suffix:colon
l_int|16
comma
id|device_interrupt
suffix:colon
id|srm_device_interrupt
comma
id|init_arch
suffix:colon
id|lca_init_arch
comma
id|init_irq
suffix:colon
id|sio_init_irq
comma
id|init_rtc
suffix:colon
id|common_init_rtc
comma
id|init_pci
suffix:colon
id|noname_init_pci
comma
id|pci_map_irq
suffix:colon
id|p2k_map_irq
comma
id|pci_swizzle
suffix:colon
id|common_swizzle
comma
id|sys
suffix:colon
(brace
id|sio
suffix:colon
(brace
id|route_tab
suffix:colon
l_int|0x0b0a090f
comma
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|p2k
)paren
macro_line|#endif
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_XL)
r_struct
id|alpha_machine_vector
id|xl_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;XL&quot;
comma
id|DO_EV4_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_APECS_IO
comma
id|BUS
c_func
(paren
id|apecs
)paren
comma
id|machine_check
suffix:colon
id|apecs_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_XL_MAX_DMA_ADDRESS
comma
id|min_io_address
suffix:colon
id|DEFAULT_IO_BASE
comma
id|min_mem_address
suffix:colon
id|XL_DEFAULT_MEM_BASE
comma
id|nr_irqs
suffix:colon
l_int|16
comma
id|device_interrupt
suffix:colon
id|isa_device_interrupt
comma
id|init_arch
suffix:colon
id|apecs_init_arch
comma
id|init_irq
suffix:colon
id|sio_init_irq
comma
id|init_rtc
suffix:colon
id|common_init_rtc
comma
id|init_pci
suffix:colon
id|noname_init_pci
comma
id|pci_map_irq
suffix:colon
id|noname_map_irq
comma
id|pci_swizzle
suffix:colon
id|common_swizzle
comma
id|sys
suffix:colon
(brace
id|sio
suffix:colon
(brace
id|route_tab
suffix:colon
l_int|0x0b0a090f
comma
)brace
)brace
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|xl
)paren
macro_line|#endif
eof
