
*** Running vivado
    with args -log MipsPipelineCPU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source MipsPipelineCPU.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source MipsPipelineCPU.tcl -notrace
Command: synth_design -top MipsPipelineCPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 292.074 ; gain = 121.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MipsPipelineCPU' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:22]
INFO: [Synth 8-638] synthesizing module 'IF' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v:22]
INFO: [Synth 8-638] synthesizing module 'adder_if' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_if' (1#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionROM' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/InstructionROM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'InstructionROM' (2#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/InstructionROM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'IF' (3#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v:22]
INFO: [Synth 8-638] synthesizing module 'flipflop' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop' (4#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'ID' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-638] synthesizing module 'CtrlUnit' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v:23]
	Parameter R_type_op bound to: 6'b000000 
	Parameter ADD_func bound to: 6'b100000 
	Parameter AND_func bound to: 6'b100100 
	Parameter XOR_func bound to: 6'b100110 
	Parameter OR_func bound to: 6'b100101 
	Parameter NOR_func bound to: 6'b100111 
	Parameter SUB_func bound to: 6'b100010 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter BNE_op bound to: 6'b000101 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter ANDI_op bound to: 6'b001100 
	Parameter XORI_op bound to: 6'b001110 
	Parameter ORI_op bound to: 6'b001101 
	Parameter SW_op bound to: 6'b101011 
	Parameter LW_op bound to: 6'b100011 
	Parameter alu_add bound to: 3'b010 
	Parameter alu_sub bound to: 3'b110 
	Parameter alu_and bound to: 3'b000 
	Parameter alu_or bound to: 3'b001 
	Parameter alu_xor bound to: 3'b011 
	Parameter alu_nor bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'CtrlUnit' (5#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFiles' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegisterFiles' (6#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v:23]
INFO: [Synth 8-256] done synthesizing module 'ID' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized0' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized0' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized1' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized1' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized2' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized2' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized3' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized3' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized4' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized4' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized5' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized5' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized6' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized6' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized7' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized7' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized8' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized8' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized9' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized9' (7#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'EX' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_32bits' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_32bits' (8#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:58]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-3848] Net overflow in module/entity ALU does not have driver. [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:29]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'EX' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized10' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized10' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized11' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized11' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized12' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized12' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized13' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized13' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized14' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized14' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized15' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized15' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized16' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized16' (10#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'DataRAM' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataRAM' (11#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v:23]
INFO: [Synth 8-638] synthesizing module 'and_1bit' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v:22]
INFO: [Synth 8-256] done synthesizing module 'and_1bit' (12#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v:22]
INFO: [Synth 8-256] done synthesizing module 'MEM' (13#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized17' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized17' (13#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized18' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized18' (13#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-638] synthesizing module 'flipflop__parameterized19' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop__parameterized19' (13#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-256] done synthesizing module 'MipsPipelineCPU' (14#1) [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 508.996 ; gain = 337.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 508.996 ; gain = 337.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/dcp/InstructionROM_in_context.xdc] for cell 'IF/InstructionROM'
Finished Parsing XDC File [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/dcp/InstructionROM_in_context.xdc] for cell 'IF/InstructionROM'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 788.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ALUCode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |DataRAM__GB0         |           1|     33337|
|2     |DataRAM__GB1         |           1|      9771|
|3     |DataRAM__GB2         |           1|     14820|
|4     |DataRAM__GB3         |           1|     16868|
|5     |DataRAM__GB4         |           1|     20926|
|6     |DataRAM__GB5         |           1|     26235|
|7     |MEM__GC0             |           1|         3|
|8     |MipsPipelineCPU__GC0 |           1|      4905|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 43    
	                8 Bit    Registers := 1024  
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3072  
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1024  
	   2 Input      1 Bit        Muxes := 31    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MipsPipelineCPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3072  
	   5 Input      1 Bit        Muxes := 1024  
Module adder_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module flipflop__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module CtrlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
Module RegisterFiles 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module flipflop__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module flipflop__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module flipflop__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module adder_32bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module EX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module flipflop__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module flipflop__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flipflop__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ID_EX6/out_reg[0:0]' into 'ID_EX3/out_reg[0:0]' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:32]
INFO: [Synth 8-4471] merging register 'EX_MEM4/out_reg[0:0]' into 'EX_MEM2/out_reg[0:0]' [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:32]
INFO: [Synth 8-5545] ROM "EX/ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/179A4C10920.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/17998661DE0.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/1799959D4E0.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/17999378DA0.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/179A7839BC0.rtd.pb. Please check permission of the directory and existence of the file.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 788.160 ; gain = 617.094

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |DataRAM__GB0         |           1|     33337|
|2     |DataRAM__GB1         |           1|     13694|
|3     |DataRAM__GB2         |           1|     14820|
|4     |DataRAM__GB3         |           1|     16868|
|5     |DataRAM__GB4         |           1|     20926|
|6     |DataRAM__GB5         |           1|     26235|
|7     |MEM__GC0             |           1|         3|
|8     |MipsPipelineCPU__GC0 |           1|      5024|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX14/out_reg[0] ' (FDR) to 'i_7/\ID_EX12/out_reg[11] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX14/out_reg[3] ' (FDR) to 'i_7/\ID_EX12/out_reg[14] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX14/out_reg[4] ' (FDR) to 'i_7/\ID_EX12/out_reg[15] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX14/out_reg[2] ' (FDR) to 'i_7/\ID_EX12/out_reg[13] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX14/out_reg[1] ' (FDR) to 'i_7/\ID_EX12/out_reg[12] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[15] ' (FDR) to 'i_7/\ID_EX12/out_reg[16] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[16] ' (FDR) to 'i_7/\ID_EX12/out_reg[17] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[17] ' (FDR) to 'i_7/\ID_EX12/out_reg[18] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[18] ' (FDR) to 'i_7/\ID_EX12/out_reg[19] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[19] ' (FDR) to 'i_7/\ID_EX12/out_reg[20] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[20] ' (FDR) to 'i_7/\ID_EX12/out_reg[21] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[21] ' (FDR) to 'i_7/\ID_EX12/out_reg[22] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[22] ' (FDR) to 'i_7/\ID_EX12/out_reg[23] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[23] ' (FDR) to 'i_7/\ID_EX12/out_reg[24] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[24] ' (FDR) to 'i_7/\ID_EX12/out_reg[25] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[25] ' (FDR) to 'i_7/\ID_EX12/out_reg[26] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[26] ' (FDR) to 'i_7/\ID_EX12/out_reg[27] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[27] ' (FDR) to 'i_7/\ID_EX12/out_reg[28] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[28] ' (FDR) to 'i_7/\ID_EX12/out_reg[29] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[29] ' (FDR) to 'i_7/\ID_EX12/out_reg[30] '
INFO: [Synth 8-3886] merging instance 'i_7/\ID_EX12/out_reg[30] ' (FDR) to 'i_7/\ID_EX12/out_reg[31] '
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/179A4C10920.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/17998EA0AE0.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/17998661DE0.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/1799959D4E0.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/17999378DA0.rtd.pb. Please check permission of the directory and existence of the file.
ERROR: [Common 17-223] Fail to read message file E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/.Xil/Vivado-15684-/realtime/tmp/179A7839BC0.rtd.pb. Please check permission of the directory and existence of the file.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 788.160 ; gain = 617.094

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |DataRAM__GB0         |           1|     33337|
|2     |DataRAM__GB1         |           1|     13694|
|3     |DataRAM__GB2         |           1|     14820|
|4     |DataRAM__GB3         |           1|     16868|
|5     |DataRAM__GB4         |           1|     20926|
|6     |DataRAM__GB5         |           1|     26235|
|7     |MEM__GC0             |           1|         3|
|8     |MipsPipelineCPU__GC0 |           1|      4521|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 788.160 ; gain = 617.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |DataRAM__GB0         |           1|     33337|
|2     |DataRAM__GB1         |           1|     13694|
|3     |DataRAM__GB2         |           1|     14820|
|4     |DataRAM__GB3         |           1|     16868|
|5     |DataRAM__GB4         |           1|     20926|
|6     |DataRAM__GB5         |           1|     26235|
|7     |MEM__GC0             |           1|         3|
|8     |MipsPipelineCPU__GC0 |           1|      4521|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 788.883 ; gain = 617.816

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:02:00 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:02:01 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:03 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:04 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:08 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:02:08 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |InstructionROM |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |InstructionROM |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    44|
|4     |LUT1           |    32|
|5     |LUT2           |   156|
|6     |LUT3           |  1444|
|7     |LUT4           | 11162|
|8     |LUT5           |  9173|
|9     |LUT6           | 16764|
|10    |MUXF7          |  4640|
|11    |MUXF8          |  2176|
|12    |FDCE           |   992|
|13    |FDRE           |  9166|
|14    |LD             |     1|
|15    |IBUF           |     2|
|16    |OBUF           |   160|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+--------------------------+------+
|      |Instance            |Module                    |Cells |
+------+--------------------+--------------------------+------+
|1     |top                 |                          | 55945|
|2     |  ID                |ID                        |  1824|
|3     |    RegisterFiles   |RegisterFiles             |  1824|
|4     |  EX                |EX                        |    64|
|5     |    ALU             |ALU                       |    26|
|6     |    adder_32bits_ex |adder_32bits              |    38|
|7     |  EX_MEM1           |flipflop__parameterized10 |     1|
|8     |  EX_MEM10          |flipflop__parameterized16 |     5|
|9     |  EX_MEM2           |flipflop__parameterized11 |     1|
|10    |  EX_MEM3           |flipflop__parameterized12 |    17|
|11    |  EX_MEM5           |flipflop__parameterized14 |    41|
|12    |  EX_MEM6           |flipflop                  |    31|
|13    |  EX_MEM7           |flipflop_0                | 27555|
|14    |  EX_MEM8           |flipflop__parameterized15 |     1|
|15    |  EX_MEM9           |flipflop_1                |  2104|
|16    |  ID_EX1            |flipflop__parameterized0  |     1|
|17    |  ID_EX10           |flipflop_2                |    97|
|18    |  ID_EX11           |flipflop_3                |    69|
|19    |  ID_EX12           |flipflop_4                |    53|
|20    |  ID_EX13           |flipflop__parameterized8  |     5|
|21    |  ID_EX2            |flipflop__parameterized1  |     1|
|22    |  ID_EX3            |flipflop__parameterized2  |     1|
|23    |  ID_EX4            |flipflop__parameterized3  |     1|
|24    |  ID_EX5            |flipflop__parameterized4  |     1|
|25    |  ID_EX7            |flipflop__parameterized6  |     1|
|26    |  ID_EX8            |flipflop__parameterized7  |    99|
|27    |  ID_EX9            |flipflop_5                |    32|
|28    |  IF                |IF                        |   102|
|29    |  IF_ID1            |flipflop_6                |    54|
|30    |  IF_ID2            |flipflop_7                |    31|
|31    |  MEM               |MEM                       | 23456|
|32    |    DataRAM         |DataRAM                   | 23456|
|33    |  MEM_WB1           |flipflop__parameterized17 |     1|
|34    |  MEM_WB2           |flipflop__parameterized18 |     1|
|35    |  MEM_WB3           |flipflop_8                |    64|
|36    |  MEM_WB4           |flipflop_9                |    32|
|37    |  MEM_WB5           |flipflop__parameterized19 |    36|
+------+--------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:02:08 . Memory (MB): peak = 788.883 ; gain = 617.816
---------------------------------------------------------------------------------
Synthesis finished with 11 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:54 . Memory (MB): peak = 788.883 ; gain = 283.699
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:02:09 . Memory (MB): peak = 788.883 ; gain = 617.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 7 Warnings, 0 Critical Warnings and 11 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:12 . Memory (MB): peak = 788.883 ; gain = 572.777
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.

    while executing
"synth_design -top MipsPipelineCPU -part xc7a35tcpg236-1"
    (file "MipsPipelineCPU.tcl" line 34)
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 15:00:24 2019...
