[
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_pwr_0_033_mae_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_033_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_033_mae_00_0000", 
        "params": {
         "area": "70.395002", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.032848", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_029_mae_00_0391_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_029_mae_00_0391.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_029_mae_00_0391", 
        "params": {
         "area": "63.824802", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.028697", 
         "wce%": "0.20", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_024_mae_00_1562_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_024_mae_00_1562.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_024_mae_00_1562", 
        "params": {
         "area": "57.254601", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024224", 
         "wce%": "0.59", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_021_mae_00_3320_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_021_mae_00_3320.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_021_mae_00_3320", 
        "params": {
         "area": "56.316001", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.020511", 
         "wce%": "1.37", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_017_mae_00_6836_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_017_mae_00_6836.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_017_mae_00_6836", 
        "params": {
         "area": "53.030901", 
         "delay": "0.5", 
         "ep%": "85.74", 
         "mae%": "0.68", 
         "mre%": "1.80", 
         "pwr": "0.016901", 
         "wce%": "2.93", 
         "wcre%": "200.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_012_mae_01_0547_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_012_mae_01_0547.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_012_mae_01_0547", 
        "params": {
         "area": "28.158001", 
         "delay": "0.27", 
         "ep%": "94.14", 
         "mae%": "1.05", 
         "mre%": "2.93", 
         "pwr": "0.012291", 
         "wce%": "3.12", 
         "wcre%": "800.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_009_mae_02_0312_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_009_mae_02_0312.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_009_mae_02_0312", 
        "params": {
         "area": "25.811501", 
         "delay": "0.24", 
         "ep%": "97.07", 
         "mae%": "2.03", 
         "mre%": "6.23", 
         "pwr": "0.0094505", 
         "wce%": "6.64", 
         "wcre%": "3100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_005_mae_04_9219_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_005_mae_04_9219.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_005_mae_04_9219", 
        "params": {
         "area": "15.0176", 
         "delay": "0.17", 
         "ep%": "98.77", 
         "mae%": "4.92", 
         "mre%": "14.58", 
         "pwr": "0.0045834", 
         "wce%": "17.97", 
         "wcre%": "6300.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_002_mae_09_8828_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_002_mae_09_8828.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_002_mae_09_8828", 
        "params": {
         "area": "7.9781", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015335", 
         "wce%": "30.47", 
         "wcre%": "6900.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_000_mae_15_2930_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_000_mae_15_2930.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_000_mae_15_2930", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.0", 
         "wce%": "47.66", 
         "wcre%": "800.0"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_pwr_0_033_wce_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_033_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_033_wce_00_0000", 
        "params": {
         "area": "70.395002", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.032848", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_028_wce_00_1953_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_028_wce_00_1953.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_028_wce_00_1953", 
        "params": {
         "area": "61.478302", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.027785", 
         "wce%": "0.20", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_023_wce_00_5859_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_023_wce_00_5859.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_023_wce_00_5859", 
        "params": {
         "area": "52.561602", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.61", 
         "pwr": "0.02325", 
         "wce%": "0.59", 
         "wcre%": "100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_019_wce_01_3672_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_019_wce_01_3672.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_019_wce_01_3672", 
        "params": {
         "area": "43.644901", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.01869", 
         "wce%": "1.37", 
         "wcre%": "300.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_016_wce_02_3438_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_016_wce_02_3438.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_016_wce_02_3438", 
        "params": {
         "area": "53.0309", 
         "delay": "0.42", 
         "ep%": "93.75", 
         "mae%": "0.88", 
         "mre%": "2.54", 
         "pwr": "0.015895", 
         "wce%": "2.34", 
         "wcre%": "1100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_012_wce_04_2969_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_012_wce_04_2969.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_012_wce_04_2969", 
        "params": {
         "area": "26.750101", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.011986", 
         "wce%": "4.30", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_008_wce_08_9844_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_008_wce_08_9844.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_008_wce_08_9844", 
        "params": {
         "area": "17.833401", 
         "delay": "0.19", 
         "ep%": "99.22", 
         "mae%": "3.38", 
         "mre%": "9.06", 
         "pwr": "0.0075304", 
         "wce%": "8.98", 
         "wcre%": "300.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_003_wce_16_6016_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_003_wce_16_6016.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_003_wce_16_6016", 
        "params": {
         "area": "8.9167", 
         "delay": "0.12", 
         "ep%": "99.22", 
         "mae%": "6.45", 
         "mre%": "16.82", 
         "pwr": "0.0031977", 
         "wce%": "16.60", 
         "wcre%": "125.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_002_wce_30_4688_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_002_wce_30_4688.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_002_wce_30_4688", 
        "params": {
         "area": "7.9781", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015335", 
         "wce%": "30.47", 
         "wcre%": "6900.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_000_wce_47_6562_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_000_wce_47_6562.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_000_wce_47_6562", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.0", 
         "wce%": "47.66", 
         "wcre%": "800.0"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_pwr_0_033_mre_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_033_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_033_mre_00_0000", 
        "params": {
         "area": "70.395002", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.032848", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_029_mre_00_1350_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_029_mre_00_1350.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_029_mre_00_1350", 
        "params": {
         "area": "63.824802", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.028697", 
         "wce%": "0.20", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_024_mre_00_4008_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_024_mre_00_4008.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_024_mre_00_4008", 
        "params": {
         "area": "57.254601", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024224", 
         "wce%": "0.59", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_019_mre_00_9408_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_019_mre_00_9408.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_019_mre_00_9408", 
        "params": {
         "area": "48.337901", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019287", 
         "wce%": "1.37", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_014_mre_02_0836_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_014_mre_02_0836.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_014_mre_02_0836", 
        "params": {
         "area": "37.074701", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014256", 
         "wce%": "2.93", 
         "wcre%": "500.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_012_mre_04_5653_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_012_mre_04_5653.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_012_mre_04_5653", 
        "params": {
         "area": "26.750101", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.011986", 
         "wce%": "4.30", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_008_mre_09_2438_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_008_mre_09_2438.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_008_mre_09_2438", 
        "params": {
         "area": "17.833401", 
         "delay": "0.19", 
         "ep%": "98.44", 
         "mae%": "3.40", 
         "mre%": "9.24", 
         "pwr": "0.0075304", 
         "wce%": "9.96", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_003_mre_22_5200_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_003_mre_22_5200.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_003_mre_22_5200", 
        "params": {
         "area": "11.7325", 
         "delay": "0.14", 
         "ep%": "99.41", 
         "mae%": "10.10", 
         "mre%": "22.52", 
         "pwr": "0.0025542", 
         "wce%": "37.50", 
         "wcre%": "1500.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_000_mre_37_6314_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_000_mre_37_6314.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_000_mre_37_6314", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.0", 
         "wce%": "47.66", 
         "wcre%": "800.0"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_pwr_0_033_ep_00_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_033_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_033_ep_00", 
        "params": {
         "area": "70.395002", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.032848", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_031_ep_18_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_031_ep_18.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_031_ep_18", 
        "params": {
         "area": "75.088001", 
         "delay": "0.54", 
         "ep%": "18.75", 
         "mae%": "0.16", 
         "mre%": "0.41", 
         "pwr": "0.031138", 
         "wce%": "1.56", 
         "wcre%": "200.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_029_ep_25_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_029_ep_25.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_029_ep_25", 
        "params": {
         "area": "63.824802", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.028697", 
         "wce%": "0.20", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_024_ep_43_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_024_ep_43.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_024_ep_43", 
        "params": {
         "area": "57.254601", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024224", 
         "wce%": "0.59", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_023_ep_49_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_023_ep_49.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_023_ep_49", 
        "params": {
         "area": "68.987101", 
         "delay": "0.3", 
         "ep%": "49.22", 
         "mae%": "0.76", 
         "mre%": "1.95", 
         "pwr": "0.022937", 
         "wce%": "3.91", 
         "wcre%": "66.6666666667"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_019_ep_71_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_019_ep_71.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_019_ep_71", 
        "params": {
         "area": "48.337901", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019287", 
         "wce%": "1.37", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_015_ep_85_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_015_ep_85.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_015_ep_85", 
        "params": {
         "area": "39.421201", 
         "delay": "0.31", 
         "ep%": "85.94", 
         "mae%": "0.72", 
         "mre%": "1.91", 
         "pwr": "0.014674", 
         "wce%": "2.93", 
         "wcre%": "200.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_000_ep_99_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_000_ep_99.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_000_ep_99", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.0", 
         "wce%": "47.66", 
         "wcre%": "800.0"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_pwr_0_033_mse_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_033_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_033_mse_00_0000", 
        "params": {
         "area": "70.395002", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.032848", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_029_mse_00_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_029_mse_00_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_029_mse_00_2000", 
        "params": {
         "area": "63.824802", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.028697", 
         "wce%": "0.20", 
         "wcre%": "50.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_028_mse_00_5000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_028_mse_00_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_028_mse_00_5000", 
        "params": {
         "area": "61.478302", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.027785", 
         "wce%": "0.20", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_023_mse_02_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_023_mse_02_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_023_mse_02_0000", 
        "params": {
         "area": "52.561602", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.61", 
         "pwr": "0.02325", 
         "wce%": "0.59", 
         "wcre%": "100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_019_mse_08_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_019_mse_08_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_019_mse_08_0000", 
        "params": {
         "area": "43.644901", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.01869", 
         "wce%": "1.37", 
         "wcre%": "300.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_014_mse_27_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_pwr_0_014_mse_27_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_014_mse_27_0000", 
        "params": {
         "area": "37.074701", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014256", 
         "wce%": "2.93", 
         "wcre%": "500.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_012_mse_99_5000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_012_mse_99_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_012_mse_99_5000", 
        "params": {
         "area": "26.750101", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.011986", 
         "wce%": "4.30", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_008_mse_322_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_008_mse_322_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_008_mse_322_0000", 
        "params": {
         "area": "17.833401", 
         "delay": "0.19", 
         "ep%": "99.22", 
         "mae%": "3.14", 
         "mre%": "8.64", 
         "pwr": "0.0075304", 
         "wce%": "7.62", 
         "wcre%": "100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_005_mse_960_1000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_005_mse_960_1000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_005_mse_960_1000", 
        "params": {
         "area": "15.0176", 
         "delay": "0.17", 
         "ep%": "98.77", 
         "mae%": "4.92", 
         "mre%": "14.58", 
         "pwr": "0.0045834", 
         "wce%": "17.97", 
         "wcre%": "6300.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_002_mse_3803_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_002_mse_3803_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_002_mse_3803_0000", 
        "params": {
         "area": "7.9781", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015335", 
         "wce%": "30.47", 
         "wcre%": "6900.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_pwr_0_000_mse_9126_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_pwr_0_000_mse_9126_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_pwr_0_000_mse_9126_0000", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.0", 
         "wce%": "47.66", 
         "wcre%": "800.0"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }
    ], 
    "description": "8-bit unsigned adders", 
    "folder": "adders/8_unsigned", 
    "items": 48
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_pwr_0_052_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_052_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_052_mae_00_0000", 
        "params": {
         "area": "106.061804", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052071", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_047_mae_00_0061_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_047_mae_00_0061.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_047_mae_00_0061", 
        "params": {
         "area": "97.145103", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047062", 
         "wce%": "0.012", 
         "wcre%": "50.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_042_mae_00_0183_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_042_mae_00_0183.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_042_mae_00_0183", 
        "params": {
         "area": "88.228403", 
         "delay": "0.8", 
         "ep%": "81.25", 
         "mae%": "0.018", 
         "mre%": "0.051", 
         "pwr": "0.042475", 
         "wce%": "0.049", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_036_mae_00_0488_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_036_mae_00_0488.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_036_mae_00_0488", 
        "params": {
         "area": "71.333603", 
         "delay": "0.68", 
         "ep%": "96.88", 
         "mae%": "0.049", 
         "mre%": "0.14", 
         "pwr": "0.035635", 
         "wce%": "0.098", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_028_mae_00_1331_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_028_mae_00_1331.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_028_mae_00_1331", 
        "params": {
         "area": "61.478302", 
         "delay": "0.55", 
         "ep%": "97.22", 
         "mae%": "0.13", 
         "mre%": "0.37", 
         "pwr": "0.027785", 
         "wce%": "0.44", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_021_mae_00_3906_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_021_mae_00_3906.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_021_mae_00_3906", 
        "params": {
         "area": "44.583502", 
         "delay": "0.43", 
         "ep%": "99.95", 
         "mae%": "0.39", 
         "mre%": "1.08", 
         "pwr": "0.021469", 
         "wce%": "0.78", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_017_mae_00_7812_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_017_mae_00_7812.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_017_mae_00_7812", 
        "params": {
         "area": "35.666801", 
         "delay": "0.35", 
         "ep%": "99.90", 
         "mae%": "0.78", 
         "mre%": "2.15", 
         "pwr": "0.016714", 
         "wce%": "1.56", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_008_mae_03_2007_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_008_mae_03_2007.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_008_mae_03_2007", 
        "params": {
         "area": "17.833401", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075304", 
         "wce%": "7.71", 
         "wcre%": "3100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_003_mae_06_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_003_mae_06_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_003_mae_06_2500", 
        "params": {
         "area": "8.9167", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0031977", 
         "wce%": "12.50", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_000_mae_12_5000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_000_mae_12_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_000_mae_12_5000", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.0", 
         "wce%": "25.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_pwr_0_052_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_052_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_052_wce_00_0000", 
        "params": {
         "area": "106.061804", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052071", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_045_wce_00_0244_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_045_wce_00_0244.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_045_wce_00_0244", 
        "params": {
         "area": "91.513504", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045439", 
         "wce%": "0.024", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_041_wce_00_0610_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_041_wce_00_0610.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_041_wce_00_0610", 
        "params": {
         "area": "80.250303", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.040587", 
         "wce%": "0.061", 
         "wcre%": "100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_031_wce_00_2075_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_031_wce_00_2075.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_031_wce_00_2075", 
        "params": {
         "area": "62.416903", 
         "delay": "0.6", 
         "ep%": "96.88", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.030908", 
         "wce%": "0.21", 
         "wcre%": "100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_026_wce_00_3906_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_026_wce_00_3906.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_026_wce_00_3906", 
        "params": {
         "area": "53.500202", 
         "delay": "0.51", 
         "ep%": "99.90", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.026057", 
         "wce%": "0.39", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_021_wce_01_3428_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_021_wce_01_3428.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_021_wce_01_3428", 
        "params": {
         "area": "44.583502", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.46", 
         "mre%": "1.26", 
         "pwr": "0.021445", 
         "wce%": "1.34", 
         "wcre%": "101.5625"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_012_wce_03_1250_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_012_wce_03_1250.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_012_wce_03_1250", 
        "params": {
         "area": "26.750101", 
         "delay": "0.27", 
         "ep%": "99.98", 
         "mae%": "1.56", 
         "mre%": "4.26", 
         "pwr": "0.012209", 
         "wce%": "3.12", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_008_wce_07_7148_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_008_wce_07_7148.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_008_wce_07_7148", 
        "params": {
         "area": "17.833401", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075304", 
         "wce%": "7.71", 
         "wcre%": "3100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_003_wce_12_5000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_003_wce_12_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_003_wce_12_5000", 
        "params": {
         "area": "8.9167", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0031977", 
         "wce%": "12.50", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_000_wce_25_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_000_wce_25_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_000_wce_25_0000", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.0", 
         "wce%": "25.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_pwr_0_052_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_052_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_052_mre_00_0000", 
        "params": {
         "area": "106.061804", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052071", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_047_mre_00_0169_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_047_mre_00_0169.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_047_mre_00_0169", 
        "params": {
         "area": "97.145103", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047062", 
         "wce%": "0.012", 
         "wcre%": "50.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_041_mre_00_0699_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_041_mre_00_0699.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_041_mre_00_0699", 
        "params": {
         "area": "80.250303", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.040587", 
         "wce%": "0.061", 
         "wcre%": "100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_032_mre_00_2032_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_032_mre_00_2032.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_032_mre_00_2032", 
        "params": {
         "area": "68.517802", 
         "delay": "0.63", 
         "ep%": "94.92", 
         "mae%": "0.073", 
         "mre%": "0.20", 
         "pwr": "0.032477", 
         "wce%": "0.22", 
         "wcre%": "1600.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_024_mre_00_5804_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_024_mre_00_5804.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_024_mre_00_5804", 
        "params": {
         "area": "54.908102", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.023599", 
         "wce%": "0.82", 
         "wcre%": "6300.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_019_mre_01_3878_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_019_mre_01_3878.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_019_mre_01_3878", 
        "params": {
         "area": "43.644901", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.018707", 
         "wce%": "1.67", 
         "wcre%": "9600.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_012_mre_04_4368_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_012_mre_04_4368.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_012_mre_04_4368", 
        "params": {
         "area": "26.750101", 
         "delay": "0.27", 
         "ep%": "99.81", 
         "mae%": "1.62", 
         "mre%": "4.44", 
         "pwr": "0.012087", 
         "wce%": "4.49", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_008_mre_08_5405_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_008_mre_08_5405.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_008_mre_08_5405", 
        "params": {
         "area": "17.833401", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075304", 
         "wce%": "7.71", 
         "wcre%": "3100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_000_mre_30_6365_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_000_mre_30_6365.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_000_mre_30_6365", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.0", 
         "wce%": "25.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_pwr_0_052_ep_00_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_052_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_052_ep_00", 
        "params": {
         "area": "106.061804", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052071", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_049_ep_18_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_049_ep_18.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_049_ep_18", 
        "params": {
         "area": "108.877603", 
         "delay": "0.79", 
         "ep%": "18.75", 
         "mae%": "0.0098", 
         "mre%": "0.025", 
         "pwr": "0.049353", 
         "wce%": "0.049", 
         "wcre%": "50.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_048_ep_34_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_048_ep_34.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_048_ep_34", 
        "params": {
         "area": "105.592503", 
         "delay": "0.76", 
         "ep%": "34.38", 
         "mae%": "0.026", 
         "mre%": "0.072", 
         "pwr": "0.04797", 
         "wce%": "0.098", 
         "wcre%": "200.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_047_ep_50_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_047_ep_50.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_047_ep_50", 
        "params": {
         "area": "99.491603", 
         "delay": "0.54", 
         "ep%": "50.00", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.046589", 
         "wce%": "0.39", 
         "wcre%": "3200.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_040_ep_58_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_040_ep_58.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_040_ep_58", 
        "params": {
         "area": "101.838102", 
         "delay": "0.47", 
         "ep%": "58.98", 
         "mae%": "0.23", 
         "mre%": "0.64", 
         "pwr": "0.040188", 
         "wce%": "0.83", 
         "wcre%": "200.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_033_ep_89_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_033_ep_89.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_033_ep_89", 
        "params": {
         "area": "92.452101", 
         "delay": "0.45", 
         "ep%": "89.56", 
         "mae%": "6.35", 
         "mre%": "16.19", 
         "pwr": "0.032783", 
         "wce%": "14.55", 
         "wcre%": "4000.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_000_ep_99_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_000_ep_99.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_000_ep_99", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.0", 
         "wce%": "25.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_pwr_0_052_mse_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_052_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_052_mse_00_0000", 
        "params": {
         "area": "106.061804", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052071", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_045_mse_01_5000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_045_mse_01_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_045_mse_01_5000", 
        "params": {
         "area": "91.513504", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045439", 
         "wce%": "0.024", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_036_mse_13_5000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_036_mse_13_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_036_mse_13_5000", 
        "params": {
         "area": "72.741503", 
         "delay": "0.68", 
         "ep%": "90.62", 
         "mae%": "0.037", 
         "mre%": "0.10", 
         "pwr": "0.035717", 
         "wce%": "0.098", 
         "wcre%": "800.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_031_mse_92_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_031_mse_92_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_031_mse_92_0000", 
        "params": {
         "area": "62.416903", 
         "delay": "0.6", 
         "ep%": "96.88", 
         "mae%": "0.10", 
         "mre%": "0.28", 
         "pwr": "0.030908", 
         "wce%": "0.24", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_024_mse_474_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_024_mse_474_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_024_mse_474_0000", 
        "params": {
         "area": "54.908102", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.023599", 
         "wce%": "0.82", 
         "wcre%": "6300.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_019_mse_2518_5000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_019_mse_2518_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_019_mse_2518_5000", 
        "params": {
         "area": "43.644901", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.018707", 
         "wce%": "1.67", 
         "wcre%": "9600.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_012_mse_19387_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_012_mse_19387_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_012_mse_19387_0000", 
        "params": {
         "area": "26.750101", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "1.56", 
         "mre%": "4.27", 
         "pwr": "0.012209", 
         "wce%": "3.12", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_008_mse_92047_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_008_mse_92047_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_008_mse_92047_0000", 
        "params": {
         "area": "17.833401", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075304", 
         "wce%": "7.71", 
         "wcre%": "3100.0"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_003_mse_325756_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_pwr_0_003_mse_325756_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_003_mse_325756_0000", 
        "params": {
         "area": "8.9167", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0031977", 
         "wce%": "12.50", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_pwr_0_000_mse_1299708_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_pwr_0_000_mse_1299708_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_pwr_0_000_mse_1299708_0000", 
        "params": {
         "area": "0.0", 
         "delay": "0.0", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.64", 
         "pwr": "0.0", 
         "wce%": "25.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }
    ], 
    "description": "12-bit unsigned adders", 
    "folder": "adders/12_unsigned", 
    "items": 46
   }
  ], 
  "description": "Adders (unsigned)", 
  "folder": "adders", 
  "items": 94
 }, 
 {
  "datasets": [
   {
    "bitwidth": 7, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_pwr_0_277_mae_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_277_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_277_mae_00_0000", 
        "params": {
         "area": "536.409906", 
         "delay": "1.2", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.2769", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_252_mae_00_0299_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_252_mae_00_0299.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_252_mae_00_0299", 
        "params": {
         "area": "454.282405", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.2515", 
         "wce%": "0.092", 
         "wcre%": "1100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_235_mae_00_0515_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_235_mae_00_0515.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_235_mae_00_0515", 
        "params": {
         "area": "440.203404", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.2351", 
         "wce%": "0.19", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_193_mae_00_1400_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_193_mae_00_1400.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_193_mae_00_1400", 
        "params": {
         "area": "347.751304", 
         "delay": "1.2", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.1929", 
         "wce%": "0.48", 
         "wcre%": "4700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_161_mae_00_2428_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_161_mae_00_2428.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_161_mae_00_2428", 
        "params": {
         "area": "351.505699", 
         "delay": "1.3", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_123_mae_00_4582_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_123_mae_00_4582.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_123_mae_00_4582", 
        "params": {
         "area": "280.1721", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.1229", 
         "wce%": "1.93", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_065_mae_01_1330_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_065_mae_01_1330.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_065_mae_01_1330", 
        "params": {
         "area": "157.2155", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.064545", 
         "wce%": "4.96", 
         "wcre%": "150.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_034_mae_02_2737_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_034_mae_02_2737.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_034_mae_02_2737", 
        "params": {
         "area": "114.039899", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034423", 
         "wce%": "9.87", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_007_mae_05_0934_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_007_mae_05_0934.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_007_mae_05_0934", 
        "params": {
         "area": "35.197499", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068038", 
         "wce%": "19.05", 
         "wcre%": "114.306640625"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_pwr_0_277_wce_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_277_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_277_wce_00_0000", 
        "params": {
         "area": "536.409906", 
         "delay": "1.2", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.2769", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_252_wce_00_0916_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_252_wce_00_0916.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_252_wce_00_0916", 
        "params": {
         "area": "454.282405", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.2515", 
         "wce%": "0.092", 
         "wcre%": "1100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_235_wce_00_1892_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_235_wce_00_1892.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_235_wce_00_1892", 
        "params": {
         "area": "440.203404", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.2351", 
         "wce%": "0.19", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_193_wce_00_4761_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_193_wce_00_4761.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_193_wce_00_4761", 
        "params": {
         "area": "347.751304", 
         "delay": "1.2", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.1929", 
         "wce%": "0.48", 
         "wcre%": "4700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_173_wce_00_9399_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_173_wce_00_9399.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_173_wce_00_9399", 
        "params": {
         "area": "374.9707", 
         "delay": "1.28", 
         "ep%": "95.21", 
         "mae%": "0.27", 
         "mre%": "5.62", 
         "pwr": "0.1735", 
         "wce%": "0.94", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_161_wce_00_9888_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_161_wce_00_9888.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_161_wce_00_9888", 
        "params": {
         "area": "351.505699", 
         "delay": "1.3", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_123_wce_01_9348_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_123_wce_01_9348.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_123_wce_01_9348", 
        "params": {
         "area": "280.1721", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.1229", 
         "wce%": "1.93", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_065_wce_04_9561_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_065_wce_04_9561.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_065_wce_04_9561", 
        "params": {
         "area": "157.2155", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.064545", 
         "wce%": "4.96", 
         "wcre%": "150.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_034_wce_09_8694_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_034_wce_09_8694.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_034_wce_09_8694", 
        "params": {
         "area": "114.039899", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034423", 
         "wce%": "9.87", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_007_wce_19_0491_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_007_wce_19_0491.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_007_wce_19_0491", 
        "params": {
         "area": "35.197499", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068038", 
         "wce%": "19.05", 
         "wcre%": "114.306640625"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_pwr_0_277_mre_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_277_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_277_mre_00_0000", 
        "params": {
         "area": "536.409906", 
         "delay": "1.2", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.2769", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_252_mre_00_9761_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_252_mre_00_9761.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_252_mre_00_9761", 
        "params": {
         "area": "454.282405", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.2515", 
         "wce%": "0.092", 
         "wcre%": "1100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_235_mre_01_4440_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_235_mre_01_4440.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_235_mre_01_4440", 
        "params": {
         "area": "440.203404", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.2351", 
         "wce%": "0.19", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_207_mre_02_8449_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_207_mre_02_8449.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_207_mre_02_8449", 
        "params": {
         "area": "403.598001", 
         "delay": "1.37", 
         "ep%": "92.60", 
         "mae%": "0.12", 
         "mre%": "2.84", 
         "pwr": "0.207", 
         "wce%": "0.49", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_180_mre_04_9072_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_180_mre_04_9072.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_180_mre_04_9072", 
        "params": {
         "area": "364.176801", 
         "delay": "1.4", 
         "ep%": "96.04", 
         "mae%": "0.23", 
         "mre%": "4.91", 
         "pwr": "0.1805", 
         "wce%": "0.96", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_152_mre_08_2291_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_152_mre_08_2291.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_152_mre_08_2291", 
        "params": {
         "area": "295.659001", 
         "delay": "1.05", 
         "ep%": "97.31", 
         "mae%": "0.45", 
         "mre%": "8.23", 
         "pwr": "0.1523", 
         "wce%": "1.92", 
         "wcre%": "700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_123_mre_10_1233_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_123_mre_10_1233.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_123_mre_10_1233", 
        "params": {
         "area": "280.1721", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.1229", 
         "wce%": "1.93", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_065_mre_17_6838_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_065_mre_17_6838.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_065_mre_17_6838", 
        "params": {
         "area": "157.2155", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.064545", 
         "wce%": "4.96", 
         "wcre%": "150.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_019_mre_36_9782_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_019_mre_36_9782.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_019_mre_36_9782", 
        "params": {
         "area": "76.026598", 
         "delay": "0.47", 
         "ep%": "98.41", 
         "mae%": "3.63", 
         "mre%": "36.98", 
         "pwr": "0.018861", 
         "wce%": "14.44", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_007_mre_46_8309_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_007_mre_46_8309.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_007_mre_46_8309", 
        "params": {
         "area": "35.197499", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068038", 
         "wce%": "19.05", 
         "wcre%": "114.306640625"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_pwr_0_277_ep_00_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_277_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_277_ep_00", 
        "params": {
         "area": "536.409906", 
         "delay": "1.2", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.2769", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_263_ep_77_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_263_ep_77.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_263_ep_77", 
        "params": {
         "area": "492.295704", 
         "delay": "1.28", 
         "ep%": "77.61", 
         "mae%": "0.025", 
         "mre%": "0.72", 
         "pwr": "0.263", 
         "wce%": "0.092", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_254_ep_79_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_254_ep_79.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_254_ep_79", 
        "params": {
         "area": "473.523705", 
         "delay": "1.28", 
         "ep%": "79.54", 
         "mae%": "0.027", 
         "mre%": "0.76", 
         "pwr": "0.2541", 
         "wce%": "0.092", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_252_ep_82_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_252_ep_82.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_252_ep_82", 
        "params": {
         "area": "454.282405", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.2515", 
         "wce%": "0.092", 
         "wcre%": "1100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_238_ep_85_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_238_ep_85.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_238_ep_85", 
        "params": {
         "area": "446.773604", 
         "delay": "1.22", 
         "ep%": "85.08", 
         "mae%": "0.058", 
         "mre%": "1.68", 
         "pwr": "0.2381", 
         "wce%": "0.19", 
         "wcre%": "700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_235_ep_87_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_235_ep_87.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_235_ep_87", 
        "params": {
         "area": "440.203404", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.2351", 
         "wce%": "0.19", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_204_ep_92_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_204_ep_92.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_204_ep_92", 
        "params": {
         "area": "399.374302", 
         "delay": "1.19", 
         "ep%": "92.88", 
         "mae%": "0.13", 
         "mre%": "3.06", 
         "pwr": "0.2042", 
         "wce%": "0.49", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_161_ep_95_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_161_ep_95.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_161_ep_95", 
        "params": {
         "area": "351.505699", 
         "delay": "1.3", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_007_ep_98_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_007_ep_98.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_007_ep_98", 
        "params": {
         "area": "35.197499", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068038", 
         "wce%": "19.05", 
         "wcre%": "114.306640625"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_pwr_0_277_mse_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_277_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_277_mse_00_0000", 
        "params": {
         "area": "536.409906", 
         "delay": "1.2", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.2769", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_252_mse_39_5273_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_252_mse_39_5273.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_252_mse_39_5273", 
        "params": {
         "area": "454.282405", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.2515", 
         "wce%": "0.092", 
         "wcre%": "1100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_235_mse_115_4105_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_235_mse_115_4105.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_235_mse_115_4105", 
        "params": {
         "area": "440.203404", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.2351", 
         "wce%": "0.19", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_193_mse_817_1328_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_193_mse_817_1328.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_193_mse_817_1328", 
        "params": {
         "area": "347.751304", 
         "delay": "1.2", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.1929", 
         "wce%": "0.48", 
         "wcre%": "4700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_161_mse_2487_3457_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_161_mse_2487_3457.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_161_mse_2487_3457", 
        "params": {
         "area": "351.505699", 
         "delay": "1.3", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_123_mse_8789_1719_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_123_mse_8789_1719.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_123_mse_8789_1719", 
        "params": {
         "area": "280.1721", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.1229", 
         "wce%": "1.93", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_065_mse_54026_6641_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_065_mse_54026_6641.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_065_mse_54026_6641", 
        "params": {
         "area": "157.2155", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.064545", 
         "wce%": "4.96", 
         "wcre%": "150.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_034_mse_215095_4219_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_034_mse_215095_4219.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_034_mse_215095_4219", 
        "params": {
         "area": "114.039899", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034423", 
         "wce%": "9.87", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_pwr_0_007_mse_1110711_7500_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_pwr_0_007_mse_1110711_7500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_pwr_0_007_mse_1110711_7500", 
        "params": {
         "area": "35.197499", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068038", 
         "wce%": "19.05", 
         "wcre%": "114.306640625"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "7-bit unsigned multiplier", 
    "folder": "multiplers/7x7_unsigned", 
    "items": 47
   }, 
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_pwr_0_391_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_pwr_0_391_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_391_mae_00_0000", 
        "params": {
         "area": "709.581609", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.3906", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_390_mae_00_0002_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_390_mae_00_0002.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_390_mae_00_0002", 
        "params": {
         "area": "682.831508", 
         "delay": "1.41", 
         "ep%": "6.25", 
         "mae%": "0.00019", 
         "mre%": "0.0053", 
         "pwr": "0.3902", 
         "wce%": "0.0031", 
         "wcre%": "22.2222222222"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_380_mae_00_0014_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_380_mae_00_0014.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_380_mae_00_0014", 
        "params": {
         "area": "663.590207", 
         "delay": "1.4", 
         "ep%": "19.53", 
         "mae%": "0.0014", 
         "mre%": "0.033", 
         "pwr": "0.3799", 
         "wce%": "0.015", 
         "wcre%": "28.5714285714"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_360_mae_00_0076_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_360_mae_00_0076.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_360_mae_00_0076", 
        "params": {
         "area": "660.305105", 
         "delay": "1.39", 
         "ep%": "37.30", 
         "mae%": "0.0076", 
         "mre%": "0.15", 
         "pwr": "0.3605", 
         "wce%": "0.064", 
         "wcre%": "40.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_311_mae_00_0374_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_311_mae_00_0374.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_311_mae_00_0374", 
        "params": {
         "area": "508.251907", 
         "delay": "1.39", 
         "ep%": "98.12", 
         "mae%": "0.037", 
         "mre%": "1.25", 
         "pwr": "0.3114", 
         "wce%": "0.12", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_206_mae_00_1812_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_206_mae_00_1812.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_206_mae_00_1812", 
        "params": {
         "area": "427.5323", 
         "delay": "1.41", 
         "ep%": "98.05", 
         "mae%": "0.18", 
         "mre%": "4.16", 
         "pwr": "0.2059", 
         "wce%": "0.79", 
         "wcre%": "125.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_084_mae_00_8859_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_084_mae_00_8859.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_084_mae_00_8859", 
        "params": {
         "area": "214.470099", 
         "delay": "0.95", 
         "ep%": "98.74", 
         "mae%": "0.89", 
         "mre%": "13.96", 
         "pwr": "0.083852", 
         "wce%": "4.29", 
         "wcre%": "125.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_008_mae_04_8337_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_008_mae_04_8337.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_008_mae_04_8337", 
        "params": {
         "area": "41.298399", 
         "delay": "0.2", 
         "ep%": "99.20", 
         "mae%": "4.83", 
         "mre%": "44.00", 
         "pwr": "0.0084817", 
         "wce%": "19.46", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_000_mae_24_8051_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_000_mae_24_8051.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_000_mae_24_8051", 
        "params": {
         "area": "0.0", 
         "delay": "0", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.0", 
         "wce%": "99.22", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_pwr_0_391_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_pwr_0_391_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_391_wce_00_0000", 
        "params": {
         "area": "709.581609", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.3906", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_386_wce_00_0046_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_386_wce_00_0046.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_386_wce_00_0046", 
        "params": {
         "area": "676.261308", 
         "delay": "1.42", 
         "ep%": "64.06", 
         "mae%": "0.0015", 
         "mre%": "0.052", 
         "pwr": "0.3855", 
         "wce%": "0.0046", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_370_wce_00_0168_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_370_wce_00_0168.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_370_wce_00_0168", 
        "params": {
         "area": "637.778708", 
         "delay": "1.4", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.3702", 
         "wce%": "0.017", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_345_wce_00_0610_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_345_wce_00_0610.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_345_wce_00_0610", 
        "params": {
         "area": "604.458406", 
         "delay": "1.41", 
         "ep%": "87.54", 
         "mae%": "0.017", 
         "mre%": "0.59", 
         "pwr": "0.3455", 
         "wce%": "0.061", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_302_wce_00_1755_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_302_wce_00_1755.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_302_wce_00_1755", 
        "params": {
         "area": "542.510804", 
         "delay": "1.44", 
         "ep%": "97.72", 
         "mae%": "0.057", 
         "mre%": "2.56", 
         "pwr": "0.3019", 
         "wce%": "0.18", 
         "wcre%": "8300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_206_wce_00_6577_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_206_wce_00_6577.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_206_wce_00_6577", 
        "params": {
         "area": "395.619902", 
         "delay": "1.34", 
         "ep%": "98.37", 
         "mae%": "0.18", 
         "mre%": "4.42", 
         "pwr": "0.2063", 
         "wce%": "0.66", 
         "wcre%": "101.5625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_104_wce_02_4063_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_104_wce_02_4063.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_104_wce_02_4063", 
        "params": {
         "area": "239.343001", 
         "delay": "1.0", 
         "ep%": "98.99", 
         "mae%": "0.56", 
         "mre%": "10.85", 
         "pwr": "0.1044", 
         "wce%": "2.41", 
         "wcre%": "103.125"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_034_wce_08_2092_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_034_wce_08_2092.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_034_wce_08_2092", 
        "params": {
         "area": "110.754798", 
         "delay": "0.58", 
         "ep%": "99.16", 
         "mae%": "2.15", 
         "mre%": "39.78", 
         "pwr": "0.034352", 
         "wce%": "8.21", 
         "wcre%": "7100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_002_wce_27_2415_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_002_wce_27_2415.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_002_wce_27_2415", 
        "params": {
         "area": "13.1404", 
         "delay": "0.1", 
         "ep%": "99.22", 
         "mae%": "8.01", 
         "mre%": "59.69", 
         "pwr": "0.0016552", 
         "wce%": "27.24", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_000_wce_99_2203_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_000_wce_99_2203.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_000_wce_99_2203", 
        "params": {
         "area": "0.0", 
         "delay": "0", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.0", 
         "wce%": "99.22", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_pwr_0_391_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_pwr_0_391_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_391_mre_00_0000", 
        "params": {
         "area": "709.581609", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.3906", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_384_mre_00_0234_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_384_mre_00_0234.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_384_mre_00_0234", 
        "params": {
         "area": "674.853407", 
         "delay": "1.42", 
         "ep%": "17.19", 
         "mae%": "0.00095", 
         "mre%": "0.023", 
         "pwr": "0.3843", 
         "wce%": "0.0092", 
         "wcre%": "28.5714285714"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_364_mre_00_1437_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_364_mre_00_1437.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_364_mre_00_1437", 
        "params": {
         "area": "654.204206", 
         "delay": "1.38", 
         "ep%": "39.26", 
         "mae%": "0.0076", 
         "mre%": "0.14", 
         "pwr": "0.3644", 
         "wce%": "0.064", 
         "wcre%": "40.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_304_mre_00_7956_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_304_mre_00_7956.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_304_mre_00_7956", 
        "params": {
         "area": "590.379401", 
         "delay": "1.13", 
         "ep%": "69.26", 
         "mae%": "0.059", 
         "mre%": "0.80", 
         "pwr": "0.3038", 
         "wce%": "0.45", 
         "wcre%": "43.5555555556"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_142_mre_04_2029_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_142_mre_04_2029.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_142_mre_04_2029", 
        "params": {
         "area": "390.457597", 
         "delay": "1.09", 
         "ep%": "87.31", 
         "mae%": "0.43", 
         "mre%": "4.20", 
         "pwr": "0.1425", 
         "wce%": "2.15", 
         "wcre%": "80.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_029_mre_21_9481_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_029_mre_21_9481.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_029_mre_21_9481", 
        "params": {
         "area": "112.162698", 
         "delay": "0.18", 
         "ep%": "97.47", 
         "mae%": "5.09", 
         "mre%": "21.95", 
         "pwr": "0.028669", 
         "wce%": "49.23", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_000_mre_100_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_000_mre_100_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_000_mre_100_0000", 
        "params": {
         "area": "0.0", 
         "delay": "0", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.0", 
         "wce%": "99.22", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_pwr_0_391_ep_00_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_pwr_0_391_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_391_ep_00", 
        "params": {
         "area": "709.581609", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.3906", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_388_ep_09_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_388_ep_09.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_388_ep_09", 
        "params": {
         "area": "683.300809", 
         "delay": "1.35", 
         "ep%": "9.38", 
         "mae%": "0.018", 
         "mre%": "0.13", 
         "pwr": "0.3879", 
         "wce%": "0.29", 
         "wcre%": "28.5714285714"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_371_ep_19_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_371_ep_19.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_371_ep_19", 
        "params": {
         "area": "661.243706", 
         "delay": "1.36", 
         "ep%": "19.82", 
         "mae%": "1.12", 
         "mre%": "2.64", 
         "pwr": "0.371", 
         "wce%": "15.53", 
         "wcre%": "44.4444444444"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_356_ep_29_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_356_ep_29.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_356_ep_29", 
        "params": {
         "area": "632.616405", 
         "delay": "1.38", 
         "ep%": "29.93", 
         "mae%": "0.057", 
         "mre%": "0.51", 
         "pwr": "0.3556", 
         "wce%": "1.14", 
         "wcre%": "64.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_329_ep_39_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_329_ep_39.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_329_ep_39", 
        "params": {
         "area": "606.804903", 
         "delay": "1.36", 
         "ep%": "39.93", 
         "mae%": "0.13", 
         "mre%": "1.04", 
         "pwr": "0.3292", 
         "wce%": "2.38", 
         "wcre%": "64.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_309_ep_49_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_309_ep_49.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_309_ep_49", 
        "params": {
         "area": "604.927701", 
         "delay": "1.26", 
         "ep%": "49.93", 
         "mae%": "0.36", 
         "mre%": "2.06", 
         "pwr": "0.3093", 
         "wce%": "5.24", 
         "wcre%": "64.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_254_ep_64_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_254_ep_64.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_254_ep_64", 
        "params": {
         "area": "506.844001", 
         "delay": "1.42", 
         "ep%": "64.73", 
         "mae%": "0.25", 
         "mre%": "1.99", 
         "pwr": "0.2544", 
         "wce%": "2.79", 
         "wcre%": "64.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_189_ep_74_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_189_ep_74.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_189_ep_74", 
        "params": {
         "area": "437.387598", 
         "delay": "1.48", 
         "ep%": "74.91", 
         "mae%": "1.54", 
         "mre%": "7.46", 
         "pwr": "0.1888", 
         "wce%": "13.92", 
         "wcre%": "152.380952381"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_061_ep_88_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_061_ep_88.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_061_ep_88", 
        "params": {
         "area": "220.570996", 
         "delay": "0.26", 
         "ep%": "88.71", 
         "mae%": "4.84", 
         "mre%": "15.66", 
         "pwr": "0.060933", 
         "wce%": "49.22", 
         "wcre%": "66.6666666667"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_000_ep_99_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_000_ep_99.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_000_ep_99", 
        "params": {
         "area": "0.0", 
         "delay": "0", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.0", 
         "wce%": "99.22", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_pwr_0_391_mse_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_pwr_0_391_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_391_mse_00_0000", 
        "params": {
         "area": "709.581609", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.3906", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_386_mse_01_8750_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_386_mse_01_8750.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_386_mse_01_8750", 
        "params": {
         "area": "676.261308", 
         "delay": "1.42", 
         "ep%": "64.06", 
         "mae%": "0.0015", 
         "mre%": "0.052", 
         "pwr": "0.3855", 
         "wce%": "0.0046", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_370_mse_16_6875_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_370_mse_16_6875.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_370_mse_16_6875", 
        "params": {
         "area": "637.778708", 
         "delay": "1.4", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.3702", 
         "wce%": "0.017", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_344_mse_241_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_344_mse_241_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_344_mse_241_0000", 
        "params": {
         "area": "624.169005", 
         "delay": "1.4", 
         "ep%": "74.80", 
         "mae%": "0.017", 
         "mre%": "0.51", 
         "pwr": "0.3436", 
         "wce%": "0.082", 
         "wcre%": "200.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_276_mse_2763_5625_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_276_mse_2763_5625.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_276_mse_2763_5625", 
        "params": {
         "area": "511.537004", 
         "delay": "1.37", 
         "ep%": "96.37", 
         "mae%": "0.065", 
         "mre%": "1.90", 
         "pwr": "0.2758", 
         "wce%": "0.25", 
         "wcre%": "150.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_195_mse_27986_7930_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_195_mse_27986_7930.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_195_mse_27986_7930", 
        "params": {
         "area": "401.7208", 
         "delay": "1.52", 
         "ep%": "98.16", 
         "mae%": "0.20", 
         "mre%": "4.73", 
         "pwr": "0.1948", 
         "wce%": "0.89", 
         "wcre%": "700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_095_mse_305440_2500_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_095_mse_305440_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_095_mse_305440_2500", 
        "params": {
         "area": "228.549099", 
         "delay": "1.08", 
         "ep%": "99.05", 
         "mae%": "0.67", 
         "mre%": "12.14", 
         "pwr": "0.09495", 
         "wce%": "2.94", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_031_mse_3395904_2500_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_031_mse_3395904_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_031_mse_3395904_2500", 
        "params": {
         "area": "96.675799", 
         "delay": "0.53", 
         "ep%": "99.16", 
         "mae%": "2.28", 
         "mre%": "28.42", 
         "pwr": "0.031418", 
         "wce%": "9.08", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_002_mse_37660750_2500_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_002_mse_37660750_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_002_mse_37660750_2500", 
        "params": {
         "area": "15.486899", 
         "delay": "0.1", 
         "ep%": "99.21", 
         "mae%": "7.41", 
         "mre%": "57.81", 
         "pwr": "0.0019429", 
         "wce%": "25.78", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_pwr_0_000_mse_471649806_2500_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_pwr_0_000_mse_471649806_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_pwr_0_000_mse_471649806_2500", 
        "params": {
         "area": "0.0", 
         "delay": "0", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.0", 
         "wce%": "99.22", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }
    ], 
    "description": "8-bit unsigned multiplier", 
    "folder": "multiplers/8x8_unsigned", 
    "items": 46
   }, 
   {
    "bitwidth": 11, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_pwr_0_930_mae_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_930_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_930_mae_00_0000", 
        "params": {
         "area": "1340.790122", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.9305", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_707_mae_00_0195_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_707_mae_00_0195.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_707_mae_00_0195", 
        "params": {
         "area": "1085.021604", 
         "delay": "2.4", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.7067", 
         "wce%": "0.098", 
         "wcre%": "2460.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_657_mae_00_0337_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_657_mae_00_0337.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_657_mae_00_0337", 
        "params": {
         "area": "1066.718903", 
         "delay": "1.6", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.6568", 
         "wce%": "0.20", 
         "wcre%": "4352.17391304"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_517_mae_00_0903_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_517_mae_00_0903.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_517_mae_00_0903", 
        "params": {
         "area": "845.678607", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.5169", 
         "wce%": "0.47", 
         "wcre%": "6312.5"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_410_mae_00_1801_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_410_mae_00_1801.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_410_mae_00_1801", 
        "params": {
         "area": "694.094703", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.4098", 
         "wce%": "0.99", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_311_mae_00_3835_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_311_mae_00_3835.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_311_mae_00_3835", 
        "params": {
         "area": "561.752102", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.3109", 
         "wce%": "1.99", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_236_mae_01_1764_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_236_mae_01_1764.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_236_mae_01_1764", 
        "params": {
         "area": "524.208093", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.2365", 
         "wce%": "6.03", 
         "wcre%": "3051.51515152"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_pwr_0_930_wce_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_930_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_930_wce_00_0000", 
        "params": {
         "area": "1340.790122", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.9305", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_728_wce_00_0942_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_728_wce_00_0942.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_728_wce_00_0942", 
        "params": {
         "area": "1081.736506", 
         "delay": "2.38", 
         "ep%": "99.75", 
         "mae%": "0.019", 
         "mre%": "0.84", 
         "pwr": "0.7281", 
         "wce%": "0.094", 
         "wcre%": "3740.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_707_wce_00_0984_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_707_wce_00_0984.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_707_wce_00_0984", 
        "params": {
         "area": "1085.021604", 
         "delay": "2.4", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.7067", 
         "wce%": "0.098", 
         "wcre%": "2460.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_657_wce_00_1999_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_657_wce_00_1999.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_657_wce_00_1999", 
        "params": {
         "area": "1066.718903", 
         "delay": "1.6", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.6568", 
         "wce%": "0.20", 
         "wcre%": "4352.17391304"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_517_wce_00_4736_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_517_wce_00_4736.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_517_wce_00_4736", 
        "params": {
         "area": "845.678607", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.5169", 
         "wce%": "0.47", 
         "wcre%": "6312.5"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_410_wce_00_9922_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_410_wce_00_9922.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_410_wce_00_9922", 
        "params": {
         "area": "694.094703", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.4098", 
         "wce%": "0.99", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_311_wce_01_9904_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_311_wce_01_9904.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_311_wce_01_9904", 
        "params": {
         "area": "561.752102", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.3109", 
         "wce%": "1.99", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_236_wce_06_0311_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_236_wce_06_0311.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_236_wce_06_0311", 
        "params": {
         "area": "524.208093", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.2365", 
         "wce%": "6.03", 
         "wcre%": "3051.51515152"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_pwr_0_930_mre_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_930_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_930_mre_00_0000", 
        "params": {
         "area": "1340.790122", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.9305", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_784_mre_00_6399_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_784_mre_00_6399.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_784_mre_00_6399", 
        "params": {
         "area": "1146.969208", 
         "delay": "1.84", 
         "ep%": "99.59", 
         "mae%": "0.018", 
         "mre%": "0.64", 
         "pwr": "0.7841", 
         "wce%": "0.098", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_707_mre_00_7963_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_707_mre_00_7963.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_707_mre_00_7963", 
        "params": {
         "area": "1085.021604", 
         "delay": "2.4", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.7067", 
         "wce%": "0.098", 
         "wcre%": "2460.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_657_mre_01_1458_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_657_mre_01_1458.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_657_mre_01_1458", 
        "params": {
         "area": "1066.718903", 
         "delay": "1.6", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.6568", 
         "wce%": "0.20", 
         "wcre%": "4352.17391304"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_640_mre_02_2845_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_640_mre_02_2845.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_640_mre_02_2845", 
        "params": {
         "area": "1027.767003", 
         "delay": "1.8", 
         "ep%": "99.82", 
         "mae%": "0.10", 
         "mre%": "2.28", 
         "pwr": "0.6405", 
         "wce%": "0.50", 
         "wcre%": "4166.66666667"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_517_mre_03_0003_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_517_mre_03_0003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_517_mre_03_0003", 
        "params": {
         "area": "845.678607", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.5169", 
         "wce%": "0.47", 
         "wcre%": "6312.5"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_410_mre_04_9595_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_410_mre_04_9595.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_410_mre_04_9595", 
        "params": {
         "area": "694.094703", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.4098", 
         "wce%": "0.99", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_311_mre_09_1780_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_311_mre_09_1780.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_311_mre_09_1780", 
        "params": {
         "area": "561.752102", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.3109", 
         "wce%": "1.99", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_236_mre_19_9511_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_236_mre_19_9511.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_236_mre_19_9511", 
        "params": {
         "area": "524.208093", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.2365", 
         "wce%": "6.03", 
         "wcre%": "3051.51515152"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_pwr_0_930_ep_00_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_930_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_930_ep_00", 
        "params": {
         "area": "1340.790122", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.9305", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_834_ep_98_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_834_ep_98.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_834_ep_98", 
        "params": {
         "area": "1222.52651", 
         "delay": "2.08", 
         "ep%": "98.28", 
         "mae%": "0.10", 
         "mre%": "1.84", 
         "pwr": "0.8339", 
         "wce%": "0.20", 
         "wcre%": "220.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_236_ep_99_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_236_ep_99.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_236_ep_99", 
        "params": {
         "area": "524.208093", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.2365", 
         "wce%": "6.03", 
         "wcre%": "3051.51515152"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_pwr_0_930_mse_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_930_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_930_mse_00_0000", 
        "params": {
         "area": "1340.790122", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.9305", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_707_mse_1036091_6684_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_707_mse_1036091_6684.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_707_mse_1036091_6684", 
        "params": {
         "area": "1085.021604", 
         "delay": "2.4", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.7067", 
         "wce%": "0.098", 
         "wcre%": "2460.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_657_mse_3188849_7275_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_657_mse_3188849_7275.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_657_mse_3188849_7275", 
        "params": {
         "area": "1066.718903", 
         "delay": "1.6", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.6568", 
         "wce%": "0.20", 
         "wcre%": "4352.17391304"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_517_mse_22556998_2624_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_517_mse_22556998_2624.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_517_mse_22556998_2624", 
        "params": {
         "area": "845.678607", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.5169", 
         "wce%": "0.47", 
         "wcre%": "6312.5"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_410_mse_89807495_0269_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_410_mse_89807495_0269.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_410_mse_89807495_0269", 
        "params": {
         "area": "694.094703", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.4098", 
         "wce%": "0.99", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_311_mse_401399709_0391_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_311_mse_401399709_0391.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_311_mse_401399709_0391", 
        "params": {
         "area": "561.752102", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.3109", 
         "wce%": "1.99", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_pwr_0_236_mse_3729088972_4880_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_pwr_0_236_mse_3729088972_4880.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_pwr_0_236_mse_3729088972_4880", 
        "params": {
         "area": "524.208093", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.2365", 
         "wce%": "6.03", 
         "wcre%": "3051.51515152"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "11-bit unsigned multiplier", 
    "folder": "multiplers/11x11_unsigned", 
    "items": 34
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_pwr_1_157_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_157_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_157_mae_00_0000", 
        "params": {
         "area": "1605.006027", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.1569", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_152_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_152_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_152_mae_00_0000", 
        "params": {
         "area": "1584.826127", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.1522", 
         "wce%": "0.00003", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_142_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_142_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_142_mae_00_0000", 
        "params": {
         "area": "1556.668126", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.1421", 
         "wce%": "0.0001", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_090_mae_00_0002_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_090_mae_00_0002.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_090_mae_00_0002", 
        "params": {
         "area": "1469.378325", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.0901", 
         "wce%": "0.00077", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_009_mae_00_0011_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_009_mae_00_0011.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_009_mae_00_0011", 
        "params": {
         "area": "1337.035722", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.0089", 
         "wce%": "0.0046", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_817_mae_00_0058_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_817_mae_00_0058.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_817_mae_00_0058", 
        "params": {
         "area": "1131.482312", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.8167", 
         "wce%": "0.025", 
         "wcre%": "3601.78571429"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_511_mae_00_0732_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_511_mae_00_0732.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_511_mae_00_0732", 
        "params": {
         "area": "768.713409", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.5115", 
         "wce%": "0.29", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_273_mae_00_3769_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_273_mae_00_3769.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_273_mae_00_3769", 
        "params": {
         "area": "542.041505", 
         "delay": "1.22", 
         "ep%": "99.86", 
         "mae%": "0.38", 
         "mre%": "5.01", 
         "pwr": "0.2729", 
         "wce%": "1.51", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_069_mae_02_7222_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_069_mae_02_7222.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_069_mae_02_7222", 
        "params": {
         "area": "195.228799", 
         "delay": "0.89", 
         "ep%": "99.95", 
         "mae%": "2.72", 
         "mre%": "26.78", 
         "pwr": "0.0685", 
         "wce%": "10.89", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_000_mae_18_7378_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_pwr_0_000_mae_18_7378.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_000_mae_18_7378", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.00030175", 
         "wce%": "74.95", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_pwr_1_157_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_157_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_157_wce_00_0000", 
        "params": {
         "area": "1605.006027", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.1569", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_156_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_156_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_156_wce_00_0000", 
        "params": {
         "area": "1598.905127", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.1559", 
         "wce%": "0.000006", 
         "wcre%": "50.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_152_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_152_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_152_wce_00_0000", 
        "params": {
         "area": "1584.826127", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.1522", 
         "wce%": "0.00003", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_142_wce_00_0001_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_142_wce_00_0001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_142_wce_00_0001", 
        "params": {
         "area": "1556.668126", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.1421", 
         "wce%": "0.0001", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_090_wce_00_0008_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_090_wce_00_0008.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_090_wce_00_0008", 
        "params": {
         "area": "1469.378325", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.0901", 
         "wce%": "0.00077", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_009_wce_00_0046_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_009_wce_00_0046.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_009_wce_00_0046", 
        "params": {
         "area": "1337.035722", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.0089", 
         "wce%": "0.0046", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_817_wce_00_0249_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_817_wce_00_0249.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_817_wce_00_0249", 
        "params": {
         "area": "1131.482312", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.8167", 
         "wce%": "0.025", 
         "wcre%": "3601.78571429"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_511_wce_00_2930_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_511_wce_00_2930.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_511_wce_00_2930", 
        "params": {
         "area": "768.713409", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.5115", 
         "wce%": "0.29", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_237_wce_01_9043_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_237_wce_01_9043.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_237_wce_01_9043", 
        "params": {
         "area": "461.321902", 
         "delay": "1.48", 
         "ep%": "99.94", 
         "mae%": "0.48", 
         "mre%": "7.43", 
         "pwr": "0.2367", 
         "wce%": "1.90", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_055_wce_12_0606_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_055_wce_12_0606.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_055_wce_12_0606", 
        "params": {
         "area": "167.540099", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.05525", 
         "wce%": "12.06", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_000_wce_74_9512_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_pwr_0_000_wce_74_9512.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_000_wce_74_9512", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.00030175", 
         "wce%": "74.95", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_pwr_1_157_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_157_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_157_mre_00_0000", 
        "params": {
         "area": "1605.006027", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.1569", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_156_mre_00_0004_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_156_mre_00_0004.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_156_mre_00_0004", 
        "params": {
         "area": "1598.905127", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.1559", 
         "wce%": "0.000006", 
         "wcre%": "50.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_142_mre_00_0019_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_142_mre_00_0019.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_142_mre_00_0019", 
        "params": {
         "area": "1556.668126", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.1421", 
         "wce%": "0.0001", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_120_mre_00_0050_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_120_mre_00_0050.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_120_mre_00_0050", 
        "params": {
         "area": "1514.900426", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.1203", 
         "wce%": "0.00029", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_053_mre_00_0265_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_053_mre_00_0265.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_053_mre_00_0265", 
        "params": {
         "area": "1405.084223", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.0528", 
         "wce%": "0.0019", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_925_mre_00_1641_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_925_mre_00_1641.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_925_mre_00_1641", 
        "params": {
         "area": "1274.61882", 
         "delay": "2.22", 
         "ep%": "96.86", 
         "mae%": "0.0071", 
         "mre%": "0.16", 
         "pwr": "0.9255", 
         "wce%": "0.028", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_670_mre_00_8671_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_670_mre_00_8671.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_670_mre_00_8671", 
        "params": {
         "area": "993.508111", 
         "delay": "2.31", 
         "ep%": "99.68", 
         "mae%": "0.031", 
         "mre%": "0.87", 
         "pwr": "0.6698", 
         "wce%": "0.12", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_369_mre_03_2874_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_369_mre_03_2874.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_369_mre_03_2874", 
        "params": {
         "area": "617.598806", 
         "delay": "1.8", 
         "ep%": "99.90", 
         "mae%": "0.18", 
         "mre%": "3.29", 
         "pwr": "0.3687", 
         "wce%": "0.73", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_106_mre_15_7923_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_106_mre_15_7923.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_106_mre_15_7923", 
        "params": {
         "area": "267.031701", 
         "delay": "0.81", 
         "ep%": "99.95", 
         "mae%": "1.53", 
         "mre%": "15.79", 
         "pwr": "0.1061", 
         "wce%": "6.10", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_000_mre_87_9786_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_pwr_0_000_mre_87_9786.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_000_mre_87_9786", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.00030175", 
         "wce%": "74.95", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_pwr_1_157_ep_00_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_157_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_157_ep_00", 
        "params": {
         "area": "1605.006027", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.1569", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_039_ep_49_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_039_ep_49.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_039_ep_49", 
        "params": {
         "area": "1474.540624", 
         "delay": "2.18", 
         "ep%": "49.99", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.0393", 
         "wce%": "0.024", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_034_ep_62_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_034_ep_62.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_034_ep_62", 
        "params": {
         "area": "1472.663424", 
         "delay": "2.19", 
         "ep%": "62.49", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.0342", 
         "wce%": "0.024", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_906_ep_74_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_906_ep_74.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_906_ep_74", 
        "params": {
         "area": "1344.075221", 
         "delay": "2.08", 
         "ep%": "74.98", 
         "mae%": "0.018", 
         "mre%": "0.32", 
         "pwr": "0.9063", 
         "wce%": "0.073", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_790_ep_87_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_790_ep_87.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_790_ep_87", 
        "params": {
         "area": "1213.609818", 
         "delay": "1.98", 
         "ep%": "87.48", 
         "mae%": "0.043", 
         "mre%": "0.69", 
         "pwr": "0.7896", 
         "wce%": "0.17", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_000_ep_99_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_pwr_0_000_ep_99.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_000_ep_99", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.00030175", 
         "wce%": "74.95", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_pwr_1_157_mse_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_157_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_157_mse_00_0000", 
        "params": {
         "area": "1605.006027", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.1569", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_152_mse_03_7500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_152_mse_03_7500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_152_mse_03_7500", 
        "params": {
         "area": "1584.826127", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.1522", 
         "wce%": "0.00003", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_120_mse_248_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_120_mse_248_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_120_mse_248_2500", 
        "params": {
         "area": "1514.900426", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.1203", 
         "wce%": "0.00029", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_1_053_mse_9158_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_1_053_mse_9158_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_1_053_mse_9158_2500", 
        "params": {
         "area": "1405.084223", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.0528", 
         "wce%": "0.0019", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_941_mse_263342_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_941_mse_263342_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_941_mse_263342_2500", 
        "params": {
         "area": "1245.52222", 
         "delay": "2.45", 
         "ep%": "98.05", 
         "mae%": "0.0027", 
         "mre%": "0.12", 
         "pwr": "0.9413", 
         "wce%": "0.011", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_780_mse_6613262_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_780_mse_6613262_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_780_mse_6613262_2500", 
        "params": {
         "area": "1049.824115", 
         "delay": "2.61", 
         "ep%": "99.41", 
         "mae%": "0.014", 
         "mre%": "0.46", 
         "pwr": "0.7799", 
         "wce%": "0.055", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_482_mse_302049678_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_482_mse_302049678_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_482_mse_302049678_2500", 
        "params": {
         "area": "746.187009", 
         "delay": "2.03", 
         "ep%": "99.84", 
         "mae%": "0.092", 
         "mre%": "1.89", 
         "pwr": "0.482", 
         "wce%": "0.37", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_220_mse_9644358541_6428_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_220_mse_9644358541_6428.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_220_mse_9644358541_6428", 
        "params": {
         "area": "420.492803", 
         "delay": "1.5", 
         "ep%": "99.94", 
         "mae%": "0.52", 
         "mre%": "7.84", 
         "pwr": "0.22", 
         "wce%": "2.10", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_055_mse_362199608205_5000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_pwr_0_055_mse_362199608205_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_055_mse_362199608205_5000", 
        "params": {
         "area": "167.540099", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.05525", 
         "wce%": "12.06", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_pwr_0_000_mse_15865376115631_6992_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_pwr_0_000_mse_15865376115631_6992.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_pwr_0_000_mse_15865376115631_6992", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.00030175", 
         "wce%": "74.95", 
         "wcre%": "100.0"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit unsigned multiplier", 
    "folder": "multiplers/12x12_unsigned", 
    "items": 47
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_pwr_2_202_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_202_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_202_mae_00_0000", 
        "params": {
         "area": "3202.972546", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.2023", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_188_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_188_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_188_mae_00_0000", 
        "params": {
         "area": "3118.498546", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.1878", 
         "wce%": "0.000000093", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_135_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_135_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_135_mae_00_0000", 
        "params": {
         "area": "3019.945544", 
         "delay": "3.11", 
         "ep%": "98.12", 
         "mae%": "0.00000057", 
         "mre%": "0.000071", 
         "pwr": "2.135", 
         "wce%": "0.0000018", 
         "wcre%": "3100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_952_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_952_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_952_mae_00_0000", 
        "params": {
         "area": "2800.782438", 
         "delay": "2.79", 
         "ep%": "98.71", 
         "mae%": "0.0000045", 
         "mre%": "0.0005", 
         "pwr": "1.952", 
         "wce%": "0.000021", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_648_mae_00_0001_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_648_mae_00_0001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_648_mae_00_0001", 
        "params": {
         "area": "2404.22393", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.6484", 
         "wce%": "0.00042", 
         "wcre%": "300.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_231_mae_00_0007_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_231_mae_00_0007.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_231_mae_00_0007", 
        "params": {
         "area": "1900.195719", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.2308", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_791_mae_00_0108_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_791_mae_00_0108.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_791_mae_00_0108", 
        "params": {
         "area": "1284.943409", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_482_mae_00_1030_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_482_mae_00_1030.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_482_mae_00_1030", 
        "params": {
         "area": "746.187009", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.10", 
         "mre%": "2.07", 
         "pwr": "0.482", 
         "wce%": "0.41", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_106_mae_01_5373_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_106_mae_01_5373.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_106_mae_01_5373", 
        "params": {
         "area": "269.378201", 
         "delay": "0.81", 
         "ep%": "100.00", 
         "mae%": "1.54", 
         "mre%": "15.90", 
         "pwr": "0.1061", 
         "wce%": "6.15", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_000_mae_18_7492_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_000_mae_18_7492.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_000_mae_18_7492", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.00030175", 
         "wce%": "75.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_pwr_2_202_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_202_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_202_wce_00_0000", 
        "params": {
         "area": "3202.972546", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.2023", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_176_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_176_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_176_wce_00_0000", 
        "params": {
         "area": "3128.353845", 
         "delay": "3.15", 
         "ep%": "90.62", 
         "mae%": "0.00000011", 
         "mre%": "0.000015", 
         "pwr": "2.1762", 
         "wce%": "0.00000023", 
         "wcre%": "800.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_106_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_106_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_106_wce_00_0000", 
        "params": {
         "area": "2992.256842", 
         "delay": "3.09", 
         "ep%": "97.72", 
         "mae%": "0.00000086", 
         "mre%": "0.00013", 
         "pwr": "2.1059", 
         "wce%": "0.0000027", 
         "wcre%": "8300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_893_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_893_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_893_wce_00_0000", 
        "params": {
         "area": "2782.949036", 
         "delay": "2.52", 
         "ep%": "98.99", 
         "mae%": "0.0000086", 
         "mre%": "0.00091", 
         "pwr": "1.8933", 
         "wce%": "0.000037", 
         "wcre%": "103.125"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_648_wce_00_0004_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_648_wce_00_0004.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_648_wce_00_0004", 
        "params": {
         "area": "2404.22393", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.6484", 
         "wce%": "0.00042", 
         "wcre%": "300.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_231_wce_00_0047_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_231_wce_00_0047.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_231_wce_00_0047", 
        "params": {
         "area": "1900.195719", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.2308", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_791_wce_00_0576_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_791_wce_00_0576.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_791_wce_00_0576", 
        "params": {
         "area": "1284.943409", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_401_wce_00_6317_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_401_wce_00_6317.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_401_wce_00_6317", 
        "params": {
         "area": "642.002407", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.4013", 
         "wce%": "0.63", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_101_wce_07_0282_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_101_wce_07_0282.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_101_wce_07_0282", 
        "params": {
         "area": "244.036", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.1011", 
         "wce%": "7.03", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_000_wce_74_9969_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_000_wce_74_9969.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_000_wce_74_9969", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.00030175", 
         "wce%": "75.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_pwr_2_202_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_202_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_202_mre_00_0000", 
        "params": {
         "area": "3202.972546", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.2023", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_188_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_188_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_188_mre_00_0000", 
        "params": {
         "area": "3118.498546", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.1878", 
         "wce%": "0.000000093", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_149_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_149_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_149_mre_00_0000", 
        "params": {
         "area": "3064.059743", 
         "delay": "3.12", 
         "ep%": "91.60", 
         "mae%": "0.00000029", 
         "mre%": "0.000038", 
         "pwr": "2.1493", 
         "wce%": "0.000001", 
         "wcre%": "700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_002_mre_00_0003_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_002_mre_00_0003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_002_mre_00_0003", 
        "params": {
         "area": "2889.480137", 
         "delay": "2.9", 
         "ep%": "99.11", 
         "mae%": "0.000003", 
         "mre%": "0.00034", 
         "pwr": "2.0019", 
         "wce%": "0.000012", 
         "wcre%": "7900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_783_mre_00_0024_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_783_mre_00_0024.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_783_mre_00_0024", 
        "params": {
         "area": "2589.128136", 
         "delay": "2.32", 
         "ep%": "99.26", 
         "mae%": "0.000026", 
         "mre%": "0.0024", 
         "pwr": "1.7827", 
         "wce%": "0.00011", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_648_mre_00_0067_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_648_mre_00_0067.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_648_mre_00_0067", 
        "params": {
         "area": "2404.22393", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.6484", 
         "wce%": "0.00042", 
         "wcre%": "300.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_984_mre_00_1655_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_984_mre_00_1655.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_984_mre_00_1655", 
        "params": {
         "area": "1599.374414", 
         "delay": "1.89", 
         "ep%": "99.99", 
         "mae%": "0.0031", 
         "mre%": "0.17", 
         "pwr": "0.984", 
         "wce%": "0.018", 
         "wcre%": "162.5"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_512_mre_01_3437_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_512_mre_01_3437.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_512_mre_01_3437", 
        "params": {
         "area": "872.898008", 
         "delay": "1.64", 
         "ep%": "100.00", 
         "mae%": "0.048", 
         "mre%": "1.34", 
         "pwr": "0.5122", 
         "wce%": "0.20", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_176_mre_09_1461_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_176_mre_09_1461.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_176_mre_09_1461", 
        "params": {
         "area": "385.764603", 
         "delay": "1.01", 
         "ep%": "100.00", 
         "mae%": "0.77", 
         "mre%": "9.15", 
         "pwr": "0.1764", 
         "wce%": "3.10", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_000_mre_87_9880_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_000_mre_87_9880.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_000_mre_87_9880", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.00030175", 
         "wce%": "75.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_pwr_2_202_ep_00_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_202_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_202_ep_00", 
        "params": {
         "area": "3202.972546", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.2023", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_184_ep_37_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_184_ep_37.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_184_ep_37", 
        "params": {
         "area": "3084.239647", 
         "delay": "3.12", 
         "ep%": "37.50", 
         "mae%": "0.0000015", 
         "mre%": "0.00011", 
         "pwr": "2.1836", 
         "wce%": "0.000006", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_173_ep_47_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_2_173_ep_47.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_173_ep_47", 
        "params": {
         "area": "3052.327247", 
         "delay": "3.13", 
         "ep%": "47.90", 
         "mae%": "0.00029", 
         "mre%": "0.012", 
         "pwr": "2.1734", 
         "wce%": "0.0015", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_153_ep_56_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_2_153_ep_56.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_153_ep_56", 
        "params": {
         "area": "3086.116845", 
         "delay": "3.03", 
         "ep%": "56.25", 
         "mae%": "0.00038", 
         "mre%": "0.014", 
         "pwr": "2.1526", 
         "wce%": "0.0015", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_039_ep_81_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_039_ep_81.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_039_ep_81", 
        "params": {
         "area": "2507.939246", 
         "delay": "2.95", 
         "ep%": "81.25", 
         "mae%": "0.0011", 
         "mre%": "0.027", 
         "pwr": "2.0389", 
         "wce%": "0.0046", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_859_ep_90_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_859_ep_90.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_859_ep_90", 
        "params": {
         "area": "2332.421042", 
         "delay": "2.84", 
         "ep%": "90.62", 
         "mae%": "0.0027", 
         "mre%": "0.058", 
         "pwr": "1.8588", 
         "wce%": "0.011", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_000_ep_99_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_000_ep_99.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_000_ep_99", 
        "params": {
         "area": "2.3465", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.00030175", 
         "wce%": "75.00", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_pwr_2_202_mse_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_202_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_202_mse_00_0000", 
        "params": {
         "area": "3202.972546", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.2023", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_180_mse_16_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_180_mse_16_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_180_mse_16_2000", 
        "params": {
         "area": "3109.112546", 
         "delay": "3.11", 
         "ep%": "71.09", 
         "mae%": "0.000000068", 
         "mre%": "0.0000097", 
         "pwr": "2.1797", 
         "wce%": "0.00000021", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_2_087_mse_2580_9000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_2_087_mse_2580_9000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_2_087_mse_2580_9000", 
        "params": {
         "area": "2977.239241", 
         "delay": "3.02", 
         "ep%": "98.37", 
         "mae%": "0.00000096", 
         "mre%": "0.00013", 
         "pwr": "2.0872", 
         "wce%": "0.0000032", 
         "wcre%": "7900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_855_mse_329216_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_855_mse_329216_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_855_mse_329216_2000", 
        "params": {
         "area": "2685.334635", 
         "delay": "2.62", 
         "ep%": "99.15", 
         "mae%": "0.000011", 
         "mre%": "0.0011", 
         "pwr": "1.8545", 
         "wce%": "0.000051", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_648_mse_16238253_7000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_648_mse_16238253_7000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_648_mse_16238253_7000", 
        "params": {
         "area": "2404.22393", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.6484", 
         "wce%": "0.00042", 
         "wcre%": "300.390625"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_1_230_mse_4437957437_7000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_1_230_mse_4437957437_7000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_1_230_mse_4437957437_7000", 
        "params": {
         "area": "2044.740111", 
         "delay": "2.9", 
         "ep%": "99.98", 
         "mae%": "0.0013", 
         "mre%": "0.083", 
         "pwr": "1.2298", 
         "wce%": "0.0062", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_791_mse_328180491091_5000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_791_mse_328180491091_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_791_mse_328180491091_5000", 
        "params": {
         "area": "1284.943409", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_401_mse_55158890788827_6562_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_401_mse_55158890788827_6562.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_401_mse_55158890788827_6562", 
        "params": {
         "area": "642.002407", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.4013", 
         "wce%": "0.63", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_101_mse_7390901511167588_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_pwr_0_101_mse_7390901511167588_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_101_mse_7390901511167588_0000", 
        "params": {
         "area": "244.036", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.1011", 
         "wce%": "7.03", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_pwr_0_001_mse_716517399973760768_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_pwr_0_001_mse_716517399973760768_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_pwr_0_001_mse_716517399973760768_0000", 
        "params": {
         "area": "4.693", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "15.62", 
         "mre%": "79.49", 
         "pwr": "0.00062834", 
         "wce%": "62.50", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit unsigned multiplier", 
    "folder": "multiplers/16x16_unsigned", 
    "items": 47
   }
  ], 
  "description": "Multipliers (unsigned)", 
  "folder": "multiplers", 
  "items": 221
 }, 
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_pwr_0_425_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_425_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_425_mae_00_0000", 
        "params": {
         "area": "729.761509", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.4247", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_422_mae_00_0018_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_422_mae_00_0018.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_422_mae_00_0018", 
        "params": {
         "area": "710.989509", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.4223", 
         "wce%": "0.0076", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_410_mae_00_0064_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_410_mae_00_0064.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_410_mae_00_0064", 
        "params": {
         "area": "685.178009", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.41", 
         "wce%": "0.026", 
         "wcre%": "1700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_363_mae_00_0508_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_363_mae_00_0508.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_363_mae_00_0508", 
        "params": {
         "area": "634.962907", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.3633", 
         "wce%": "0.21", 
         "wcre%": "900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_301_mae_00_0814_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_301_mae_00_0814.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_301_mae_00_0814", 
        "params": {
         "area": "558.936306", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.3006", 
         "wce%": "0.39", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_200_mae_00_2286_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_200_mae_00_2286.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_200_mae_00_2286", 
        "params": {
         "area": "411.576103", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.1997", 
         "wce%": "1.16", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_126_mae_00_5187_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_126_mae_00_5187.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_126_mae_00_5187", 
        "params": {
         "area": "284.865101", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.1255", 
         "wce%": "2.66", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_052_mae_03_0762_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_052_mae_03_0762.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_052_mae_03_0762", 
        "params": {
         "area": "172.233097", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.051782", 
         "wce%": "12.30", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_pwr_0_425_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_425_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_425_wce_00_0000", 
        "params": {
         "area": "729.761509", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.4247", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_422_wce_00_0076_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_422_wce_00_0076.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_422_wce_00_0076", 
        "params": {
         "area": "710.989509", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.4223", 
         "wce%": "0.0076", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_410_wce_00_0259_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_410_wce_00_0259.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_410_wce_00_0259", 
        "params": {
         "area": "685.178009", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.41", 
         "wce%": "0.026", 
         "wcre%": "1700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_391_wce_00_0748_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_391_wce_00_0748.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_391_wce_00_0748", 
        "params": {
         "area": "641.063808", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.3907", 
         "wce%": "0.075", 
         "wcre%": "4900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_363_wce_00_2090_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_363_wce_00_2090.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_363_wce_00_2090", 
        "params": {
         "area": "634.962907", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.3633", 
         "wce%": "0.21", 
         "wcre%": "900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_301_wce_00_3891_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_301_wce_00_3891.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_301_wce_00_3891", 
        "params": {
         "area": "558.936306", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.3006", 
         "wce%": "0.39", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_200_wce_01_1581_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_200_wce_01_1581.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_200_wce_01_1581", 
        "params": {
         "area": "411.576103", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.1997", 
         "wce%": "1.16", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_126_wce_02_6596_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_126_wce_02_6596.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_126_wce_02_6596", 
        "params": {
         "area": "284.865101", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.1255", 
         "wce%": "2.66", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_052_wce_12_3047_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_052_wce_12_3047.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_052_wce_12_3047", 
        "params": {
         "area": "172.233097", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.051782", 
         "wce%": "12.30", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_pwr_0_425_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_425_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_425_mre_00_0000", 
        "params": {
         "area": "729.761509", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.4247", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_422_mre_00_2752_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_422_mre_00_2752.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_422_mre_00_2752", 
        "params": {
         "area": "710.989509", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.4223", 
         "wce%": "0.0076", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_410_mre_00_9024_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_410_mre_00_9024.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_410_mre_00_9024", 
        "params": {
         "area": "685.178009", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.41", 
         "wce%": "0.026", 
         "wcre%": "1700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_351_mre_03_6431_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_351_mre_03_6431.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_351_mre_03_6431", 
        "params": {
         "area": "599.765407", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.3508", 
         "wce%": "0.25", 
         "wcre%": "3300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_289_mre_08_9304_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_289_mre_08_9304.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_289_mre_08_9304", 
        "params": {
         "area": "542.980102", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.2889", 
         "wce%": "0.69", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_200_mre_12_2638_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_200_mre_12_2638.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_200_mre_12_2638", 
        "params": {
         "area": "411.576103", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.1997", 
         "wce%": "1.16", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_126_mre_27_4450_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_126_mre_27_4450.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_126_mre_27_4450", 
        "params": {
         "area": "284.865101", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.1255", 
         "wce%": "2.66", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_052_mre_135_7731_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_052_mre_135_7731.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_052_mre_135_7731", 
        "params": {
         "area": "172.233097", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.051782", 
         "wce%": "12.30", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_pwr_0_425_ep_00_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_425_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_425_ep_00", 
        "params": {
         "area": "729.761509", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.4247", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_369_ep_49_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_369_ep_49.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_369_ep_49", 
        "params": {
         "area": "652.796307", 
         "delay": "1.37", 
         "ep%": "49.80", 
         "mae%": "0.049", 
         "mre%": "2.40", 
         "pwr": "0.3687", 
         "wce%": "0.20", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_301_ep_74_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_301_ep_74.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_301_ep_74", 
        "params": {
         "area": "558.936306", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.3006", 
         "wce%": "0.39", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_237_ep_87_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_237_ep_87.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_237_ep_87", 
        "params": {
         "area": "482.440401", 
         "delay": "1.19", 
         "ep%": "87.16", 
         "mae%": "0.34", 
         "mre%": "15.72", 
         "pwr": "0.2374", 
         "wce%": "1.37", 
         "wcre%": "700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_052_ep_98_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_052_ep_98.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_052_ep_98", 
        "params": {
         "area": "172.233097", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.051782", 
         "wce%": "12.30", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_pwr_0_425_mse_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_425_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_425_mse_00_0000", 
        "params": {
         "area": "729.761509", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.4247", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_422_mse_03_8000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_422_mse_03_8000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_422_mse_03_8000", 
        "params": {
         "area": "710.989509", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.4223", 
         "wce%": "0.0076", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_410_mse_34_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_410_mse_34_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_410_mse_34_2000", 
        "params": {
         "area": "685.178009", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.41", 
         "wce%": "0.026", 
         "wcre%": "1700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_391_mse_248_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_391_mse_248_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_391_mse_248_2000", 
        "params": {
         "area": "641.063808", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.3907", 
         "wce%": "0.075", 
         "wcre%": "4900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_351_mse_2872_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_351_mse_2872_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_351_mse_2872_2000", 
        "params": {
         "area": "599.765407", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.3508", 
         "wce%": "0.25", 
         "wcre%": "3300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_289_mse_19690_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_289_mse_19690_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_289_mse_19690_2000", 
        "params": {
         "area": "542.980102", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.2889", 
         "wce%": "0.69", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_200_mse_38236_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_200_mse_38236_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_200_mse_38236_2500", 
        "params": {
         "area": "411.576103", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.1997", 
         "wce%": "1.16", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_126_mse_191238_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_126_mse_191238_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_126_mse_191238_2500", 
        "params": {
         "area": "284.865101", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.1255", 
         "wce%": "2.66", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_pwr_0_052_mse_7282910_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_pwr_0_052_mse_7282910_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_pwr_0_052_mse_7282910_2000", 
        "params": {
         "area": "172.233097", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.051782", 
         "wce%": "12.30", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "8-bit signed multiplier", 
    "folder": "multiplers/8x8_signed", 
    "items": 39
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_pwr_1_210_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_210_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_210_mae_00_0000", 
        "params": {
         "area": "1650.528127", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.2104", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_205_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_205_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_205_mae_00_0000", 
        "params": {
         "area": "1644.427227", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.2049", 
         "wce%": "0.000006", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_200_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_200_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_200_mae_00_0000", 
        "params": {
         "area": "1631.756127", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.2", 
         "wce%": "0.00003", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_189_mae_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_189_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_189_mae_00_0000", 
        "params": {
         "area": "1605.944627", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.1886", 
         "wce%": "0.0001", 
         "wcre%": "1700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_168_mae_00_0001_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_168_mae_00_0001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_168_mae_00_0001", 
        "params": {
         "area": "1564.176926", 
         "delay": "2.3", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.1682", 
         "wce%": "0.00029", 
         "wcre%": "4900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_055_mae_00_0031_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_055_mae_00_0031.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_055_mae_00_0031", 
        "params": {
         "area": "1443.566823", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.0548", 
         "wce%": "0.013", 
         "wcre%": "9700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_948_mae_00_0092_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_948_mae_00_0092.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_948_mae_00_0092", 
        "params": {
         "area": "1395.228915", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.9475", 
         "wce%": "0.037", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_579_mae_00_0324_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_579_mae_00_0324.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_579_mae_00_0324", 
        "params": {
         "area": "924.990313", 
         "delay": "1.7", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.5787", 
         "wce%": "0.17", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_497_mae_00_1923_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_497_mae_00_1923.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_497_mae_00_1923", 
        "params": {
         "area": "874.775207", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.4975", 
         "wce%": "0.77", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_pwr_1_210_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_210_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_210_wce_00_0000", 
        "params": {
         "area": "1650.528127", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.2104", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_205_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_205_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_205_wce_00_0000", 
        "params": {
         "area": "1644.427227", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.2049", 
         "wce%": "0.000006", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_200_wce_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_200_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_200_wce_00_0000", 
        "params": {
         "area": "1631.756127", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.2", 
         "wce%": "0.00003", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_168_wce_00_0003_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_168_wce_00_0003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_168_wce_00_0003", 
        "params": {
         "area": "1564.176926", 
         "delay": "2.3", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.1682", 
         "wce%": "0.00029", 
         "wcre%": "4900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_055_wce_00_0128_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_055_wce_00_0128.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_055_wce_00_0128", 
        "params": {
         "area": "1443.566823", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.0548", 
         "wce%": "0.013", 
         "wcre%": "9700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_948_wce_00_0370_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_948_wce_00_0370.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_948_wce_00_0370", 
        "params": {
         "area": "1395.228915", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.9475", 
         "wce%": "0.037", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_579_wce_00_1706_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_579_wce_00_1706.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_579_wce_00_1706", 
        "params": {
         "area": "924.990313", 
         "delay": "1.7", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.5787", 
         "wce%": "0.17", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_497_wce_00_7690_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_497_wce_00_7690.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_497_wce_00_7690", 
        "params": {
         "area": "874.775207", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.4975", 
         "wce%": "0.77", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_pwr_1_210_mre_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_210_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_210_mre_00_0000", 
        "params": {
         "area": "1650.528127", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.2104", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_205_mre_00_0005_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_205_mre_00_0005.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_205_mre_00_0005", 
        "params": {
         "area": "1644.427227", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.2049", 
         "wce%": "0.000006", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_200_mre_00_0023_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_200_mre_00_0023.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_200_mre_00_0023", 
        "params": {
         "area": "1631.756127", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.2", 
         "wce%": "0.00003", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_189_mre_00_0076_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_189_mre_00_0076.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_189_mre_00_0076", 
        "params": {
         "area": "1605.944627", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.1886", 
         "wce%": "0.0001", 
         "wcre%": "1700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_168_mre_00_0214_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_168_mre_00_0214.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_168_mre_00_0214", 
        "params": {
         "area": "1564.176926", 
         "delay": "2.3", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.1682", 
         "wce%": "0.00029", 
         "wcre%": "4900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_965_mre_00_4100_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_965_mre_00_4100.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_965_mre_00_4100", 
        "params": {
         "area": "1385.373622", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.9652", 
         "wce%": "0.024", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_756_mre_01_1682_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_756_mre_01_1682.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_756_mre_01_1682", 
        "params": {
         "area": "1145.092017", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.7556", 
         "wce%": "0.073", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_579_mre_02_6432_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_579_mre_02_6432.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_579_mre_02_6432", 
        "params": {
         "area": "924.990313", 
         "delay": "1.7", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.5787", 
         "wce%": "0.17", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_497_mre_12_7198_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_497_mre_12_7198.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_497_mre_12_7198", 
        "params": {
         "area": "874.775207", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.4975", 
         "wce%": "0.77", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_pwr_1_210_ep_00_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_210_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_210_ep_00", 
        "params": {
         "area": "1650.528127", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.2104", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_205_ep_25_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_205_ep_25.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_205_ep_25", 
        "params": {
         "area": "1644.427227", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.2049", 
         "wce%": "0.000006", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_093_ep_49_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_093_ep_49.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_093_ep_49", 
        "params": {
         "area": "1528.040824", 
         "delay": "2.24", 
         "ep%": "49.99", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.0934", 
         "wce%": "0.012", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_091_ep_62_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_091_ep_62.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_091_ep_62", 
        "params": {
         "area": "1524.286425", 
         "delay": "2.26", 
         "ep%": "62.49", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.0911", 
         "wce%": "0.012", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_965_ep_74_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_965_ep_74.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_965_ep_74", 
        "params": {
         "area": "1385.373622", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.9652", 
         "wce%": "0.024", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_850_ep_87_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_850_ep_87.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_850_ep_87", 
        "params": {
         "area": "1300.430314", 
         "delay": "1.99", 
         "ep%": "87.48", 
         "mae%": "0.021", 
         "mre%": "1.45", 
         "pwr": "0.8504", 
         "wce%": "0.085", 
         "wcre%": "700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_497_ep_98_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_497_ep_98.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_497_ep_98", 
        "params": {
         "area": "874.775207", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.4975", 
         "wce%": "0.77", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_pwr_1_210_mse_00_0000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_210_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_210_mse_00_0000", 
        "params": {
         "area": "1650.528127", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.2104", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_205_mse_00_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_205_mse_00_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_205_mse_00_2000", 
        "params": {
         "area": "1644.427227", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.2049", 
         "wce%": "0.000006", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_200_mse_03_8000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_200_mse_03_8000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_200_mse_03_8000", 
        "params": {
         "area": "1631.756127", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.2", 
         "wce%": "0.00003", 
         "wcre%": "500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_168_mse_248_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_168_mse_248_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_168_mse_248_2000", 
        "params": {
         "area": "1564.176926", 
         "delay": "2.3", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.1682", 
         "wce%": "0.00029", 
         "wcre%": "4900.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_1_055_mse_700070_2000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_1_055_mse_700070_2000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_1_055_mse_700070_2000", 
        "params": {
         "area": "1443.566823", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.0548", 
         "wce%": "0.013", 
         "wcre%": "9700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_756_mse_9786716_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_756_mse_9786716_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_756_mse_9786716_2500", 
        "params": {
         "area": "1145.092017", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.7556", 
         "wce%": "0.073", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_579_mse_48933638_2500_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_579_mse_48933638_2500.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_579_mse_48933638_2500", 
        "params": {
         "area": "924.990313", 
         "delay": "1.7", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.5787", 
         "wce%": "0.17", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_pwr_0_497_mse_1864368350_1000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_pwr_0_497_mse_1864368350_1000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_pwr_0_497_mse_1864368350_1000", 
        "params": {
         "area": "874.775207", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.4975", 
         "wce%": "0.77", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit signed multiplier", 
    "folder": "multiplers/12x12_signed", 
    "items": 41
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_pwr_2_400_mae_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_pwr_2_400_mae_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_400_mae_00_0000", 
        "params": {
         "area": "2614.001024", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.4", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_2_130_mae_00_0003_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_2_130_mae_00_0003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_130_mae_00_0003", 
        "params": {
         "area": "2576.457047", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.1299", 
         "wce%": "0.0015", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_483_mae_00_0020_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_483_mae_00_0020.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_483_mae_00_0020", 
        "params": {
         "area": "1935.862533", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_396_mae_00_0120_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_396_mae_00_0120.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_396_mae_00_0120", 
        "params": {
         "area": "1932.577425", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.3958", 
         "wce%": "0.048", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_pwr_2_400_wce_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_pwr_2_400_wce_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_400_wce_00_0000", 
        "params": {
         "area": "2614.001024", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.4", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_2_130_wce_00_0015_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_2_130_wce_00_0015.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_130_wce_00_0015", 
        "params": {
         "area": "2576.457047", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.1299", 
         "wce%": "0.0015", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_775_wce_00_0046_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_pwr_1_775_wce_00_0046.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_775_wce_00_0046", 
        "params": {
         "area": "2031.130417", 
         "delay": "2.67", 
         "ep%": "93.75", 
         "mae%": "0.00089", 
         "mre%": "0.098", 
         "pwr": "1.7754", 
         "wce%": "0.0046", 
         "wcre%": "1500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_396_wce_00_0481_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_396_wce_00_0481.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_396_wce_00_0481", 
        "params": {
         "area": "1932.577425", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.3958", 
         "wce%": "0.048", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_pwr_2_400_mre_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_pwr_2_400_mre_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_400_mre_00_0000", 
        "params": {
         "area": "2614.001024", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.4", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_2_124_mre_00_0524_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_2_124_mre_00_0524.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_124_mre_00_0524", 
        "params": {
         "area": "2640.281837", 
         "delay": "2.95", 
         "ep%": "92.19", 
         "mae%": "0.00057", 
         "mre%": "0.052", 
         "pwr": "2.124", 
         "wce%": "0.0023", 
         "wcre%": "6500.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_483_mre_00_2243_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_483_mre_00_2243.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_483_mre_00_2243", 
        "params": {
         "area": "1935.862533", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_396_mre_01_0613_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_396_mre_01_0613.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_396_mre_01_0613", 
        "params": {
         "area": "1932.577425", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.3958", 
         "wce%": "0.048", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_pwr_2_400_ep_00_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_pwr_2_400_ep_00.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_400_ep_00", 
        "params": {
         "area": "2614.001024", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.4", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_2_326_ep_49_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_2_326_ep_49.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_326_ep_49", 
        "params": {
         "area": "2764.17705", 
         "delay": "3.09", 
         "ep%": "50.00", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.3259", 
         "wce%": "0.00076", 
         "wcre%": "100.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_2_325_ep_62_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_2_325_ep_62.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_325_ep_62", 
        "params": {
         "area": "2760.42265", 
         "delay": "3.11", 
         "ep%": "62.50", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.3246", 
         "wce%": "0.00076", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_2_130_ep_74_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_2_130_ep_74.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_130_ep_74", 
        "params": {
         "area": "2576.457047", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.1299", 
         "wce%": "0.0015", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_961_ep_87_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_961_ep_87.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_961_ep_87", 
        "params": {
         "area": "2495.737435", 
         "delay": "2.87", 
         "ep%": "87.50", 
         "mae%": "0.0013", 
         "mre%": "0.12", 
         "pwr": "1.9609", 
         "wce%": "0.0053", 
         "wcre%": "700.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_396_ep_98_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_396_ep_98.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_396_ep_98", 
        "params": {
         "area": "1932.577425", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.3958", 
         "wce%": "0.048", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_pwr_2_400_mse_00_0000_gen.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_pwr_2_400_mse_00_0000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_400_mse_00_0000", 
        "params": {
         "area": "2614.001024", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.4", 
         "wce%": "0.00", 
         "wcre%": "0.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_2_130_mse_357913943_7051_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_2_130_mse_357913943_7051.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_2_130_mse_357913943_7051", 
        "params": {
         "area": "2576.457047", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.1299", 
         "wce%": "0.0015", 
         "wcre%": "300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_483_mse_12526988053_5836_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_483_mse_12526988053_5836.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_483_mse_12526988053_5836", 
        "params": {
         "area": "1935.862533", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_pwr_1_396_mse_477278241370_5000_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_pwr_1_396_mse_477278241370_5000.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_pwr_1_396_mse_477278241370_5000", 
        "params": {
         "area": "1932.577425", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.3958", 
         "wce%": "0.048", 
         "wcre%": "6300.0"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit signed multiplier", 
    "folder": "multiplers/16x16_signed", 
    "items": 22
   }
  ], 
  "description": "Multipliers (signed)", 
  "folder": "multiplers", 
  "items": 102
 }
]