{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "80de811d-a3f2-4270-837b-e3a3616662b6",
   "metadata": {},
   "source": [
    "Define the object AxiQspi : our hardware SPI.\n",
    "Registers of this object are initialized with cnfg function\n",
    "We can write and read a byte with xfer function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "79854a95-9d54-4cc8-8a41-6a46e40ad0fd",
   "metadata": {},
   "outputs": [],
   "source": [
    "XSP_DGIER_OFFSET  = 0x1C\n",
    "XSP_IISR_OFFSET   = 0x20\n",
    "XSP_IIER_OFFSET   = 0x28\n",
    "XSP_SRR_OFFSET    = 0x40  # Software reset register\n",
    "XSP_CR_OFFSET     = 0x60  # SPI control register\n",
    "XSP_SR_OFFSET     = 0x64  # SPI status register\n",
    "XSP_DTR_OFFSET    = 0x68  # SPI data transmit register. A singleregister or a FIFO\n",
    "XSP_DRR_OFFSET    = 0x6C  # SPI data receive register. A singleregister or a FIFO\n",
    "XSP_SSR_OFFSET    = 0x70  # SPI Slave select register\n",
    "XSP_TFO_OFFSET    = 0x74  # Transmit FIFO occupancy register\n",
    "XSP_RFO_OFFSET    = 0x78  # Receive FIFO occupancy register\n",
    "XSP_REGISTERS     = [0x40, 0x60, 0x64, 0x68, 0x6c, 0x70, 0x74, 0x78, 0x1c, 0x20, 0x28]\n",
    "\n",
    "XSP_SRR_RESET_MASK         = 0x0A\n",
    "XSP_SR_TX_EMPTY_MASK       = 0x00000004\n",
    "XSP_SR_TX_FULL_MASK        = 0x00000008\n",
    "XSP_CR_TRANS_INHIBIT_MASK  = 0x00000100\n",
    "XSP_CR_LOOPBACK_MASK       = 0x00000001\n",
    "XSP_CR_ENABLE_MASK         = 0x00000002\n",
    "XSP_CR_MASTER_MODE_MASK    = 0x00000004\n",
    "XSP_CR_CLK_POLARITY_MASK   = 0x00000008\n",
    "XSP_CR_CLK_PHASE_MASK      = 0x00000010\n",
    "XSP_CR_TXFIFO_RESET_MASK   = 0x00000020\n",
    "XSP_CR_RXFIFO_RESET_MASK   = 0x00000040\n",
    "XSP_CR_MANUAL_SS_MASK      = 0x00000080\n",
    "\n",
    "SLAVE_NO_SELECTION = 0xFFFFFFFF\n",
    "\n",
    "def cnfg_master_spi(AxiQspi, clk_phase=0, clk_pol=0):\n",
    "    print(\"Configure device\")\n",
    "    # Reset the SPI device\n",
    "    AxiQspi.write(XSP_SRR_OFFSET, XSP_SRR_RESET_MASK)\n",
    "    # Enable the transmit empty interrupt, which we use to determine progress on the transmission. \n",
    "    AxiQspi.write(XSP_IIER_OFFSET, XSP_SR_TX_EMPTY_MASK)\n",
    "    # Disable the global IPIF interrupt\n",
    "    AxiQspi.write(XSP_DGIER_OFFSET, 0)\n",
    "    # Deselect the slave on the SPI bus\n",
    "    AxiQspi.write(XSP_SSR_OFFSET, SLAVE_NO_SELECTION)\n",
    "    # Disable the transmitter, enable Manual Slave Select Assertion, put SPI controller into master mode, and enable it\n",
    "    ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "    ControlReg = ControlReg | XSP_CR_MASTER_MODE_MASK | XSP_CR_MANUAL_SS_MASK | XSP_CR_ENABLE_MASK | XSP_CR_TXFIFO_RESET_MASK | XSP_CR_RXFIFO_RESET_MASK\n",
    "    AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "    ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "    ControlReg = ControlReg & ~(XSP_CR_CLK_PHASE_MASK | XSP_CR_CLK_POLARITY_MASK) \n",
    "    if clk_phase == 1:\n",
    "        ControlReg = ControlReg | XSP_CR_CLK_PHASE_MASK\n",
    "    if clk_pol == 1:\n",
    "        ControlReg = ControlReg | XSP_CR_CLK_POLARITY_MASK\n",
    "    AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "\n",
    "    return 0\n",
    "\n",
    "def xfer(AxiQspi, packet):\n",
    "    # print(\"TransferData\")\n",
    "    for data in packet:\n",
    "        AxiQspi.write(XSP_SSR_OFFSET, 0xFFFFFFFE)\n",
    "        AxiQspi.write(XSP_DTR_OFFSET, data)\n",
    "        ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "        ControlReg = ControlReg & ~XSP_CR_TRANS_INHIBIT_MASK\n",
    "        AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "\n",
    "        StatusReg = AxiQspi.read(XSP_SR_OFFSET)\n",
    "        while (StatusReg & XSP_SR_TX_EMPTY_MASK) == 0:\n",
    "            StatusReg = AxiQspi.read(XSP_SR_OFFSET)\n",
    "        \n",
    "        # DEBUG\n",
    "        # print('XSP_RFO_OFFSET  : 0x{0:08x}'.format(AxiQspi.read(XSP_RFO_OFFSET)))\n",
    "        ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "        ControlReg = ControlReg | XSP_CR_TRANS_INHIBIT_MASK\n",
    "        AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "\n",
    "    AxiQspi.write(XSP_SSR_OFFSET, SLAVE_NO_SELECTION)\n",
    "\n",
    "    # print(\"ReadResponse\")\n",
    "    resp = list()\n",
    "    RxFifoStatus = AxiQspi.read(XSP_SR_OFFSET) & 0x01\n",
    "    while RxFifoStatus == 0:\n",
    "        temp = AxiQspi.read(XSP_RFO_OFFSET)\n",
    "        # DEBUG\n",
    "        # print('XSP_RFO_OFFSET  : 0x{0:08x}'.format(temp))\n",
    "        temp = AxiQspi.read(XSP_DRR_OFFSET)\n",
    "        # DEBUG\n",
    "        # print('XSP_DRR_OFFSET  : 0x{0:02x}'.format(temp))    \n",
    "        resp.append(temp)\n",
    "        RxFifoStatus = AxiQspi.read(XSP_SR_OFFSET) & 0x01\n",
    "\n",
    "    return resp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "79ac56d1-0a6f-444c-8586-51494ab0f4bd",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
