$date
	Thu Jun 26 14:37:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_test_gate $end
$var wire 1 ! xor_out $end
$var wire 1 " or_out $end
$var wire 1 # and_out $end
$var reg 1 $ a $end
$var reg 1 % b $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1!
1%
#20
0%
1$
#30
1#
0!
1%
#40
