<stg><name>exp<41, 25></name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:1  %x_V_read = call i41 @_ssdm_op_Read.ap_auto.i41(i41 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:2  %trunc_ln103 = trunc i41 %x_V_read to i6

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:3  %p_Result_99_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_99_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:4  %p_Result_99_1 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_99_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:5  %p_Result_99_2 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_99_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:6  %p_Result_99_3 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_99_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:7  %p_Result_99_4 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 25)

]]></Node>
<StgValue><ssdm name="p_Result_99_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:8  %p_Result_99_5 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 26)

]]></Node>
<StgValue><ssdm name="p_Result_99_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:9  %p_Result_99_6 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_99_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:10  %p_Result_99_7 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 28)

]]></Node>
<StgValue><ssdm name="p_Result_99_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:11  %p_Result_99_8 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 29)

]]></Node>
<StgValue><ssdm name="p_Result_99_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:12  %p_Result_99_9 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_99_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:13  %p_Result_99_10 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_99_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:14  %p_Result_99_11 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_99_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:15  %p_Result_99_12 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 33)

]]></Node>
<StgValue><ssdm name="p_Result_99_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:16  %p_Result_99_13 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 34)

]]></Node>
<StgValue><ssdm name="p_Result_99_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:17  %p_Result_99_14 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_99_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:18  %p_Result_99_15 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 36)

]]></Node>
<StgValue><ssdm name="p_Result_99_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:19  %p_Result_99_16 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_99_16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:20  %p_Result_99_17 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 38)

]]></Node>
<StgValue><ssdm name="p_Result_99_17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:21  %p_Result_99_18 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_99_18"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:22  %p_Result_99_19 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_99_19"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:23  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:24  %p_Result_5 = call i6 @_ssdm_op_PartSelect.i6.i41.i32.i32(i41 %x_V_read, i32 16, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:25  %trunc_ln339 = trunc i41 %x_V_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln339"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:26  %p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln339, i16 0)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:27  %xor_ln486 = xor i1 %p_Result_s, %p_Result_99_s

]]></Node>
<StgValue><ssdm name="xor_ln486"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:28  %xor_ln486_1 = xor i1 %p_Result_s, %p_Result_99_1

]]></Node>
<StgValue><ssdm name="xor_ln486_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:29  %xor_ln486_2 = xor i1 %p_Result_s, %p_Result_99_2

]]></Node>
<StgValue><ssdm name="xor_ln486_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:30  %xor_ln486_3 = xor i1 %p_Result_s, %p_Result_99_3

]]></Node>
<StgValue><ssdm name="xor_ln486_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:31  %xor_ln486_4 = xor i1 %p_Result_s, %p_Result_99_4

]]></Node>
<StgValue><ssdm name="xor_ln486_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:32  %xor_ln486_5 = xor i1 %p_Result_s, %p_Result_99_5

]]></Node>
<StgValue><ssdm name="xor_ln486_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:33  %xor_ln486_6 = xor i1 %p_Result_s, %p_Result_99_6

]]></Node>
<StgValue><ssdm name="xor_ln486_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:34  %xor_ln486_7 = xor i1 %p_Result_s, %p_Result_99_7

]]></Node>
<StgValue><ssdm name="xor_ln486_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:35  %xor_ln486_8 = xor i1 %p_Result_s, %p_Result_99_8

]]></Node>
<StgValue><ssdm name="xor_ln486_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:36  %xor_ln486_9 = xor i1 %p_Result_s, %p_Result_99_9

]]></Node>
<StgValue><ssdm name="xor_ln486_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:37  %xor_ln486_10 = xor i1 %p_Result_s, %p_Result_99_10

]]></Node>
<StgValue><ssdm name="xor_ln486_10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:38  %xor_ln486_11 = xor i1 %p_Result_s, %p_Result_99_11

]]></Node>
<StgValue><ssdm name="xor_ln486_11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:39  %xor_ln486_12 = xor i1 %p_Result_s, %p_Result_99_12

]]></Node>
<StgValue><ssdm name="xor_ln486_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:40  %xor_ln486_13 = xor i1 %p_Result_s, %p_Result_99_13

]]></Node>
<StgValue><ssdm name="xor_ln486_13"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:41  %xor_ln486_14 = xor i1 %p_Result_s, %p_Result_99_14

]]></Node>
<StgValue><ssdm name="xor_ln486_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:42  %xor_ln486_15 = xor i1 %p_Result_s, %p_Result_99_15

]]></Node>
<StgValue><ssdm name="xor_ln486_15"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:43  %xor_ln486_16 = xor i1 %p_Result_s, %p_Result_99_16

]]></Node>
<StgValue><ssdm name="xor_ln486_16"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:44  %xor_ln486_17 = xor i1 %p_Result_s, %p_Result_99_17

]]></Node>
<StgValue><ssdm name="xor_ln486_17"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:45  %xor_ln486_18 = xor i1 %p_Result_s, %p_Result_99_18

]]></Node>
<StgValue><ssdm name="xor_ln486_18"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:46  %xor_ln486_19 = xor i1 %p_Result_s, %p_Result_99_19

]]></Node>
<StgValue><ssdm name="xor_ln486_19"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:47  %tmp = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:48  %xor_ln486_20 = xor i1 %p_Result_s, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln486_20"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:49  %icmp_ln1494 = icmp sgt i6 %p_Result_5, 22

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:50  %p_Result_s_102 = call i7 @_ssdm_op_PartSelect.i7.i41.i32.i32(i41 %x_V_read, i32 14, i32 20)

]]></Node>
<StgValue><ssdm name="p_Result_s_102"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:52  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i41.i32.i32(i41 %x_V_read, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:53  %tmp_V_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln103, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:54  %zext_ln544 = zext i8 %tmp_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="51" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:55  %f_x_msb_3_table_V_ad = getelementptr [256 x i51]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="f_x_msb_3_table_V_ad"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="51" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:56  %f_x_msb_3_V = load i51* %f_x_msb_3_table_V_ad, align 8

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:58  %zext_ln544_1 = zext i8 %tmp_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:59  %f_x_msb_2_table_V_ad = getelementptr [256 x i64]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="f_x_msb_2_table_V_ad"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:60  %f_x_msb_2_V = load i64* %f_x_msb_2_table_V_ad, align 8

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:89  %icmp_ln489 = icmp eq i6 %p_Result_5, 22

]]></Node>
<StgValue><ssdm name="icmp_ln489"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:90  %icmp_ln489_1 = icmp ugt i32 %p_Result_6, 776142585

]]></Node>
<StgValue><ssdm name="icmp_ln489_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:91  %and_ln489 = and i1 %icmp_ln489_1, %icmp_ln489

]]></Node>
<StgValue><ssdm name="and_ln489"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:92  %or_ln489 = or i1 %xor_ln486, %xor_ln486_1

]]></Node>
<StgValue><ssdm name="or_ln489"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:93  %or_ln489_1 = or i1 %xor_ln486_3, %xor_ln486_4

]]></Node>
<StgValue><ssdm name="or_ln489_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:94  %or_ln489_2 = or i1 %or_ln489_1, %xor_ln486_2

]]></Node>
<StgValue><ssdm name="or_ln489_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:95  %or_ln489_3 = or i1 %or_ln489_2, %or_ln489

]]></Node>
<StgValue><ssdm name="or_ln489_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:96  %or_ln489_4 = or i1 %xor_ln486_6, %xor_ln486_7

]]></Node>
<StgValue><ssdm name="or_ln489_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:97  %or_ln489_5 = or i1 %or_ln489_4, %xor_ln486_5

]]></Node>
<StgValue><ssdm name="or_ln489_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:98  %or_ln489_6 = or i1 %xor_ln486_9, %xor_ln486_10

]]></Node>
<StgValue><ssdm name="or_ln489_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:99  %or_ln489_7 = or i1 %or_ln489_6, %xor_ln486_8

]]></Node>
<StgValue><ssdm name="or_ln489_7"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:100  %or_ln489_8 = or i1 %or_ln489_7, %or_ln489_5

]]></Node>
<StgValue><ssdm name="or_ln489_8"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:101  %or_ln489_9 = or i1 %or_ln489_8, %or_ln489_3

]]></Node>
<StgValue><ssdm name="or_ln489_9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:102  %or_ln489_10 = or i1 %xor_ln486_12, %xor_ln486_13

]]></Node>
<StgValue><ssdm name="or_ln489_10"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:103  %or_ln489_11 = or i1 %or_ln489_10, %xor_ln486_11

]]></Node>
<StgValue><ssdm name="or_ln489_11"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:104  %or_ln489_12 = or i1 %xor_ln486_15, %xor_ln486_16

]]></Node>
<StgValue><ssdm name="or_ln489_12"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:105  %or_ln489_13 = or i1 %or_ln489_12, %xor_ln486_14

]]></Node>
<StgValue><ssdm name="or_ln489_13"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:106  %or_ln489_14 = or i1 %or_ln489_13, %or_ln489_11

]]></Node>
<StgValue><ssdm name="or_ln489_14"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:107  %or_ln489_15 = or i1 %xor_ln486_18, %xor_ln486_19

]]></Node>
<StgValue><ssdm name="or_ln489_15"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:108  %or_ln489_16 = or i1 %or_ln489_15, %xor_ln486_17

]]></Node>
<StgValue><ssdm name="or_ln489_16"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:109  %or_ln489_17 = or i1 %icmp_ln1494, %and_ln489

]]></Node>
<StgValue><ssdm name="or_ln489_17"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:110  %or_ln489_18 = or i1 %or_ln489_17, %xor_ln486_20

]]></Node>
<StgValue><ssdm name="or_ln489_18"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:111  %or_ln489_19 = or i1 %or_ln489_18, %or_ln489_16

]]></Node>
<StgValue><ssdm name="or_ln489_19"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:112  %or_ln489_20 = or i1 %or_ln489_19, %or_ln489_14

]]></Node>
<StgValue><ssdm name="or_ln489_20"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:113  %or_ln489_21 = or i1 %or_ln489_20, %or_ln489_9

]]></Node>
<StgValue><ssdm name="or_ln489_21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="51" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:56  %f_x_msb_3_V = load i51* %f_x_msb_3_table_V_ad, align 8

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:60  %f_x_msb_2_V = load i64* %f_x_msb_2_table_V_ad, align 8

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:61  %p_Result_9 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %f_x_msb_2_V, i32 58, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:62  %lhs_V = zext i6 %p_Result_9 to i9

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:63  %rhs_V = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:64  %ret_V = add i9 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="58" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:65  %trunc_ln612 = trunc i64 %f_x_msb_2_V to i58

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="62" op_0_bw="62" op_1_bw="6" op_2_bw="5" op_3_bw="51">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:57  %p_Result_8 = call i62 @_ssdm_op_BitConcatenate.i62.i6.i5.i51(i6 %trunc_ln103, i5 0, i51 %f_x_msb_3_V)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="67" op_0_bw="67" op_1_bw="9" op_2_bw="58">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:66  %p_Result_10 = call i67 @_ssdm_op_BitConcatenate.i67.i9.i58(i9 %ret_V, i58 %trunc_ln612)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="129" op_0_bw="67">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:67  %zext_ln1116 = zext i67 %p_Result_10 to i129

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="129" op_0_bw="62">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:68  %zext_ln1118 = zext i62 %p_Result_8 to i129

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:69  %r_V_4 = mul i129 %zext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:69  %r_V_4 = mul i129 %zext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:69  %r_V_4 = mul i129 %zext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:69  %r_V_4 = mul i129 %zext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:51  %p_Result_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %p_Result_s, i7 %p_Result_s_102)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:69  %r_V_4 = mul i129 %zext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="61" op_0_bw="61" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:70  %tmp_s = call i61 @_ssdm_op_PartSelect.i61.i129.i32.i32(i129 %r_V_4, i32 68, i32 128)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:78  %zext_ln544_2 = zext i8 %p_Result_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="68" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:79  %exp_x_msb_1_table_V_s = getelementptr [256 x i68]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_table_V_s"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="68" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:80  %exp_x_msb_1_V = load i68* %exp_x_msb_1_table_V_s, align 16

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="63" op_0_bw="61">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:71  %zext_ln703 = zext i61 %tmp_s to i63

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="71" op_0_bw="71" op_1_bw="9" op_2_bw="58" op_3_bw="4">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:72  %rhs_V_1 = call i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4(i9 %ret_V, i58 %trunc_ln612, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="72" op_0_bw="71">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:73  %zext_ln728 = zext i71 %rhs_V_1 to i72

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="63" op_0_bw="62">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:74  %zext_ln703_3 = zext i62 %p_Result_8 to i63

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:75  %add_ln703 = add i63 %zext_ln703_3, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="72" op_0_bw="63">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:76  %zext_ln703_4 = zext i63 %add_ln703 to i72

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:77  %exp_x_msb_2_3_4_lsb_s = add i72 %zext_ln703_4, %zext_ln728

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_3_4_lsb_s"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="68" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:80  %exp_x_msb_1_V = load i68* %exp_x_msb_1_table_V_s, align 16

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="140" op_0_bw="68">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:81  %r_V = zext i68 %exp_x_msb_1_V to i140

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="140" op_0_bw="72">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:82  %zext_ln1118_1 = zext i72 %exp_x_msb_2_3_4_lsb_s to i140

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:83  %r_V_5 = mul i140 %zext_ln1118_1, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="130" st_id="10" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:83  %r_V_5 = mul i140 %zext_ln1118_1, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="131" st_id="11" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:83  %r_V_5 = mul i140 %zext_ln1118_1, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:83  %r_V_5 = mul i140 %zext_ln1118_1, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="133" st_id="13" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="140" op_0_bw="140" op_1_bw="140">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:83  %r_V_5 = mul i140 %zext_ln1118_1, %r_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="68" op_0_bw="68" op_1_bw="140" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:84  %y_lo_s_V = call i68 @_ssdm_op_PartSelect.i68.i140.i32.i32(i140 %r_V_5, i32 72, i32 139)

]]></Node>
<StgValue><ssdm name="y_lo_s_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str26) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:85  %y_l_V = add i68 %exp_x_msb_1_V, %y_lo_s_V

]]></Node>
<StgValue><ssdm name="y_l_V"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:86  %y_V = call i64 @_ssdm_op_PartSelect.i64.i68.i32.i32(i68 %y_l_V, i32 4, i32 67)

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:87  %xor_ln490 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln490"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln489_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:88  %select_ln490 = select i1 %xor_ln490, i64 -1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln490"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:114  %p_Val2_20 = select i1 %or_ln489_21, i64 %select_ln490, i64 %y_V

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:115  %tmp_79 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_20, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:116  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_20, i32 60, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:117  %or_ln852 = or i2 %tmp_80, %tmp_79

]]></Node>
<StgValue><ssdm name="or_ln852"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:118  %icmp_ln852 = icmp ne i2 %or_ln852, 0

]]></Node>
<StgValue><ssdm name="icmp_ln852"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:119  %tmp_81 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_20, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:120  %icmp_ln852_1 = icmp ne i4 %tmp_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln852_1"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:121  %or_ln852_1 = or i1 %icmp_ln852_1, %icmp_ln852

]]></Node>
<StgValue><ssdm name="or_ln852_1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="41" op_0_bw="41" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:122  %tmp_59 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %p_Val2_20, i32 16, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:123  %r_V_3 = select i1 %or_ln852_1, i41 1099511627775, i41 %tmp_59

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi65ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0_ifconv:124  ret i41 %r_V_3

]]></Node>
<StgValue><ssdm name="ret_ln867"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
