{
  "module_name": "cikd.h",
  "hash_id": "25f65b11c73c406630985edaff829e200651b0efa67ce1fc0444f417d9a25fe9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/cikd.h",
  "human_readable_source": " \n#ifndef CIK_H\n#define CIK_H\n\n#define BONAIRE_GB_ADDR_CONFIG_GOLDEN        0x12010001\n#define HAWAII_GB_ADDR_CONFIG_GOLDEN         0x12011003\n\n#define CIK_RB_BITMAP_WIDTH_PER_SH     2\n#define HAWAII_RB_BITMAP_WIDTH_PER_SH  4\n\n \n#define DIDT_SQ_CTRL0                                     0x0\n#       define DIDT_CTRL_EN                               (1 << 0)\n#define DIDT_DB_CTRL0                                     0x20\n#define DIDT_TD_CTRL0                                     0x40\n#define DIDT_TCP_CTRL0                                    0x60\n\n \n#define DPM_TABLE_475                                     0x3F768\n#       define SamuBootLevel(x)                           ((x) << 0)\n#       define SamuBootLevel_MASK                         0x000000ff\n#       define SamuBootLevel_SHIFT                        0\n#       define AcpBootLevel(x)                            ((x) << 8)\n#       define AcpBootLevel_MASK                          0x0000ff00\n#       define AcpBootLevel_SHIFT                         8\n#       define VceBootLevel(x)                            ((x) << 16)\n#       define VceBootLevel_MASK                          0x00ff0000\n#       define VceBootLevel_SHIFT                         16\n#       define UvdBootLevel(x)                            ((x) << 24)\n#       define UvdBootLevel_MASK                          0xff000000\n#       define UvdBootLevel_SHIFT                         24\n\n#define FIRMWARE_FLAGS                                    0x3F800\n#       define INTERRUPTS_ENABLED                         (1 << 0)\n\n#define NB_DPM_CONFIG_1                                   0x3F9E8\n#       define Dpm0PgNbPsLo(x)                            ((x) << 0)\n#       define Dpm0PgNbPsLo_MASK                          0x000000ff\n#       define Dpm0PgNbPsLo_SHIFT                         0\n#       define Dpm0PgNbPsHi(x)                            ((x) << 8)\n#       define Dpm0PgNbPsHi_MASK                          0x0000ff00\n#       define Dpm0PgNbPsHi_SHIFT                         8\n#       define DpmXNbPsLo(x)                              ((x) << 16)\n#       define DpmXNbPsLo_MASK                            0x00ff0000\n#       define DpmXNbPsLo_SHIFT                           16\n#       define DpmXNbPsHi(x)                              ((x) << 24)\n#       define DpmXNbPsHi_MASK                            0xff000000\n#       define DpmXNbPsHi_SHIFT                           24\n\n#define\tSMC_SYSCON_RESET_CNTL\t\t\t\t0x80000000\n#       define RST_REG                                  (1 << 0)\n#define\tSMC_SYSCON_CLOCK_CNTL_0\t\t\t\t0x80000004\n#       define CK_DISABLE                               (1 << 0)\n#       define CKEN                                     (1 << 24)\n\n#define\tSMC_SYSCON_MISC_CNTL\t\t\t\t0x80000010\n\n#define SMC_SYSCON_MSG_ARG_0                              0x80000068\n\n#define SMC_PC_C                                          0x80000370\n\n#define SMC_SCRATCH9                                      0x80000424\n\n#define RCU_UC_EVENTS                                     0xC0000004\n#       define BOOT_SEQ_DONE                              (1 << 7)\n\n#define GENERAL_PWRMGT                                    0xC0200000\n#       define GLOBAL_PWRMGT_EN                           (1 << 0)\n#       define STATIC_PM_EN                               (1 << 1)\n#       define THERMAL_PROTECTION_DIS                     (1 << 2)\n#       define THERMAL_PROTECTION_TYPE                    (1 << 3)\n#       define SW_SMIO_INDEX(x)                           ((x) << 6)\n#       define SW_SMIO_INDEX_MASK                         (1 << 6)\n#       define SW_SMIO_INDEX_SHIFT                        6\n#       define VOLT_PWRMGT_EN                             (1 << 10)\n#       define GPU_COUNTER_CLK                            (1 << 15)\n#       define DYN_SPREAD_SPECTRUM_EN                     (1 << 23)\n\n#define CNB_PWRMGT_CNTL                                   0xC0200004\n#       define GNB_SLOW_MODE(x)                           ((x) << 0)\n#       define GNB_SLOW_MODE_MASK                         (3 << 0)\n#       define GNB_SLOW_MODE_SHIFT                        0\n#       define GNB_SLOW                                   (1 << 2)\n#       define FORCE_NB_PS1                               (1 << 3)\n#       define DPM_ENABLED                                (1 << 4)\n\n#define SCLK_PWRMGT_CNTL                                  0xC0200008\n#       define SCLK_PWRMGT_OFF                            (1 << 0)\n#       define RESET_BUSY_CNT                             (1 << 4)\n#       define RESET_SCLK_CNT                             (1 << 5)\n#       define DYNAMIC_PM_EN                              (1 << 21)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                  0xC0200014\n#       define CURRENT_STATE_MASK                         (0xf << 4)\n#       define CURRENT_STATE_SHIFT                        4\n#       define CURR_MCLK_INDEX_MASK                       (0xf << 8)\n#       define CURR_MCLK_INDEX_SHIFT                      8\n#       define CURR_SCLK_INDEX_MASK                       (0x1f << 16)\n#       define CURR_SCLK_INDEX_SHIFT                      16\n\n#define CG_SSP                                            0xC0200044\n#       define SST(x)                                     ((x) << 0)\n#       define SST_MASK                                   (0xffff << 0)\n#       define SSTU(x)                                    ((x) << 16)\n#       define SSTU_MASK                                  (0xf << 16)\n\n#define CG_DISPLAY_GAP_CNTL                               0xC0200060\n#       define DISP_GAP(x)                                ((x) << 0)\n#       define DISP_GAP_MASK                              (3 << 0)\n#       define VBI_TIMER_COUNT(x)                         ((x) << 4)\n#       define VBI_TIMER_COUNT_MASK                       (0x3fff << 4)\n#       define VBI_TIMER_UNIT(x)                          ((x) << 20)\n#       define VBI_TIMER_UNIT_MASK                        (7 << 20)\n#       define DISP_GAP_MCHG(x)                           ((x) << 24)\n#       define DISP_GAP_MCHG_MASK                         (3 << 24)\n\n#define SMU_VOLTAGE_STATUS                                0xC0200094\n#       define SMU_VOLTAGE_CURRENT_LEVEL_MASK             (0xff << 1)\n#       define SMU_VOLTAGE_CURRENT_LEVEL_SHIFT            1\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX_1                0xC02000F0\n#       define CURR_PCIE_INDEX_MASK                       (0xf << 24)\n#       define CURR_PCIE_INDEX_SHIFT                      24\n\n#define CG_ULV_PARAMETER                                  0xC0200158\n\n#define CG_FTV_0                                          0xC02001A8\n#define CG_FTV_1                                          0xC02001AC\n#define CG_FTV_2                                          0xC02001B0\n#define CG_FTV_3                                          0xC02001B4\n#define CG_FTV_4                                          0xC02001B8\n#define CG_FTV_5                                          0xC02001BC\n#define CG_FTV_6                                          0xC02001C0\n#define CG_FTV_7                                          0xC02001C4\n\n#define CG_DISPLAY_GAP_CNTL2                              0xC0200230\n\n#define LCAC_SX0_OVR_SEL                                  0xC0400D04\n#define LCAC_SX0_OVR_VAL                                  0xC0400D08\n\n#define LCAC_MC0_CNTL                                     0xC0400D30\n#define LCAC_MC0_OVR_SEL                                  0xC0400D34\n#define LCAC_MC0_OVR_VAL                                  0xC0400D38\n#define LCAC_MC1_CNTL                                     0xC0400D3C\n#define LCAC_MC1_OVR_SEL                                  0xC0400D40\n#define LCAC_MC1_OVR_VAL                                  0xC0400D44\n\n#define LCAC_MC2_OVR_SEL                                  0xC0400D4C\n#define LCAC_MC2_OVR_VAL                                  0xC0400D50\n\n#define LCAC_MC3_OVR_SEL                                  0xC0400D58\n#define LCAC_MC3_OVR_VAL                                  0xC0400D5C\n\n#define LCAC_CPL_CNTL                                     0xC0400D80\n#define LCAC_CPL_OVR_SEL                                  0xC0400D84\n#define LCAC_CPL_OVR_VAL                                  0xC0400D88\n\n \n#define\tCG_THERMAL_CTRL\t\t\t\t\t0xC0300004\n#define \tDPM_EVENT_SRC(x)\t\t\t((x) << 0)\n#define \tDPM_EVENT_SRC_MASK\t\t\t(7 << 0)\n#define\t\tDIG_THERM_DPM(x)\t\t\t((x) << 14)\n#define\t\tDIG_THERM_DPM_MASK\t\t\t0x003FC000\n#define\t\tDIG_THERM_DPM_SHIFT\t\t\t14\n#define\tCG_THERMAL_STATUS\t\t\t\t0xC0300008\n#define\t\tFDO_PWM_DUTY(x)\t\t\t\t((x) << 9)\n#define\t\tFDO_PWM_DUTY_MASK\t\t\t(0xff << 9)\n#define\t\tFDO_PWM_DUTY_SHIFT\t\t\t9\n#define\tCG_THERMAL_INT\t\t\t\t\t0xC030000C\n#define\t\tCI_DIG_THERM_INTH(x)\t\t\t((x) << 8)\n#define\t\tCI_DIG_THERM_INTH_MASK\t\t\t0x0000FF00\n#define\t\tCI_DIG_THERM_INTH_SHIFT\t\t\t8\n#define\t\tCI_DIG_THERM_INTL(x)\t\t\t((x) << 16)\n#define\t\tCI_DIG_THERM_INTL_MASK\t\t\t0x00FF0000\n#define\t\tCI_DIG_THERM_INTL_SHIFT\t\t\t16\n#define \tTHERM_INT_MASK_HIGH\t\t\t(1 << 24)\n#define \tTHERM_INT_MASK_LOW\t\t\t(1 << 25)\n#define\tCG_MULT_THERMAL_CTRL\t\t\t\t0xC0300010\n#define\t\tTEMP_SEL(x)\t\t\t\t((x) << 20)\n#define\t\tTEMP_SEL_MASK\t\t\t\t(0xff << 20)\n#define\t\tTEMP_SEL_SHIFT\t\t\t\t20\n#define\tCG_MULT_THERMAL_STATUS\t\t\t\t0xC0300014\n#define\t\tASIC_MAX_TEMP(x)\t\t\t((x) << 0)\n#define\t\tASIC_MAX_TEMP_MASK\t\t\t0x000001ff\n#define\t\tASIC_MAX_TEMP_SHIFT\t\t\t0\n#define\t\tCTF_TEMP(x)\t\t\t\t((x) << 9)\n#define\t\tCTF_TEMP_MASK\t\t\t\t0x0003fe00\n#define\t\tCTF_TEMP_SHIFT\t\t\t\t9\n\n#define\tCG_FDO_CTRL0\t\t\t\t\t0xC0300064\n#define\t\tFDO_STATIC_DUTY(x)\t\t\t((x) << 0)\n#define\t\tFDO_STATIC_DUTY_MASK\t\t\t0x000000FF\n#define\t\tFDO_STATIC_DUTY_SHIFT\t\t\t0\n#define\tCG_FDO_CTRL1\t\t\t\t\t0xC0300068\n#define\t\tFMAX_DUTY100(x)\t\t\t\t((x) << 0)\n#define\t\tFMAX_DUTY100_MASK\t\t\t0x000000FF\n#define\t\tFMAX_DUTY100_SHIFT\t\t\t0\n#define\tCG_FDO_CTRL2\t\t\t\t\t0xC030006C\n#define\t\tTMIN(x)\t\t\t\t\t((x) << 0)\n#define\t\tTMIN_MASK\t\t\t\t0x000000FF\n#define\t\tTMIN_SHIFT\t\t\t\t0\n#define\t\tFDO_PWM_MODE(x)\t\t\t\t((x) << 11)\n#define\t\tFDO_PWM_MODE_MASK\t\t\t(7 << 11)\n#define\t\tFDO_PWM_MODE_SHIFT\t\t\t11\n#define\t\tTACH_PWM_RESP_RATE(x)\t\t\t((x) << 25)\n#define\t\tTACH_PWM_RESP_RATE_MASK\t\t\t(0x7f << 25)\n#define\t\tTACH_PWM_RESP_RATE_SHIFT\t\t25\n#define CG_TACH_CTRL                                    0xC0300070\n#       define EDGE_PER_REV(x)                          ((x) << 0)\n#       define EDGE_PER_REV_MASK                        (0x7 << 0)\n#       define EDGE_PER_REV_SHIFT                       0\n#       define TARGET_PERIOD(x)                         ((x) << 3)\n#       define TARGET_PERIOD_MASK                       0xfffffff8\n#       define TARGET_PERIOD_SHIFT                      3\n#define CG_TACH_STATUS                                  0xC0300074\n#       define TACH_PERIOD(x)                           ((x) << 0)\n#       define TACH_PERIOD_MASK                         0xffffffff\n#       define TACH_PERIOD_SHIFT                        0\n\n#define CG_ECLK_CNTL                                    0xC05000AC\n#       define ECLK_DIVIDER_MASK                        0x7f\n#       define ECLK_DIR_CNTL_EN                         (1 << 8)\n#define CG_ECLK_STATUS                                  0xC05000B0\n#       define ECLK_STATUS                              (1 << 0)\n\n#define\tCG_SPLL_FUNC_CNTL\t\t\t\t0xC0500140\n#define\t\tSPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tSPLL_PWRON\t\t\t\t(1 << 1)\n#define\t\tSPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tSPLL_REF_DIV(x)\t\t\t\t((x) << 5)\n#define\t\tSPLL_REF_DIV_MASK\t\t\t(0x3f << 5)\n#define\t\tSPLL_PDIV_A(x)\t\t\t\t((x) << 20)\n#define\t\tSPLL_PDIV_A_MASK\t\t\t(0x7f << 20)\n#define\t\tSPLL_PDIV_A_SHIFT\t\t\t20\n#define\tCG_SPLL_FUNC_CNTL_2\t\t\t\t0xC0500144\n#define\t\tSCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tSCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\tCG_SPLL_FUNC_CNTL_3\t\t\t\t0xC0500148\n#define\t\tSPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tSPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tSPLL_FB_DIV_SHIFT\t\t\t0\n#define\t\tSPLL_DITHEN\t\t\t\t(1 << 28)\n#define\tCG_SPLL_FUNC_CNTL_4\t\t\t\t0xC050014C\n\n#define\tCG_SPLL_SPREAD_SPECTRUM\t\t\t\t0xC0500164\n#define\t\tSSEN\t\t\t\t\t(1 << 0)\n#define\t\tCLK_S(x)\t\t\t\t((x) << 4)\n#define\t\tCLK_S_MASK\t\t\t\t(0xfff << 4)\n#define\t\tCLK_S_SHIFT\t\t\t\t4\n#define\tCG_SPLL_SPREAD_SPECTRUM_2\t\t\t0xC0500168\n#define\t\tCLK_V(x)\t\t\t\t((x) << 0)\n#define\t\tCLK_V_MASK\t\t\t\t(0x3ffffff << 0)\n#define\t\tCLK_V_SHIFT\t\t\t\t0\n\n#define\tMPLL_BYPASSCLK_SEL\t\t\t\t0xC050019C\n#\tdefine MPLL_CLKOUT_SEL(x)\t\t\t((x) << 8)\n#\tdefine MPLL_CLKOUT_SEL_MASK\t\t\t0xFF00\n#define CG_CLKPIN_CNTL                                    0xC05001A0\n#       define XTALIN_DIVIDE                              (1 << 1)\n#       define BCLK_AS_XCLK                               (1 << 2)\n#define CG_CLKPIN_CNTL_2                                  0xC05001A4\n#       define FORCE_BIF_REFCLK_EN                        (1 << 3)\n#       define MUX_TCLK_TO_XCLK                           (1 << 8)\n#define\tTHM_CLK_CNTL\t\t\t\t\t0xC05001A8\n#\tdefine CMON_CLK_SEL(x)\t\t\t\t((x) << 0)\n#\tdefine CMON_CLK_SEL_MASK\t\t\t0xFF\n#\tdefine TMON_CLK_SEL(x)\t\t\t\t((x) << 8)\n#\tdefine TMON_CLK_SEL_MASK\t\t\t0xFF00\n#define\tMISC_CLK_CTRL\t\t\t\t\t0xC05001AC\n#\tdefine DEEP_SLEEP_CLK_SEL(x)\t\t\t((x) << 0)\n#\tdefine DEEP_SLEEP_CLK_SEL_MASK\t\t\t0xFF\n#\tdefine ZCLK_SEL(x)\t\t\t\t((x) << 8)\n#\tdefine ZCLK_SEL_MASK\t\t\t\t0xFF00\n\n \n#define\tCG_THERMAL_INT_CTRL\t\t\t\t0xC2100028\n#define\t\tDIG_THERM_INTH(x)\t\t\t((x) << 0)\n#define\t\tDIG_THERM_INTH_MASK\t\t\t0x000000FF\n#define\t\tDIG_THERM_INTH_SHIFT\t\t\t0\n#define\t\tDIG_THERM_INTL(x)\t\t\t((x) << 8)\n#define\t\tDIG_THERM_INTL_MASK\t\t\t0x0000FF00\n#define\t\tDIG_THERM_INTL_SHIFT\t\t\t8\n#define \tTHERM_INTH_MASK\t\t\t\t(1 << 24)\n#define \tTHERM_INTL_MASK\t\t\t\t(1 << 25)\n\n \n#define PB0_PIF_PWRDOWN_0                                 0x1100012  \n#       define PLL_POWER_STATE_IN_TXS2_0(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_0_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_0_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_0(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_0_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_0_SHIFT             10\n#       define PLL_RAMP_UP_TIME_0(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_0_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_0_SHIFT                   24\n#define PB0_PIF_PWRDOWN_1                                 0x1100013  \n#       define PLL_POWER_STATE_IN_TXS2_1(x)               ((x) << 7)\n#       define PLL_POWER_STATE_IN_TXS2_1_MASK             (0x7 << 7)\n#       define PLL_POWER_STATE_IN_TXS2_1_SHIFT            7\n#       define PLL_POWER_STATE_IN_OFF_1(x)                ((x) << 10)\n#       define PLL_POWER_STATE_IN_OFF_1_MASK              (0x7 << 10)\n#       define PLL_POWER_STATE_IN_OFF_1_SHIFT             10\n#       define PLL_RAMP_UP_TIME_1(x)                      ((x) << 24)\n#       define PLL_RAMP_UP_TIME_1_MASK                    (0x7 << 24)\n#       define PLL_RAMP_UP_TIME_1_SHIFT                   24\n\n#define PCIE_CNTL2                                        0x1001001c  \n#       define SLV_MEM_LS_EN                              (1 << 16)\n#       define SLV_MEM_AGGRESSIVE_LS_EN                   (1 << 17)\n#       define MST_MEM_LS_EN                              (1 << 18)\n#       define REPLAY_MEM_LS_EN                           (1 << 19)\n\n#define PCIE_LC_STATUS1                                   0x1400028  \n#       define LC_REVERSE_RCVR                            (1 << 0)\n#       define LC_REVERSE_XMIT                            (1 << 1)\n#       define LC_OPERATING_LINK_WIDTH_MASK               (0x7 << 2)\n#       define LC_OPERATING_LINK_WIDTH_SHIFT              2\n#       define LC_DETECTED_LINK_WIDTH_MASK                (0x7 << 5)\n#       define LC_DETECTED_LINK_WIDTH_SHIFT               5\n\n#define PCIE_P_CNTL                                       0x1400040  \n#       define P_IGNORE_EDB_ERR                           (1 << 6)\n\n#define PB1_PIF_PWRDOWN_0                                 0x2100012  \n#define PB1_PIF_PWRDOWN_1                                 0x2100013  \n\n#define PCIE_LC_CNTL                                      0x100100A0  \n#       define LC_L0S_INACTIVITY(x)                       ((x) << 8)\n#       define LC_L0S_INACTIVITY_MASK                     (0xf << 8)\n#       define LC_L0S_INACTIVITY_SHIFT                    8\n#       define LC_L1_INACTIVITY(x)                        ((x) << 12)\n#       define LC_L1_INACTIVITY_MASK                      (0xf << 12)\n#       define LC_L1_INACTIVITY_SHIFT                     12\n#       define LC_PMI_TO_L1_DIS                           (1 << 16)\n#       define LC_ASPM_TO_L1_DIS                          (1 << 24)\n\n#define PCIE_LC_LINK_WIDTH_CNTL                           0x100100A2  \n#       define LC_LINK_WIDTH_SHIFT                        0\n#       define LC_LINK_WIDTH_MASK                         0x7\n#       define LC_LINK_WIDTH_X0                           0\n#       define LC_LINK_WIDTH_X1                           1\n#       define LC_LINK_WIDTH_X2                           2\n#       define LC_LINK_WIDTH_X4                           3\n#       define LC_LINK_WIDTH_X8                           4\n#       define LC_LINK_WIDTH_X16                          6\n#       define LC_LINK_WIDTH_RD_SHIFT                     4\n#       define LC_LINK_WIDTH_RD_MASK                      0x70\n#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 << 7)\n#       define LC_RECONFIG_NOW                            (1 << 8)\n#       define LC_RENEGOTIATION_SUPPORT                   (1 << 9)\n#       define LC_RENEGOTIATE_EN                          (1 << 10)\n#       define LC_SHORT_RECONFIG_EN                       (1 << 11)\n#       define LC_UPCONFIGURE_SUPPORT                     (1 << 12)\n#       define LC_UPCONFIGURE_DIS                         (1 << 13)\n#       define LC_DYN_LANES_PWR_STATE(x)                  ((x) << 21)\n#       define LC_DYN_LANES_PWR_STATE_MASK                (0x3 << 21)\n#       define LC_DYN_LANES_PWR_STATE_SHIFT               21\n#define PCIE_LC_N_FTS_CNTL                                0x100100a3  \n#       define LC_XMIT_N_FTS(x)                           ((x) << 0)\n#       define LC_XMIT_N_FTS_MASK                         (0xff << 0)\n#       define LC_XMIT_N_FTS_SHIFT                        0\n#       define LC_XMIT_N_FTS_OVERRIDE_EN                  (1 << 8)\n#       define LC_N_FTS_MASK                              (0xff << 24)\n#define PCIE_LC_SPEED_CNTL                                0x100100A4  \n#       define LC_GEN2_EN_STRAP                           (1 << 0)\n#       define LC_GEN3_EN_STRAP                           (1 << 1)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 << 2)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_MASK         (0x3 << 3)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_SHIFT        3\n#       define LC_FORCE_EN_SW_SPEED_CHANGE                (1 << 5)\n#       define LC_FORCE_DIS_SW_SPEED_CHANGE               (1 << 6)\n#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 << 7)\n#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 << 8)\n#       define LC_INITIATE_LINK_SPEED_CHANGE              (1 << 9)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 << 10)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     10\n#       define LC_CURRENT_DATA_RATE_MASK                  (0x3 << 13)  \n#       define LC_CURRENT_DATA_RATE_SHIFT                 13\n#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 << 16)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 18)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 19)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN3               (1 << 20)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN3                (1 << 21)\n\n#define PCIE_LC_CNTL2                                     0x100100B1  \n#       define LC_ALLOW_PDWN_IN_L1                        (1 << 17)\n#       define LC_ALLOW_PDWN_IN_L23                       (1 << 18)\n\n#define PCIE_LC_CNTL3                                     0x100100B5  \n#       define LC_GO_TO_RECOVERY                          (1 << 30)\n#define PCIE_LC_CNTL4                                     0x100100B6  \n#       define LC_REDO_EQ                                 (1 << 5)\n#       define LC_SET_QUIESCE                             (1 << 13)\n\n \n#define PCIE_INDEX  \t\t\t\t\t0x38\n#define PCIE_DATA  \t\t\t\t\t0x3C\n\n#define SMC_IND_INDEX_0  \t\t\t\t0x200\n#define SMC_IND_DATA_0  \t\t\t\t0x204\n\n#define SMC_IND_ACCESS_CNTL  \t\t\t\t0x240\n#define\t\tAUTO_INCREMENT_IND_0\t\t\t(1 << 0)\n\n#define SMC_MESSAGE_0  \t\t\t\t\t0x250\n#define\t\tSMC_MSG_MASK\t\t\t\t0xffff\n#define SMC_RESP_0  \t\t\t\t\t0x254\n#define\t\tSMC_RESP_MASK\t\t\t\t0xffff\n\n#define SMC_MSG_ARG_0  \t\t\t\t\t0x290\n\n#define VGA_HDP_CONTROL  \t\t\t\t0x328\n#define\t\tVGA_MEMORY_DISABLE\t\t\t\t(1 << 4)\n\n#define DMIF_ADDR_CALC  \t\t\t\t0xC00\n\n#define\tPIPE0_DMIF_BUFFER_CONTROL\t\t\t  0x0ca0\n#       define DMIF_BUFFERS_ALLOCATED(x)                  ((x) << 0)\n#       define DMIF_BUFFERS_ALLOCATED_COMPLETED           (1 << 4)\n\n#define\tSRBM_GFX_CNTL\t\t\t\t        0xE44\n#define\t\tPIPEID(x)\t\t\t\t\t((x) << 0)\n#define\t\tMEID(x)\t\t\t\t\t\t((x) << 2)\n#define\t\tVMID(x)\t\t\t\t\t\t((x) << 4)\n#define\t\tQUEUEID(x)\t\t\t\t\t((x) << 8)\n\n#define\tSRBM_STATUS2\t\t\t\t        0xE4C\n#define\t\tSDMA_BUSY \t\t\t\t(1 << 5)\n#define\t\tSDMA1_BUSY \t\t\t\t(1 << 6)\n#define\tSRBM_STATUS\t\t\t\t        0xE50\n#define\t\tUVD_RQ_PENDING \t\t\t\t(1 << 1)\n#define\t\tGRBM_RQ_PENDING \t\t\t(1 << 5)\n#define\t\tVMC_BUSY \t\t\t\t(1 << 8)\n#define\t\tMCB_BUSY \t\t\t\t(1 << 9)\n#define\t\tMCB_NON_DISPLAY_BUSY \t\t\t(1 << 10)\n#define\t\tMCC_BUSY \t\t\t\t(1 << 11)\n#define\t\tMCD_BUSY \t\t\t\t(1 << 12)\n#define\t\tSEM_BUSY \t\t\t\t(1 << 14)\n#define\t\tIH_BUSY \t\t\t\t(1 << 17)\n#define\t\tUVD_BUSY \t\t\t\t(1 << 19)\n\n#define\tSRBM_SOFT_RESET\t\t\t\t        0xE60\n#define\t\tSOFT_RESET_BIF\t\t\t\t(1 << 1)\n#define\t\tSOFT_RESET_R0PLL\t\t\t(1 << 4)\n#define\t\tSOFT_RESET_DC\t\t\t\t(1 << 5)\n#define\t\tSOFT_RESET_SDMA1\t\t\t(1 << 6)\n#define\t\tSOFT_RESET_GRBM\t\t\t\t(1 << 8)\n#define\t\tSOFT_RESET_HDP\t\t\t\t(1 << 9)\n#define\t\tSOFT_RESET_IH\t\t\t\t(1 << 10)\n#define\t\tSOFT_RESET_MC\t\t\t\t(1 << 11)\n#define\t\tSOFT_RESET_ROM\t\t\t\t(1 << 14)\n#define\t\tSOFT_RESET_SEM\t\t\t\t(1 << 15)\n#define\t\tSOFT_RESET_VMC\t\t\t\t(1 << 17)\n#define\t\tSOFT_RESET_SDMA\t\t\t\t(1 << 20)\n#define\t\tSOFT_RESET_TST\t\t\t\t(1 << 21)\n#define\t\tSOFT_RESET_REGBB\t\t       \t(1 << 22)\n#define\t\tSOFT_RESET_ORB\t\t\t\t(1 << 23)\n#define\t\tSOFT_RESET_VCE\t\t\t\t(1 << 24)\n\n#define SRBM_READ_ERROR\t\t\t\t\t0xE98\n#define SRBM_INT_CNTL\t\t\t\t\t0xEA0\n#define SRBM_INT_ACK\t\t\t\t\t0xEA8\n\n#define VM_L2_CNTL\t\t\t\t\t0x1400\n#define\t\tENABLE_L2_CACHE\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L2_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tL2_CACHE_PTE_ENDIAN_SWAP_MODE(x)\t\t((x) << 2)\n#define\t\tL2_CACHE_PDE_ENDIAN_SWAP_MODE(x)\t\t((x) << 4)\n#define\t\tENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE\t\t(1 << 9)\n#define\t\tENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE\t(1 << 10)\n#define\t\tEFFECTIVE_L2_QUEUE_SIZE(x)\t\t\t(((x) & 7) << 15)\n#define\t\tCONTEXT1_IDENTITY_ACCESS_MODE(x)\t\t(((x) & 3) << 19)\n#define VM_L2_CNTL2\t\t\t\t\t0x1404\n#define\t\tINVALIDATE_ALL_L1_TLBS\t\t\t\t(1 << 0)\n#define\t\tINVALIDATE_L2_CACHE\t\t\t\t(1 << 1)\n#define\t\tINVALIDATE_CACHE_MODE(x)\t\t\t((x) << 26)\n#define\t\t\tINVALIDATE_PTE_AND_PDE_CACHES\t\t0\n#define\t\t\tINVALIDATE_ONLY_PTE_CACHES\t\t1\n#define\t\t\tINVALIDATE_ONLY_PDE_CACHES\t\t2\n#define VM_L2_CNTL3\t\t\t\t\t0x1408\n#define\t\tBANK_SELECT(x)\t\t\t\t\t((x) << 0)\n#define\t\tL2_CACHE_UPDATE_MODE(x)\t\t\t\t((x) << 6)\n#define\t\tL2_CACHE_BIGK_FRAGMENT_SIZE(x)\t\t\t((x) << 15)\n#define\t\tL2_CACHE_BIGK_ASSOCIATIVITY\t\t\t(1 << 20)\n#define\tVM_L2_STATUS\t\t\t\t\t0x140C\n#define\t\tL2_BUSY\t\t\t\t\t\t(1 << 0)\n#define VM_CONTEXT0_CNTL\t\t\t\t0x1410\n#define\t\tENABLE_CONTEXT\t\t\t\t\t(1 << 0)\n#define\t\tPAGE_TABLE_DEPTH(x)\t\t\t\t(((x) & 3) << 1)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 3)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 4)\n#define\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT\t(1 << 6)\n#define\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT\t(1 << 7)\n#define\t\tPDE0_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 9)\n#define\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 10)\n#define\t\tVALID_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 12)\n#define\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 13)\n#define\t\tREAD_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 15)\n#define\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 16)\n#define\t\tWRITE_PROTECTION_FAULT_ENABLE_INTERRUPT\t\t(1 << 18)\n#define\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 19)\n#define\t\tPAGE_TABLE_BLOCK_SIZE(x)\t\t\t(((x) & 0xF) << 24)\n#define VM_CONTEXT1_CNTL\t\t\t\t0x1414\n#define VM_CONTEXT0_CNTL2\t\t\t\t0x1430\n#define VM_CONTEXT1_CNTL2\t\t\t\t0x1434\n#define\tVM_CONTEXT8_PAGE_TABLE_BASE_ADDR\t\t0x1438\n#define\tVM_CONTEXT9_PAGE_TABLE_BASE_ADDR\t\t0x143c\n#define\tVM_CONTEXT10_PAGE_TABLE_BASE_ADDR\t\t0x1440\n#define\tVM_CONTEXT11_PAGE_TABLE_BASE_ADDR\t\t0x1444\n#define\tVM_CONTEXT12_PAGE_TABLE_BASE_ADDR\t\t0x1448\n#define\tVM_CONTEXT13_PAGE_TABLE_BASE_ADDR\t\t0x144c\n#define\tVM_CONTEXT14_PAGE_TABLE_BASE_ADDR\t\t0x1450\n#define\tVM_CONTEXT15_PAGE_TABLE_BASE_ADDR\t\t0x1454\n\n#define VM_INVALIDATE_REQUEST\t\t\t\t0x1478\n#define VM_INVALIDATE_RESPONSE\t\t\t\t0x147c\n\n#define\tVM_CONTEXT1_PROTECTION_FAULT_STATUS\t\t0x14DC\n#define\t\tPROTECTIONS_MASK\t\t\t(0xf << 0)\n#define\t\tPROTECTIONS_SHIFT\t\t\t0\n\t\t \n#define\t\tMEMORY_CLIENT_ID_MASK\t\t\t(0xff << 12)\n#define\t\tHAWAII_MEMORY_CLIENT_ID_MASK\t\t(0x1ff << 12)\n#define\t\tMEMORY_CLIENT_ID_SHIFT\t\t\t12\n#define\t\tMEMORY_CLIENT_RW_MASK\t\t\t(1 << 24)\n#define\t\tMEMORY_CLIENT_RW_SHIFT\t\t\t24\n#define\t\tFAULT_VMID_MASK\t\t\t\t(0xf << 25)\n#define\t\tFAULT_VMID_SHIFT\t\t\t25\n\n#define\tVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT\t\t0x14E4\n\n#define\tVM_CONTEXT1_PROTECTION_FAULT_ADDR\t\t0x14FC\n\n#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR\t0x1518\n#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR\t0x151c\n\n#define\tVM_CONTEXT0_PAGE_TABLE_BASE_ADDR\t\t0x153c\n#define\tVM_CONTEXT1_PAGE_TABLE_BASE_ADDR\t\t0x1540\n#define\tVM_CONTEXT2_PAGE_TABLE_BASE_ADDR\t\t0x1544\n#define\tVM_CONTEXT3_PAGE_TABLE_BASE_ADDR\t\t0x1548\n#define\tVM_CONTEXT4_PAGE_TABLE_BASE_ADDR\t\t0x154c\n#define\tVM_CONTEXT5_PAGE_TABLE_BASE_ADDR\t\t0x1550\n#define\tVM_CONTEXT6_PAGE_TABLE_BASE_ADDR\t\t0x1554\n#define\tVM_CONTEXT7_PAGE_TABLE_BASE_ADDR\t\t0x1558\n#define\tVM_CONTEXT0_PAGE_TABLE_START_ADDR\t\t0x155c\n#define\tVM_CONTEXT1_PAGE_TABLE_START_ADDR\t\t0x1560\n\n#define\tVM_CONTEXT0_PAGE_TABLE_END_ADDR\t\t\t0x157C\n#define\tVM_CONTEXT1_PAGE_TABLE_END_ADDR\t\t\t0x1580\n\n#define VM_L2_CG           \t\t\t\t0x15c0\n#define\t\tMC_CG_ENABLE\t\t\t\t(1 << 18)\n#define\t\tMC_LS_ENABLE\t\t\t\t(1 << 19)\n\n#define MC_SHARED_CHMAP\t\t\t\t\t\t0x2004\n#define\t\tNOOFCHAN_SHIFT\t\t\t\t\t12\n#define\t\tNOOFCHAN_MASK\t\t\t\t\t0x0000f000\n#define MC_SHARED_CHREMAP\t\t\t\t\t0x2008\n\n#define CHUB_CONTROL\t\t\t\t\t0x1864\n#define\t\tBYPASS_VM\t\t\t\t\t(1 << 0)\n\n#define\tMC_VM_FB_LOCATION\t\t\t\t0x2024\n#define\tMC_VM_AGP_TOP\t\t\t\t\t0x2028\n#define\tMC_VM_AGP_BOT\t\t\t\t\t0x202C\n#define\tMC_VM_AGP_BASE\t\t\t\t\t0x2030\n#define\tMC_VM_SYSTEM_APERTURE_LOW_ADDR\t\t\t0x2034\n#define\tMC_VM_SYSTEM_APERTURE_HIGH_ADDR\t\t\t0x2038\n#define\tMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t\t0x203C\n\n#define\tMC_VM_MX_L1_TLB_CNTL\t\t\t\t0x2064\n#define\t\tENABLE_L1_TLB\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L1_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tSYSTEM_ACCESS_MODE_PA_ONLY\t\t\t(0 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_USE_SYS_MAP\t\t\t(1 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_IN_SYS\t\t\t(2 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_NOT_IN_SYS\t\t\t(3 << 3)\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU\t(0 << 5)\n#define\t\tENABLE_ADVANCED_DRIVER_MODEL\t\t\t(1 << 6)\n#define\tMC_VM_FB_OFFSET\t\t\t\t\t0x2068\n\n#define MC_SHARED_BLACKOUT_CNTL           \t\t0x20ac\n\n#define MC_HUB_MISC_HUB_CG           \t\t\t0x20b8\n#define MC_HUB_MISC_VM_CG           \t\t\t0x20bc\n\n#define MC_HUB_MISC_SIP_CG           \t\t\t0x20c0\n\n#define MC_XPB_CLK_GAT           \t\t\t0x2478\n\n#define MC_CITF_MISC_RD_CG           \t\t\t0x2648\n#define MC_CITF_MISC_WR_CG           \t\t\t0x264c\n#define MC_CITF_MISC_VM_CG           \t\t\t0x2650\n\n#define\tMC_ARB_RAMCFG\t\t\t\t\t0x2760\n#define\t\tNOOFBANK_SHIFT\t\t\t\t\t0\n#define\t\tNOOFBANK_MASK\t\t\t\t\t0x00000003\n#define\t\tNOOFRANK_SHIFT\t\t\t\t\t2\n#define\t\tNOOFRANK_MASK\t\t\t\t\t0x00000004\n#define\t\tNOOFROWS_SHIFT\t\t\t\t\t3\n#define\t\tNOOFROWS_MASK\t\t\t\t\t0x00000038\n#define\t\tNOOFCOLS_SHIFT\t\t\t\t\t6\n#define\t\tNOOFCOLS_MASK\t\t\t\t\t0x000000C0\n#define\t\tCHANSIZE_SHIFT\t\t\t\t\t8\n#define\t\tCHANSIZE_MASK\t\t\t\t\t0x00000100\n#define\t\tNOOFGROUPS_SHIFT\t\t\t\t12\n#define\t\tNOOFGROUPS_MASK\t\t\t\t\t0x00001000\n\n#define\tMC_ARB_DRAM_TIMING\t\t\t\t0x2774\n#define\tMC_ARB_DRAM_TIMING2\t\t\t\t0x2778\n\n#define MC_ARB_BURST_TIME                               0x2808\n#define\t\tSTATE0(x)\t\t\t\t((x) << 0)\n#define\t\tSTATE0_MASK\t\t\t\t(0x1f << 0)\n#define\t\tSTATE0_SHIFT\t\t\t\t0\n#define\t\tSTATE1(x)\t\t\t\t((x) << 5)\n#define\t\tSTATE1_MASK\t\t\t\t(0x1f << 5)\n#define\t\tSTATE1_SHIFT\t\t\t\t5\n#define\t\tSTATE2(x)\t\t\t\t((x) << 10)\n#define\t\tSTATE2_MASK\t\t\t\t(0x1f << 10)\n#define\t\tSTATE2_SHIFT\t\t\t\t10\n#define\t\tSTATE3(x)\t\t\t\t((x) << 15)\n#define\t\tSTATE3_MASK\t\t\t\t(0x1f << 15)\n#define\t\tSTATE3_SHIFT\t\t\t\t15\n\n#define MC_SEQ_RAS_TIMING                               0x28a0\n#define MC_SEQ_CAS_TIMING                               0x28a4\n#define MC_SEQ_MISC_TIMING                              0x28a8\n#define MC_SEQ_MISC_TIMING2                             0x28ac\n#define MC_SEQ_PMG_TIMING                               0x28b0\n#define MC_SEQ_RD_CTL_D0                                0x28b4\n#define MC_SEQ_RD_CTL_D1                                0x28b8\n#define MC_SEQ_WR_CTL_D0                                0x28bc\n#define MC_SEQ_WR_CTL_D1                                0x28c0\n\n#define MC_SEQ_SUP_CNTL           \t\t\t0x28c8\n#define\t\tRUN_MASK      \t\t\t\t(1 << 0)\n#define MC_SEQ_SUP_PGM           \t\t\t0x28cc\n#define MC_PMG_AUTO_CMD           \t\t\t0x28d0\n\n#define\tMC_SEQ_TRAIN_WAKEUP_CNTL\t\t\t0x28e8\n#define\t\tTRAIN_DONE_D0      \t\t\t(1 << 30)\n#define\t\tTRAIN_DONE_D1      \t\t\t(1 << 31)\n\n#define MC_IO_PAD_CNTL_D0           \t\t\t0x29d0\n#define\t\tMEM_FALL_OUT_CMD      \t\t\t(1 << 8)\n\n#define MC_SEQ_MISC0           \t\t\t\t0x2a00\n#define \tMC_SEQ_MISC0_VEN_ID_SHIFT               8\n#define \tMC_SEQ_MISC0_VEN_ID_MASK                0x00000f00\n#define \tMC_SEQ_MISC0_VEN_ID_VALUE               3\n#define \tMC_SEQ_MISC0_REV_ID_SHIFT               12\n#define \tMC_SEQ_MISC0_REV_ID_MASK                0x0000f000\n#define \tMC_SEQ_MISC0_REV_ID_VALUE               1\n#define \tMC_SEQ_MISC0_GDDR5_SHIFT                28\n#define \tMC_SEQ_MISC0_GDDR5_MASK                 0xf0000000\n#define \tMC_SEQ_MISC0_GDDR5_VALUE                5\n#define MC_SEQ_MISC1                                    0x2a04\n#define MC_SEQ_RESERVE_M                                0x2a08\n#define MC_PMG_CMD_EMRS                                 0x2a0c\n\n#define MC_SEQ_IO_DEBUG_INDEX           \t\t0x2a44\n#define MC_SEQ_IO_DEBUG_DATA           \t\t\t0x2a48\n\n#define MC_SEQ_MISC5                                    0x2a54\n#define MC_SEQ_MISC6                                    0x2a58\n\n#define MC_SEQ_MISC7                                    0x2a64\n\n#define MC_SEQ_RAS_TIMING_LP                            0x2a6c\n#define MC_SEQ_CAS_TIMING_LP                            0x2a70\n#define MC_SEQ_MISC_TIMING_LP                           0x2a74\n#define MC_SEQ_MISC_TIMING2_LP                          0x2a78\n#define MC_SEQ_WR_CTL_D0_LP                             0x2a7c\n#define MC_SEQ_WR_CTL_D1_LP                             0x2a80\n#define MC_SEQ_PMG_CMD_EMRS_LP                          0x2a84\n#define MC_SEQ_PMG_CMD_MRS_LP                           0x2a88\n\n#define MC_PMG_CMD_MRS                                  0x2aac\n\n#define MC_SEQ_RD_CTL_D0_LP                             0x2b1c\n#define MC_SEQ_RD_CTL_D1_LP                             0x2b20\n\n#define MC_PMG_CMD_MRS1                                 0x2b44\n#define MC_SEQ_PMG_CMD_MRS1_LP                          0x2b48\n#define MC_SEQ_PMG_TIMING_LP                            0x2b4c\n\n#define MC_SEQ_WR_CTL_2                                 0x2b54\n#define MC_SEQ_WR_CTL_2_LP                              0x2b58\n#define MC_PMG_CMD_MRS2                                 0x2b5c\n#define MC_SEQ_PMG_CMD_MRS2_LP                          0x2b60\n\n#define\tMCLK_PWRMGT_CNTL\t\t\t\t0x2ba0\n#       define DLL_SPEED(x)\t\t\t\t((x) << 0)\n#       define DLL_SPEED_MASK\t\t\t\t(0x1f << 0)\n#       define DLL_READY                                (1 << 6)\n#       define MC_INT_CNTL                              (1 << 7)\n#       define MRDCK0_PDNB                              (1 << 8)\n#       define MRDCK1_PDNB                              (1 << 9)\n#       define MRDCK0_RESET                             (1 << 16)\n#       define MRDCK1_RESET                             (1 << 17)\n#       define DLL_READY_READ                           (1 << 24)\n#define\tDLL_CNTL\t\t\t\t\t0x2ba4\n#       define MRDCK0_BYPASS                            (1 << 24)\n#       define MRDCK1_BYPASS                            (1 << 25)\n\n#define\tMPLL_FUNC_CNTL\t\t\t\t\t0x2bb4\n#define\t\tBWCTRL(x)\t\t\t\t((x) << 20)\n#define\t\tBWCTRL_MASK\t\t\t\t(0xff << 20)\n#define\tMPLL_FUNC_CNTL_1\t\t\t\t0x2bb8\n#define\t\tVCO_MODE(x)\t\t\t\t((x) << 0)\n#define\t\tVCO_MODE_MASK\t\t\t\t(3 << 0)\n#define\t\tCLKFRAC(x)\t\t\t\t((x) << 4)\n#define\t\tCLKFRAC_MASK\t\t\t\t(0xfff << 4)\n#define\t\tCLKF(x)\t\t\t\t\t((x) << 16)\n#define\t\tCLKF_MASK\t\t\t\t(0xfff << 16)\n#define\tMPLL_FUNC_CNTL_2\t\t\t\t0x2bbc\n#define\tMPLL_AD_FUNC_CNTL\t\t\t\t0x2bc0\n#define\t\tYCLK_POST_DIV(x)\t\t\t((x) << 0)\n#define\t\tYCLK_POST_DIV_MASK\t\t\t(7 << 0)\n#define\tMPLL_DQ_FUNC_CNTL\t\t\t\t0x2bc4\n#define\t\tYCLK_SEL(x)\t\t\t\t((x) << 4)\n#define\t\tYCLK_SEL_MASK\t\t\t\t(1 << 4)\n\n#define\tMPLL_SS1\t\t\t\t\t0x2bcc\n#define\t\tCLKV(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKV_MASK\t\t\t\t(0x3ffffff << 0)\n#define\tMPLL_SS2\t\t\t\t\t0x2bd0\n#define\t\tCLKS(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKS_MASK\t\t\t\t(0xfff << 0)\n\n#define\tHDP_HOST_PATH_CNTL\t\t\t\t0x2C00\n#define \tCLOCK_GATING_DIS\t\t\t(1 << 23)\n#define\tHDP_NONSURFACE_BASE\t\t\t\t0x2C04\n#define\tHDP_NONSURFACE_INFO\t\t\t\t0x2C08\n#define\tHDP_NONSURFACE_SIZE\t\t\t\t0x2C0C\n\n#define HDP_ADDR_CONFIG  \t\t\t\t0x2F48\n#define HDP_MISC_CNTL\t\t\t\t\t0x2F4C\n#define \tHDP_FLUSH_INVALIDATE_CACHE\t\t\t(1 << 0)\n#define HDP_MEM_POWER_LS\t\t\t\t0x2F50\n#define \tHDP_LS_ENABLE\t\t\t\t(1 << 0)\n\n#define ATC_MISC_CG           \t\t\t\t0x3350\n\n#define GMCON_RENG_EXECUTE\t\t\t\t0x3508\n#define \tRENG_EXECUTE_ON_PWR_UP\t\t\t(1 << 0)\n#define GMCON_MISC\t\t\t\t\t0x350c\n#define \tRENG_EXECUTE_ON_REG_UPDATE\t\t(1 << 11)\n#define \tSTCTRL_STUTTER_EN\t\t\t(1 << 16)\n\n#define GMCON_PGFSM_CONFIG\t\t\t\t0x3538\n#define GMCON_PGFSM_WRITE\t\t\t\t0x353c\n#define GMCON_PGFSM_READ\t\t\t\t0x3540\n#define GMCON_MISC3\t\t\t\t\t0x3544\n\n#define MC_SEQ_CNTL_3                                     0x3600\n#       define CAC_EN                                     (1 << 31)\n#define MC_SEQ_G5PDX_CTRL                                 0x3604\n#define MC_SEQ_G5PDX_CTRL_LP                              0x3608\n#define MC_SEQ_G5PDX_CMD0                                 0x360c\n#define MC_SEQ_G5PDX_CMD0_LP                              0x3610\n#define MC_SEQ_G5PDX_CMD1                                 0x3614\n#define MC_SEQ_G5PDX_CMD1_LP                              0x3618\n\n#define MC_SEQ_PMG_DVS_CTL                                0x3628\n#define MC_SEQ_PMG_DVS_CTL_LP                             0x362c\n#define MC_SEQ_PMG_DVS_CMD                                0x3630\n#define MC_SEQ_PMG_DVS_CMD_LP                             0x3634\n#define MC_SEQ_DLL_STBY                                   0x3638\n#define MC_SEQ_DLL_STBY_LP                                0x363c\n\n#define IH_RB_CNTL                                        0x3e00\n#       define IH_RB_ENABLE                               (1 << 0)\n#       define IH_RB_SIZE(x)                              ((x) << 1)  \n#       define IH_RB_FULL_DRAIN_ENABLE                    (1 << 6)\n#       define IH_WPTR_WRITEBACK_ENABLE                   (1 << 8)\n#       define IH_WPTR_WRITEBACK_TIMER(x)                 ((x) << 9)  \n#       define IH_WPTR_OVERFLOW_ENABLE                    (1 << 16)\n#       define IH_WPTR_OVERFLOW_CLEAR                     (1 << 31)\n#define IH_RB_BASE                                        0x3e04\n#define IH_RB_RPTR                                        0x3e08\n#define IH_RB_WPTR                                        0x3e0c\n#       define RB_OVERFLOW                                (1 << 0)\n#       define WPTR_OFFSET_MASK                           0x3fffc\n#define IH_RB_WPTR_ADDR_HI                                0x3e10\n#define IH_RB_WPTR_ADDR_LO                                0x3e14\n#define IH_CNTL                                           0x3e18\n#       define ENABLE_INTR                                (1 << 0)\n#       define IH_MC_SWAP(x)                              ((x) << 1)\n#       define IH_MC_SWAP_NONE                            0\n#       define IH_MC_SWAP_16BIT                           1\n#       define IH_MC_SWAP_32BIT                           2\n#       define IH_MC_SWAP_64BIT                           3\n#       define RPTR_REARM                                 (1 << 4)\n#       define MC_WRREQ_CREDIT(x)                         ((x) << 15)\n#       define MC_WR_CLEAN_CNT(x)                         ((x) << 20)\n#       define MC_VMID(x)                                 ((x) << 25)\n\n#define\tBIF_LNCNT_RESET\t\t\t\t\t0x5220\n#       define RESET_LNCNT_EN                           (1 << 0)\n\n#define\tCONFIG_MEMSIZE\t\t\t\t\t0x5428\n\n#define INTERRUPT_CNTL                                    0x5468\n#       define IH_DUMMY_RD_OVERRIDE                       (1 << 0)\n#       define IH_DUMMY_RD_EN                             (1 << 1)\n#       define IH_REQ_NONSNOOP_EN                         (1 << 3)\n#       define GEN_IH_INT_EN                              (1 << 8)\n#define INTERRUPT_CNTL2                                   0x546c\n\n#define HDP_MEM_COHERENCY_FLUSH_CNTL\t\t\t0x5480\n\n#define\tBIF_FB_EN\t\t\t\t\t\t0x5490\n#define\t\tFB_READ_EN\t\t\t\t\t(1 << 0)\n#define\t\tFB_WRITE_EN\t\t\t\t\t(1 << 1)\n\n#define HDP_REG_COHERENCY_FLUSH_CNTL\t\t\t0x54A0\n\n#define GPU_HDP_FLUSH_REQ\t\t\t\t0x54DC\n#define GPU_HDP_FLUSH_DONE\t\t\t\t0x54E0\n#define\t\tCP0\t\t\t\t\t(1 << 0)\n#define\t\tCP1\t\t\t\t\t(1 << 1)\n#define\t\tCP2\t\t\t\t\t(1 << 2)\n#define\t\tCP3\t\t\t\t\t(1 << 3)\n#define\t\tCP4\t\t\t\t\t(1 << 4)\n#define\t\tCP5\t\t\t\t\t(1 << 5)\n#define\t\tCP6\t\t\t\t\t(1 << 6)\n#define\t\tCP7\t\t\t\t\t(1 << 7)\n#define\t\tCP8\t\t\t\t\t(1 << 8)\n#define\t\tCP9\t\t\t\t\t(1 << 9)\n#define\t\tSDMA0\t\t\t\t\t(1 << 10)\n#define\t\tSDMA1\t\t\t\t\t(1 << 11)\n\n \n#define\tLB_MEMORY_CTRL\t\t\t\t\t0x6b04\n#define\t\tLB_MEMORY_SIZE(x)\t\t\t((x) << 0)\n#define\t\tLB_MEMORY_CONFIG(x)\t\t\t((x) << 20)\n\n#define\tDPG_WATERMARK_MASK_CONTROL\t\t\t0x6cc8\n#       define LATENCY_WATERMARK_MASK(x)\t\t((x) << 8)\n#define\tDPG_PIPE_LATENCY_CONTROL\t\t\t0x6ccc\n#       define LATENCY_LOW_WATERMARK(x)\t\t\t((x) << 0)\n#       define LATENCY_HIGH_WATERMARK(x)\t\t((x) << 16)\n\n \n#define LB_VLINE_STATUS                                 0x6b24\n#       define VLINE_OCCURRED                           (1 << 0)\n#       define VLINE_ACK                                (1 << 4)\n#       define VLINE_STAT                               (1 << 12)\n#       define VLINE_INTERRUPT                          (1 << 16)\n#       define VLINE_INTERRUPT_TYPE                     (1 << 17)\n \n#define LB_VBLANK_STATUS                                0x6b2c\n#       define VBLANK_OCCURRED                          (1 << 0)\n#       define VBLANK_ACK                               (1 << 4)\n#       define VBLANK_STAT                              (1 << 12)\n#       define VBLANK_INTERRUPT                         (1 << 16)\n#       define VBLANK_INTERRUPT_TYPE                    (1 << 17)\n\n \n#define LB_INTERRUPT_MASK                               0x6b20\n#       define VBLANK_INTERRUPT_MASK                    (1 << 0)\n#       define VLINE_INTERRUPT_MASK                     (1 << 4)\n#       define VLINE2_INTERRUPT_MASK                    (1 << 8)\n\n#define DISP_INTERRUPT_STATUS                           0x60f4\n#       define LB_D1_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D1_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD1_INTERRUPT                        (1 << 17)\n#       define DC_HPD1_RX_INTERRUPT                     (1 << 18)\n#       define DACA_AUTODETECT_INTERRUPT                (1 << 22)\n#       define DACB_AUTODETECT_INTERRUPT                (1 << 23)\n#       define DC_I2C_SW_DONE_INTERRUPT                 (1 << 24)\n#       define DC_I2C_HW_DONE_INTERRUPT                 (1 << 25)\n#define DISP_INTERRUPT_STATUS_CONTINUE                  0x60f8\n#       define LB_D2_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D2_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD2_INTERRUPT                        (1 << 17)\n#       define DC_HPD2_RX_INTERRUPT                     (1 << 18)\n#       define DISP_TIMER_INTERRUPT                     (1 << 24)\n#define DISP_INTERRUPT_STATUS_CONTINUE2                 0x60fc\n#       define LB_D3_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D3_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD3_INTERRUPT                        (1 << 17)\n#       define DC_HPD3_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE3                 0x6100\n#       define LB_D4_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D4_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD4_INTERRUPT                        (1 << 17)\n#       define DC_HPD4_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE4                 0x614c\n#       define LB_D5_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D5_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD5_INTERRUPT                        (1 << 17)\n#       define DC_HPD5_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE5                 0x6150\n#       define LB_D6_VLINE_INTERRUPT                    (1 << 2)\n#       define LB_D6_VBLANK_INTERRUPT                   (1 << 3)\n#       define DC_HPD6_INTERRUPT                        (1 << 17)\n#       define DC_HPD6_RX_INTERRUPT                     (1 << 18)\n#define DISP_INTERRUPT_STATUS_CONTINUE6                 0x6780\n\n \n#define GRPH_INT_STATUS                                 0x6858\n#       define GRPH_PFLIP_INT_OCCURRED                  (1 << 0)\n#       define GRPH_PFLIP_INT_CLEAR                     (1 << 8)\n \n#define GRPH_INT_CONTROL                                0x685c\n#       define GRPH_PFLIP_INT_MASK                      (1 << 0)\n#       define GRPH_PFLIP_INT_TYPE                      (1 << 8)\n\n#define\tDAC_AUTODETECT_INT_CONTROL\t\t\t0x67c8\n\n#define DC_HPD1_INT_STATUS                              0x601c\n#define DC_HPD2_INT_STATUS                              0x6028\n#define DC_HPD3_INT_STATUS                              0x6034\n#define DC_HPD4_INT_STATUS                              0x6040\n#define DC_HPD5_INT_STATUS                              0x604c\n#define DC_HPD6_INT_STATUS                              0x6058\n#       define DC_HPDx_INT_STATUS                       (1 << 0)\n#       define DC_HPDx_SENSE                            (1 << 1)\n#       define DC_HPDx_SENSE_DELAYED                    (1 << 4)\n#       define DC_HPDx_RX_INT_STATUS                    (1 << 8)\n\n#define DC_HPD1_INT_CONTROL                             0x6020\n#define DC_HPD2_INT_CONTROL                             0x602c\n#define DC_HPD3_INT_CONTROL                             0x6038\n#define DC_HPD4_INT_CONTROL                             0x6044\n#define DC_HPD5_INT_CONTROL                             0x6050\n#define DC_HPD6_INT_CONTROL                             0x605c\n#       define DC_HPDx_INT_ACK                          (1 << 0)\n#       define DC_HPDx_INT_POLARITY                     (1 << 8)\n#       define DC_HPDx_INT_EN                           (1 << 16)\n#       define DC_HPDx_RX_INT_ACK                       (1 << 20)\n#       define DC_HPDx_RX_INT_EN                        (1 << 24)\n\n#define DC_HPD1_CONTROL                                   0x6024\n#define DC_HPD2_CONTROL                                   0x6030\n#define DC_HPD3_CONTROL                                   0x603c\n#define DC_HPD4_CONTROL                                   0x6048\n#define DC_HPD5_CONTROL                                   0x6054\n#define DC_HPD6_CONTROL                                   0x6060\n#       define DC_HPDx_CONNECTION_TIMER(x)                ((x) << 0)\n#       define DC_HPDx_RX_INT_TIMER(x)                    ((x) << 16)\n#       define DC_HPDx_EN                                 (1 << 28)\n\n#define DPG_PIPE_STUTTER_CONTROL                          0x6cd4\n#       define STUTTER_ENABLE                             (1 << 0)\n\n \n#define FMT_DYNAMIC_EXP_CNTL                 0x6fb4\n#       define FMT_DYNAMIC_EXP_EN            (1 << 0)\n#       define FMT_DYNAMIC_EXP_MODE          (1 << 4)\n         \n#define FMT_CONTROL                          0x6fb8\n#       define FMT_PIXEL_ENCODING            (1 << 16)\n         \n#define FMT_BIT_DEPTH_CONTROL                0x6fc8\n#       define FMT_TRUNCATE_EN               (1 << 0)\n#       define FMT_TRUNCATE_MODE             (1 << 1)\n#       define FMT_TRUNCATE_DEPTH(x)         ((x) << 4)  \n#       define FMT_SPATIAL_DITHER_EN         (1 << 8)\n#       define FMT_SPATIAL_DITHER_MODE(x)    ((x) << 9)\n#       define FMT_SPATIAL_DITHER_DEPTH(x)   ((x) << 11)  \n#       define FMT_FRAME_RANDOM_ENABLE       (1 << 13)\n#       define FMT_RGB_RANDOM_ENABLE         (1 << 14)\n#       define FMT_HIGHPASS_RANDOM_ENABLE    (1 << 15)\n#       define FMT_TEMPORAL_DITHER_EN        (1 << 16)\n#       define FMT_TEMPORAL_DITHER_DEPTH(x)  ((x) << 17)  \n#       define FMT_TEMPORAL_DITHER_OFFSET(x) ((x) << 21)\n#       define FMT_TEMPORAL_LEVEL            (1 << 24)\n#       define FMT_TEMPORAL_DITHER_RESET     (1 << 25)\n#       define FMT_25FRC_SEL(x)              ((x) << 26)\n#       define FMT_50FRC_SEL(x)              ((x) << 28)\n#       define FMT_75FRC_SEL(x)              ((x) << 30)\n#define FMT_CLAMP_CONTROL                    0x6fe4\n#       define FMT_CLAMP_DATA_EN             (1 << 0)\n#       define FMT_CLAMP_COLOR_FORMAT(x)     ((x) << 16)\n#       define FMT_CLAMP_6BPC                0\n#       define FMT_CLAMP_8BPC                1\n#       define FMT_CLAMP_10BPC               2\n\n#define\tGRBM_CNTL\t\t\t\t\t0x8000\n#define\t\tGRBM_READ_TIMEOUT(x)\t\t\t\t((x) << 0)\n\n#define\tGRBM_STATUS2\t\t\t\t\t0x8008\n#define\t\tME0PIPE1_CMDFIFO_AVAIL_MASK\t\t\t0x0000000F\n#define\t\tME0PIPE1_CF_RQ_PENDING\t\t\t\t(1 << 4)\n#define\t\tME0PIPE1_PF_RQ_PENDING\t\t\t\t(1 << 5)\n#define\t\tME1PIPE0_RQ_PENDING\t\t\t\t(1 << 6)\n#define\t\tME1PIPE1_RQ_PENDING\t\t\t\t(1 << 7)\n#define\t\tME1PIPE2_RQ_PENDING\t\t\t\t(1 << 8)\n#define\t\tME1PIPE3_RQ_PENDING\t\t\t\t(1 << 9)\n#define\t\tME2PIPE0_RQ_PENDING\t\t\t\t(1 << 10)\n#define\t\tME2PIPE1_RQ_PENDING\t\t\t\t(1 << 11)\n#define\t\tME2PIPE2_RQ_PENDING\t\t\t\t(1 << 12)\n#define\t\tME2PIPE3_RQ_PENDING\t\t\t\t(1 << 13)\n#define\t\tRLC_RQ_PENDING \t\t\t\t\t(1 << 14)\n#define\t\tRLC_BUSY \t\t\t\t\t(1 << 24)\n#define\t\tTC_BUSY \t\t\t\t\t(1 << 25)\n#define\t\tCPF_BUSY \t\t\t\t\t(1 << 28)\n#define\t\tCPC_BUSY \t\t\t\t\t(1 << 29)\n#define\t\tCPG_BUSY \t\t\t\t\t(1 << 30)\n\n#define\tGRBM_STATUS\t\t\t\t\t0x8010\n#define\t\tME0PIPE0_CMDFIFO_AVAIL_MASK\t\t\t0x0000000F\n#define\t\tSRBM_RQ_PENDING\t\t\t\t\t(1 << 5)\n#define\t\tME0PIPE0_CF_RQ_PENDING\t\t\t\t(1 << 7)\n#define\t\tME0PIPE0_PF_RQ_PENDING\t\t\t\t(1 << 8)\n#define\t\tGDS_DMA_RQ_PENDING\t\t\t\t(1 << 9)\n#define\t\tDB_CLEAN\t\t\t\t\t(1 << 12)\n#define\t\tCB_CLEAN\t\t\t\t\t(1 << 13)\n#define\t\tTA_BUSY \t\t\t\t\t(1 << 14)\n#define\t\tGDS_BUSY \t\t\t\t\t(1 << 15)\n#define\t\tWD_BUSY_NO_DMA \t\t\t\t\t(1 << 16)\n#define\t\tVGT_BUSY\t\t\t\t\t(1 << 17)\n#define\t\tIA_BUSY_NO_DMA\t\t\t\t\t(1 << 18)\n#define\t\tIA_BUSY\t\t\t\t\t\t(1 << 19)\n#define\t\tSX_BUSY \t\t\t\t\t(1 << 20)\n#define\t\tWD_BUSY \t\t\t\t\t(1 << 21)\n#define\t\tSPI_BUSY\t\t\t\t\t(1 << 22)\n#define\t\tBCI_BUSY\t\t\t\t\t(1 << 23)\n#define\t\tSC_BUSY \t\t\t\t\t(1 << 24)\n#define\t\tPA_BUSY \t\t\t\t\t(1 << 25)\n#define\t\tDB_BUSY \t\t\t\t\t(1 << 26)\n#define\t\tCP_COHERENCY_BUSY      \t\t\t\t(1 << 28)\n#define\t\tCP_BUSY \t\t\t\t\t(1 << 29)\n#define\t\tCB_BUSY \t\t\t\t\t(1 << 30)\n#define\t\tGUI_ACTIVE\t\t\t\t\t(1 << 31)\n#define\tGRBM_STATUS_SE0\t\t\t\t\t0x8014\n#define\tGRBM_STATUS_SE1\t\t\t\t\t0x8018\n#define\tGRBM_STATUS_SE2\t\t\t\t\t0x8038\n#define\tGRBM_STATUS_SE3\t\t\t\t\t0x803C\n#define\t\tSE_DB_CLEAN\t\t\t\t\t(1 << 1)\n#define\t\tSE_CB_CLEAN\t\t\t\t\t(1 << 2)\n#define\t\tSE_BCI_BUSY\t\t\t\t\t(1 << 22)\n#define\t\tSE_VGT_BUSY\t\t\t\t\t(1 << 23)\n#define\t\tSE_PA_BUSY\t\t\t\t\t(1 << 24)\n#define\t\tSE_TA_BUSY\t\t\t\t\t(1 << 25)\n#define\t\tSE_SX_BUSY\t\t\t\t\t(1 << 26)\n#define\t\tSE_SPI_BUSY\t\t\t\t\t(1 << 27)\n#define\t\tSE_SC_BUSY\t\t\t\t\t(1 << 29)\n#define\t\tSE_DB_BUSY\t\t\t\t\t(1 << 30)\n#define\t\tSE_CB_BUSY\t\t\t\t\t(1 << 31)\n\n#define\tGRBM_SOFT_RESET\t\t\t\t\t0x8020\n#define\t\tSOFT_RESET_CP\t\t\t\t\t(1 << 0)   \n#define\t\tSOFT_RESET_RLC\t\t\t\t\t(1 << 2)   \n#define\t\tSOFT_RESET_GFX\t\t\t\t\t(1 << 16)  \n#define\t\tSOFT_RESET_CPF\t\t\t\t\t(1 << 17)  \n#define\t\tSOFT_RESET_CPC\t\t\t\t\t(1 << 18)  \n#define\t\tSOFT_RESET_CPG\t\t\t\t\t(1 << 19)  \n\n#define GRBM_INT_CNTL                                   0x8060\n#       define RDERR_INT_ENABLE                         (1 << 0)\n#       define GUI_IDLE_INT_ENABLE                      (1 << 19)\n\n#define CP_CPC_STATUS\t\t\t\t\t0x8210\n#define CP_CPC_BUSY_STAT\t\t\t\t0x8214\n#define CP_CPC_STALLED_STAT1\t\t\t\t0x8218\n#define CP_CPF_STATUS\t\t\t\t\t0x821c\n#define CP_CPF_BUSY_STAT\t\t\t\t0x8220\n#define CP_CPF_STALLED_STAT1\t\t\t\t0x8224\n\n#define CP_MEC_CNTL\t\t\t\t\t0x8234\n#define\t\tMEC_ME2_HALT\t\t\t\t\t(1 << 28)\n#define\t\tMEC_ME1_HALT\t\t\t\t\t(1 << 30)\n\n#define CP_MEC_CNTL\t\t\t\t\t0x8234\n#define\t\tMEC_ME2_HALT\t\t\t\t\t(1 << 28)\n#define\t\tMEC_ME1_HALT\t\t\t\t\t(1 << 30)\n\n#define CP_STALLED_STAT3\t\t\t\t0x8670\n#define CP_STALLED_STAT1\t\t\t\t0x8674\n#define CP_STALLED_STAT2\t\t\t\t0x8678\n\n#define CP_STAT\t\t\t\t\t\t0x8680\n\n#define CP_ME_CNTL\t\t\t\t\t0x86D8\n#define\t\tCP_CE_HALT\t\t\t\t\t(1 << 24)\n#define\t\tCP_PFP_HALT\t\t\t\t\t(1 << 26)\n#define\t\tCP_ME_HALT\t\t\t\t\t(1 << 28)\n\n#define\tCP_RB0_RPTR\t\t\t\t\t0x8700\n#define\tCP_RB_WPTR_DELAY\t\t\t\t0x8704\n#define\tCP_RB_WPTR_POLL_CNTL\t\t\t\t0x8708\n#define\t\tIDLE_POLL_COUNT(x)\t\t\t((x) << 16)\n#define\t\tIDLE_POLL_COUNT_MASK\t\t\t(0xffff << 16)\n\n#define CP_MEQ_THRESHOLDS\t\t\t\t0x8764\n#define\t\tMEQ1_START(x)\t\t\t\t((x) << 0)\n#define\t\tMEQ2_START(x)\t\t\t\t((x) << 8)\n\n#define\tVGT_VTX_VECT_EJECT_REG\t\t\t\t0x88B0\n\n#define\tVGT_CACHE_INVALIDATION\t\t\t\t0x88C4\n#define\t\tCACHE_INVALIDATION(x)\t\t\t\t((x) << 0)\n#define\t\t\tVC_ONLY\t\t\t\t\t\t0\n#define\t\t\tTC_ONLY\t\t\t\t\t\t1\n#define\t\t\tVC_AND_TC\t\t\t\t\t2\n#define\t\tAUTO_INVLD_EN(x)\t\t\t\t((x) << 6)\n#define\t\t\tNO_AUTO\t\t\t\t\t\t0\n#define\t\t\tES_AUTO\t\t\t\t\t\t1\n#define\t\t\tGS_AUTO\t\t\t\t\t\t2\n#define\t\t\tES_AND_GS_AUTO\t\t\t\t\t3\n\n#define\tVGT_GS_VERTEX_REUSE\t\t\t\t0x88D4\n\n#define CC_GC_SHADER_ARRAY_CONFIG\t\t\t0x89bc\n#define\t\tINACTIVE_CUS_MASK\t\t\t0xFFFF0000\n#define\t\tINACTIVE_CUS_SHIFT\t\t\t16\n#define GC_USER_SHADER_ARRAY_CONFIG\t\t\t0x89c0\n\n#define\tPA_CL_ENHANCE\t\t\t\t\t0x8A14\n#define\t\tCLIP_VTX_REORDER_ENA\t\t\t\t(1 << 0)\n#define\t\tNUM_CLIP_SEQ(x)\t\t\t\t\t((x) << 1)\n\n#define\tPA_SC_FORCE_EOV_MAX_CNTS\t\t\t0x8B24\n#define\t\tFORCE_EOV_MAX_CLK_CNT(x)\t\t\t((x) << 0)\n#define\t\tFORCE_EOV_MAX_REZ_CNT(x)\t\t\t((x) << 16)\n\n#define\tPA_SC_FIFO_SIZE\t\t\t\t\t0x8BCC\n#define\t\tSC_FRONTEND_PRIM_FIFO_SIZE(x)\t\t\t((x) << 0)\n#define\t\tSC_BACKEND_PRIM_FIFO_SIZE(x)\t\t\t((x) << 6)\n#define\t\tSC_HIZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 15)\n#define\t\tSC_EARLYZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 23)\n\n#define\tPA_SC_ENHANCE\t\t\t\t\t0x8BF0\n#define\t\tENABLE_PA_SC_OUT_OF_ORDER\t\t\t(1 << 0)\n#define\t\tDISABLE_PA_SC_GUIDANCE\t\t\t\t(1 << 13)\n\n#define\tSQ_CONFIG\t\t\t\t\t0x8C00\n\n#define\tSH_MEM_BASES\t\t\t\t\t0x8C28\n \n#define\t\tPRIVATE_BASE(x)\t\t\t\t\t((x) << 0)  \n#define\t\tSHARED_BASE(x)\t\t\t\t\t((x) << 16)  \n#define\tSH_MEM_APE1_BASE\t\t\t\t0x8C2C\n \n#define\tSH_MEM_APE1_LIMIT\t\t\t\t0x8C30\n \n#define\tSH_MEM_CONFIG\t\t\t\t\t0x8C34\n#define\t\tPTR32\t\t\t\t\t\t(1 << 0)\n#define\t\tALIGNMENT_MODE(x)\t\t\t\t((x) << 2)\n#define\t\t\tSH_MEM_ALIGNMENT_MODE_DWORD\t\t\t0\n#define\t\t\tSH_MEM_ALIGNMENT_MODE_DWORD_STRICT\t\t1\n#define\t\t\tSH_MEM_ALIGNMENT_MODE_STRICT\t\t\t2\n#define\t\t\tSH_MEM_ALIGNMENT_MODE_UNALIGNED\t\t\t3\n#define\t\tDEFAULT_MTYPE(x)\t\t\t\t((x) << 4)\n#define\t\tAPE1_MTYPE(x)\t\t\t\t\t((x) << 7)\n \n#define\tMTYPE_CACHED\t\t\t\t\t0\n#define\tMTYPE_NONCACHED\t\t\t\t\t3\n\n#define\tSX_DEBUG_1\t\t\t\t\t0x9060\n\n#define\tSPI_CONFIG_CNTL\t\t\t\t\t0x9100\n\n#define\tSPI_CONFIG_CNTL_1\t\t\t\t0x913C\n#define\t\tVTX_DONE_DELAY(x)\t\t\t\t((x) << 0)\n#define\t\tINTERP_ONE_PRIM_PER_ROW\t\t\t\t(1 << 4)\n\n#define\tTA_CNTL_AUX\t\t\t\t\t0x9508\n\n#define DB_DEBUG\t\t\t\t\t0x9830\n#define DB_DEBUG2\t\t\t\t\t0x9834\n#define DB_DEBUG3\t\t\t\t\t0x9838\n\n#define CC_RB_BACKEND_DISABLE\t\t\t\t0x98F4\n#define\t\tBACKEND_DISABLE(x)     \t\t\t((x) << 16)\n#define GB_ADDR_CONFIG  \t\t\t\t0x98F8\n#define\t\tNUM_PIPES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_PIPES_MASK\t\t\t\t0x00000007\n#define\t\tNUM_PIPES_SHIFT\t\t\t\t0\n#define\t\tPIPE_INTERLEAVE_SIZE(x)\t\t\t((x) << 4)\n#define\t\tPIPE_INTERLEAVE_SIZE_MASK\t\t0x00000070\n#define\t\tPIPE_INTERLEAVE_SIZE_SHIFT\t\t4\n#define\t\tNUM_SHADER_ENGINES(x)\t\t\t((x) << 12)\n#define\t\tNUM_SHADER_ENGINES_MASK\t\t\t0x00003000\n#define\t\tNUM_SHADER_ENGINES_SHIFT\t\t12\n#define\t\tSHADER_ENGINE_TILE_SIZE(x)     \t\t((x) << 16)\n#define\t\tSHADER_ENGINE_TILE_SIZE_MASK\t\t0x00070000\n#define\t\tSHADER_ENGINE_TILE_SIZE_SHIFT\t\t16\n#define\t\tROW_SIZE(x)             \t\t((x) << 28)\n#define\t\tROW_SIZE_MASK\t\t\t\t0x30000000\n#define\t\tROW_SIZE_SHIFT\t\t\t\t28\n\n#define\tGB_TILE_MODE0\t\t\t\t\t0x9910\n#       define ARRAY_MODE(x)\t\t\t\t\t((x) << 2)\n#              define\tARRAY_LINEAR_GENERAL\t\t\t0\n#              define\tARRAY_LINEAR_ALIGNED\t\t\t1\n#              define\tARRAY_1D_TILED_THIN1\t\t\t2\n#              define\tARRAY_2D_TILED_THIN1\t\t\t4\n#              define\tARRAY_PRT_TILED_THIN1\t\t\t5\n#              define\tARRAY_PRT_2D_TILED_THIN1\t\t6\n#       define PIPE_CONFIG(x)\t\t\t\t\t((x) << 6)\n#              define\tADDR_SURF_P2\t\t\t\t0\n#              define\tADDR_SURF_P4_8x16\t\t\t4\n#              define\tADDR_SURF_P4_16x16\t\t\t5\n#              define\tADDR_SURF_P4_16x32\t\t\t6\n#              define\tADDR_SURF_P4_32x32\t\t\t7\n#              define\tADDR_SURF_P8_16x16_8x16\t\t\t8\n#              define\tADDR_SURF_P8_16x32_8x16\t\t\t9\n#              define\tADDR_SURF_P8_32x32_8x16\t\t\t10\n#              define\tADDR_SURF_P8_16x32_16x16\t\t11\n#              define\tADDR_SURF_P8_32x32_16x16\t\t12\n#              define\tADDR_SURF_P8_32x32_16x32\t\t13\n#              define\tADDR_SURF_P8_32x64_32x32\t\t14\n#              define\tADDR_SURF_P16_32x32_8x16\t\t16\n#              define\tADDR_SURF_P16_32x32_16x16\t\t17\n#       define TILE_SPLIT(x)\t\t\t\t\t((x) << 11)\n#              define\tADDR_SURF_TILE_SPLIT_64B\t\t0\n#              define\tADDR_SURF_TILE_SPLIT_128B\t\t1\n#              define\tADDR_SURF_TILE_SPLIT_256B\t\t2\n#              define\tADDR_SURF_TILE_SPLIT_512B\t\t3\n#              define\tADDR_SURF_TILE_SPLIT_1KB\t\t4\n#              define\tADDR_SURF_TILE_SPLIT_2KB\t\t5\n#              define\tADDR_SURF_TILE_SPLIT_4KB\t\t6\n#       define MICRO_TILE_MODE_NEW(x)\t\t\t\t((x) << 22)\n#              define\tADDR_SURF_DISPLAY_MICRO_TILING\t\t0\n#              define\tADDR_SURF_THIN_MICRO_TILING\t\t1\n#              define\tADDR_SURF_DEPTH_MICRO_TILING\t\t2\n#              define\tADDR_SURF_ROTATED_MICRO_TILING\t\t3\n#       define SAMPLE_SPLIT(x)\t\t\t\t\t((x) << 25)\n#              define\tADDR_SURF_SAMPLE_SPLIT_1\t\t0\n#              define\tADDR_SURF_SAMPLE_SPLIT_2\t\t1\n#              define\tADDR_SURF_SAMPLE_SPLIT_4\t\t2\n#              define\tADDR_SURF_SAMPLE_SPLIT_8\t\t3\n\n#define\tGB_MACROTILE_MODE0\t\t\t\t\t0x9990\n#       define BANK_WIDTH(x)\t\t\t\t\t((x) << 0)\n#              define\tADDR_SURF_BANK_WIDTH_1\t\t\t0\n#              define\tADDR_SURF_BANK_WIDTH_2\t\t\t1\n#              define\tADDR_SURF_BANK_WIDTH_4\t\t\t2\n#              define\tADDR_SURF_BANK_WIDTH_8\t\t\t3\n#       define BANK_HEIGHT(x)\t\t\t\t\t((x) << 2)\n#              define\tADDR_SURF_BANK_HEIGHT_1\t\t\t0\n#              define\tADDR_SURF_BANK_HEIGHT_2\t\t\t1\n#              define\tADDR_SURF_BANK_HEIGHT_4\t\t\t2\n#              define\tADDR_SURF_BANK_HEIGHT_8\t\t\t3\n#       define MACRO_TILE_ASPECT(x)\t\t\t\t((x) << 4)\n#              define\tADDR_SURF_MACRO_ASPECT_1\t\t0\n#              define\tADDR_SURF_MACRO_ASPECT_2\t\t1\n#              define\tADDR_SURF_MACRO_ASPECT_4\t\t2\n#              define\tADDR_SURF_MACRO_ASPECT_8\t\t3\n#       define NUM_BANKS(x)\t\t\t\t\t((x) << 6)\n#              define\tADDR_SURF_2_BANK\t\t\t0\n#              define\tADDR_SURF_4_BANK\t\t\t1\n#              define\tADDR_SURF_8_BANK\t\t\t2\n#              define\tADDR_SURF_16_BANK\t\t\t3\n\n#define\tCB_HW_CONTROL\t\t\t\t\t0x9A10\n\n#define\tGC_USER_RB_BACKEND_DISABLE\t\t\t0x9B7C\n#define\t\tBACKEND_DISABLE_MASK\t\t\t0x00FF0000\n#define\t\tBACKEND_DISABLE_SHIFT\t\t\t16\n\n#define\tTCP_CHAN_STEER_LO\t\t\t\t0xac0c\n#define\tTCP_CHAN_STEER_HI\t\t\t\t0xac10\n\n#define\tTC_CFG_L1_LOAD_POLICY0\t\t\t\t0xAC68\n#define\tTC_CFG_L1_LOAD_POLICY1\t\t\t\t0xAC6C\n#define\tTC_CFG_L1_STORE_POLICY\t\t\t\t0xAC70\n#define\tTC_CFG_L2_LOAD_POLICY0\t\t\t\t0xAC74\n#define\tTC_CFG_L2_LOAD_POLICY1\t\t\t\t0xAC78\n#define\tTC_CFG_L2_STORE_POLICY0\t\t\t\t0xAC7C\n#define\tTC_CFG_L2_STORE_POLICY1\t\t\t\t0xAC80\n#define\tTC_CFG_L2_ATOMIC_POLICY\t\t\t\t0xAC84\n#define\tTC_CFG_L1_VOLATILE\t\t\t\t0xAC88\n#define\tTC_CFG_L2_VOLATILE\t\t\t\t0xAC8C\n\n#define\tCP_RB0_BASE\t\t\t\t\t0xC100\n#define\tCP_RB0_CNTL\t\t\t\t\t0xC104\n#define\t\tRB_BUFSZ(x)\t\t\t\t\t((x) << 0)\n#define\t\tRB_BLKSZ(x)\t\t\t\t\t((x) << 8)\n#define\t\tBUF_SWAP_32BIT\t\t\t\t\t(2 << 16)\n#define\t\tRB_NO_UPDATE\t\t\t\t\t(1 << 27)\n#define\t\tRB_RPTR_WR_ENA\t\t\t\t\t(1 << 31)\n\n#define\tCP_RB0_RPTR_ADDR\t\t\t\t0xC10C\n#define\t\tRB_RPTR_SWAP_32BIT\t\t\t\t(2 << 0)\n#define\tCP_RB0_RPTR_ADDR_HI\t\t\t\t0xC110\n#define\tCP_RB0_WPTR\t\t\t\t\t0xC114\n\n#define\tCP_DEVICE_ID\t\t\t\t\t0xC12C\n#define\tCP_ENDIAN_SWAP\t\t\t\t\t0xC140\n#define\tCP_RB_VMID\t\t\t\t\t0xC144\n\n#define\tCP_PFP_UCODE_ADDR\t\t\t\t0xC150\n#define\tCP_PFP_UCODE_DATA\t\t\t\t0xC154\n#define\tCP_ME_RAM_RADDR\t\t\t\t\t0xC158\n#define\tCP_ME_RAM_WADDR\t\t\t\t\t0xC15C\n#define\tCP_ME_RAM_DATA\t\t\t\t\t0xC160\n\n#define\tCP_CE_UCODE_ADDR\t\t\t\t0xC168\n#define\tCP_CE_UCODE_DATA\t\t\t\t0xC16C\n#define\tCP_MEC_ME1_UCODE_ADDR\t\t\t\t0xC170\n#define\tCP_MEC_ME1_UCODE_DATA\t\t\t\t0xC174\n#define\tCP_MEC_ME2_UCODE_ADDR\t\t\t\t0xC178\n#define\tCP_MEC_ME2_UCODE_DATA\t\t\t\t0xC17C\n\n#define CP_INT_CNTL_RING0                               0xC1A8\n#       define CNTX_BUSY_INT_ENABLE                     (1 << 19)\n#       define CNTX_EMPTY_INT_ENABLE                    (1 << 20)\n#       define PRIV_INSTR_INT_ENABLE                    (1 << 22)\n#       define PRIV_REG_INT_ENABLE                      (1 << 23)\n#       define OPCODE_ERROR_INT_ENABLE                  (1 << 24)\n#       define TIME_STAMP_INT_ENABLE                    (1 << 26)\n#       define CP_RINGID2_INT_ENABLE                    (1 << 29)\n#       define CP_RINGID1_INT_ENABLE                    (1 << 30)\n#       define CP_RINGID0_INT_ENABLE                    (1 << 31)\n\n#define CP_INT_STATUS_RING0                             0xC1B4\n#       define PRIV_INSTR_INT_STAT                      (1 << 22)\n#       define PRIV_REG_INT_STAT                        (1 << 23)\n#       define TIME_STAMP_INT_STAT                      (1 << 26)\n#       define CP_RINGID2_INT_STAT                      (1 << 29)\n#       define CP_RINGID1_INT_STAT                      (1 << 30)\n#       define CP_RINGID0_INT_STAT                      (1 << 31)\n\n#define CP_MEM_SLP_CNTL                                 0xC1E4\n#       define CP_MEM_LS_EN                             (1 << 0)\n\n#define CP_CPF_DEBUG                                    0xC200\n\n#define CP_PQ_WPTR_POLL_CNTL                            0xC20C\n#define\t\tWPTR_POLL_EN      \t\t\t(1 << 31)\n\n#define CP_ME1_PIPE0_INT_CNTL                           0xC214\n#define CP_ME1_PIPE1_INT_CNTL                           0xC218\n#define CP_ME1_PIPE2_INT_CNTL                           0xC21C\n#define CP_ME1_PIPE3_INT_CNTL                           0xC220\n#define CP_ME2_PIPE0_INT_CNTL                           0xC224\n#define CP_ME2_PIPE1_INT_CNTL                           0xC228\n#define CP_ME2_PIPE2_INT_CNTL                           0xC22C\n#define CP_ME2_PIPE3_INT_CNTL                           0xC230\n#       define DEQUEUE_REQUEST_INT_ENABLE               (1 << 13)\n#       define WRM_POLL_TIMEOUT_INT_ENABLE              (1 << 17)\n#       define PRIV_REG_INT_ENABLE                      (1 << 23)\n#       define TIME_STAMP_INT_ENABLE                    (1 << 26)\n#       define GENERIC2_INT_ENABLE                      (1 << 29)\n#       define GENERIC1_INT_ENABLE                      (1 << 30)\n#       define GENERIC0_INT_ENABLE                      (1 << 31)\n#define CP_ME1_PIPE0_INT_STATUS                         0xC214\n#define CP_ME1_PIPE1_INT_STATUS                         0xC218\n#define CP_ME1_PIPE2_INT_STATUS                         0xC21C\n#define CP_ME1_PIPE3_INT_STATUS                         0xC220\n#define CP_ME2_PIPE0_INT_STATUS                         0xC224\n#define CP_ME2_PIPE1_INT_STATUS                         0xC228\n#define CP_ME2_PIPE2_INT_STATUS                         0xC22C\n#define CP_ME2_PIPE3_INT_STATUS                         0xC230\n#       define DEQUEUE_REQUEST_INT_STATUS               (1 << 13)\n#       define WRM_POLL_TIMEOUT_INT_STATUS              (1 << 17)\n#       define PRIV_REG_INT_STATUS                      (1 << 23)\n#       define TIME_STAMP_INT_STATUS                    (1 << 26)\n#       define GENERIC2_INT_STATUS                      (1 << 29)\n#       define GENERIC1_INT_STATUS                      (1 << 30)\n#       define GENERIC0_INT_STATUS                      (1 << 31)\n\n#define\tCP_MAX_CONTEXT\t\t\t\t\t0xC2B8\n\n#define\tCP_RB0_BASE_HI\t\t\t\t\t0xC2C4\n\n#define RLC_CNTL                                          0xC300\n#       define RLC_ENABLE                                 (1 << 0)\n\n#define RLC_MC_CNTL                                       0xC30C\n\n#define RLC_MEM_SLP_CNTL                                  0xC318\n#       define RLC_MEM_LS_EN                              (1 << 0)\n\n#define RLC_LB_CNTR_MAX                                   0xC348\n\n#define RLC_LB_CNTL                                       0xC364\n#       define LOAD_BALANCE_ENABLE                        (1 << 0)\n\n#define RLC_LB_CNTR_INIT                                  0xC36C\n\n#define RLC_SAVE_AND_RESTORE_BASE                         0xC374\n#define RLC_DRIVER_DMA_STATUS                             0xC378  \n#define RLC_CP_TABLE_RESTORE                              0xC378  \n#define RLC_PG_DELAY_2                                    0xC37C\n\n#define RLC_GPM_UCODE_ADDR                                0xC388\n#define RLC_GPM_UCODE_DATA                                0xC38C\n#define RLC_GPU_CLOCK_COUNT_LSB                           0xC390\n#define RLC_GPU_CLOCK_COUNT_MSB                           0xC394\n#define RLC_CAPTURE_GPU_CLOCK_COUNT                       0xC398\n#define RLC_UCODE_CNTL                                    0xC39C\n\n#define RLC_GPM_STAT                                      0xC400\n#       define RLC_GPM_BUSY                               (1 << 0)\n#       define GFX_POWER_STATUS                           (1 << 1)\n#       define GFX_CLOCK_STATUS                           (1 << 2)\n\n#define RLC_PG_CNTL                                       0xC40C\n#       define GFX_PG_ENABLE                              (1 << 0)\n#       define GFX_PG_SRC                                 (1 << 1)\n#       define DYN_PER_CU_PG_ENABLE                       (1 << 2)\n#       define STATIC_PER_CU_PG_ENABLE                    (1 << 3)\n#       define DISABLE_GDS_PG                             (1 << 13)\n#       define DISABLE_CP_PG                              (1 << 15)\n#       define SMU_CLK_SLOWDOWN_ON_PU_ENABLE              (1 << 17)\n#       define SMU_CLK_SLOWDOWN_ON_PD_ENABLE              (1 << 18)\n\n#define RLC_CGTT_MGCG_OVERRIDE                            0xC420\n#define RLC_CGCG_CGLS_CTRL                                0xC424\n#       define CGCG_EN                                    (1 << 0)\n#       define CGLS_EN                                    (1 << 1)\n\n#define RLC_PG_DELAY                                      0xC434\n\n#define RLC_LB_INIT_CU_MASK                               0xC43C\n\n#define RLC_LB_PARAMS                                     0xC444\n\n#define RLC_PG_AO_CU_MASK                                 0xC44C\n\n#define\tRLC_MAX_PG_CU\t\t\t\t\t0xC450\n#\tdefine MAX_PU_CU(x)\t\t\t\t((x) << 0)\n#\tdefine MAX_PU_CU_MASK\t\t\t\t(0xff << 0)\n#define RLC_AUTO_PG_CTRL                                  0xC454\n#       define AUTO_PG_EN                                 (1 << 0)\n#\tdefine GRBM_REG_SGIT(x)\t\t\t\t((x) << 3)\n#\tdefine GRBM_REG_SGIT_MASK\t\t\t(0xffff << 3)\n\n#define RLC_SERDES_WR_CU_MASTER_MASK                      0xC474\n#define RLC_SERDES_WR_NONCU_MASTER_MASK                   0xC478\n#define RLC_SERDES_WR_CTRL                                0xC47C\n#define\t\tBPM_ADDR(x)\t\t\t\t((x) << 0)\n#define\t\tBPM_ADDR_MASK      \t\t\t(0xff << 0)\n#define\t\tCGLS_ENABLE\t\t\t\t(1 << 16)\n#define\t\tCGCG_OVERRIDE_0\t\t\t\t(1 << 20)\n#define\t\tMGCG_OVERRIDE_0\t\t\t\t(1 << 22)\n#define\t\tMGCG_OVERRIDE_1\t\t\t\t(1 << 23)\n\n#define RLC_SERDES_CU_MASTER_BUSY                         0xC484\n#define RLC_SERDES_NONCU_MASTER_BUSY                      0xC488\n#       define SE_MASTER_BUSY_MASK                        0x0000ffff\n#       define GC_MASTER_BUSY                             (1 << 16)\n#       define TC0_MASTER_BUSY                            (1 << 17)\n#       define TC1_MASTER_BUSY                            (1 << 18)\n\n#define RLC_GPM_SCRATCH_ADDR                              0xC4B0\n#define RLC_GPM_SCRATCH_DATA                              0xC4B4\n\n#define RLC_GPR_REG2                                      0xC4E8\n#define\t\tREQ      \t\t\t\t0x00000001\n#define\t\tMESSAGE(x)      \t\t\t((x) << 1)\n#define\t\tMESSAGE_MASK      \t\t\t0x0000001e\n#define\t\tMSG_ENTER_RLC_SAFE_MODE      \t\t\t1\n#define\t\tMSG_EXIT_RLC_SAFE_MODE      \t\t\t0\n\n#define CP_HPD_EOP_BASE_ADDR                              0xC904\n#define CP_HPD_EOP_BASE_ADDR_HI                           0xC908\n#define CP_HPD_EOP_VMID                                   0xC90C\n#define CP_HPD_EOP_CONTROL                                0xC910\n#define\t\tEOP_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tEOP_SIZE_MASK      \t\t\t(0x3f << 0)\n#define CP_MQD_BASE_ADDR                                  0xC914\n#define CP_MQD_BASE_ADDR_HI                               0xC918\n#define CP_HQD_ACTIVE                                     0xC91C\n#define CP_HQD_VMID                                       0xC920\n\n#define CP_HQD_PERSISTENT_STATE\t\t\t\t0xC924u\n#define\tDEFAULT_CP_HQD_PERSISTENT_STATE\t\t\t(0x33U << 8)\n\n#define CP_HQD_PIPE_PRIORITY\t\t\t\t0xC928u\n#define CP_HQD_QUEUE_PRIORITY\t\t\t\t0xC92Cu\n#define CP_HQD_QUANTUM\t\t\t\t\t0xC930u\n#define\tQUANTUM_EN\t\t\t\t\t1U\n#define\tQUANTUM_SCALE_1MS\t\t\t\t(1U << 4)\n#define\tQUANTUM_DURATION(x)\t\t\t\t((x) << 8)\n\n#define CP_HQD_PQ_BASE                                    0xC934\n#define CP_HQD_PQ_BASE_HI                                 0xC938\n#define CP_HQD_PQ_RPTR                                    0xC93C\n#define CP_HQD_PQ_RPTR_REPORT_ADDR                        0xC940\n#define CP_HQD_PQ_RPTR_REPORT_ADDR_HI                     0xC944\n#define CP_HQD_PQ_WPTR_POLL_ADDR                          0xC948\n#define CP_HQD_PQ_WPTR_POLL_ADDR_HI                       0xC94C\n#define CP_HQD_PQ_DOORBELL_CONTROL                        0xC950\n#define\t\tDOORBELL_OFFSET(x)\t\t\t((x) << 2)\n#define\t\tDOORBELL_OFFSET_MASK\t\t\t(0x1fffff << 2)\n#define\t\tDOORBELL_SOURCE      \t\t\t(1 << 28)\n#define\t\tDOORBELL_SCHD_HIT      \t\t\t(1 << 29)\n#define\t\tDOORBELL_EN      \t\t\t(1 << 30)\n#define\t\tDOORBELL_HIT      \t\t\t(1 << 31)\n#define CP_HQD_PQ_WPTR                                    0xC954\n#define CP_HQD_PQ_CONTROL                                 0xC958\n#define\t\tQUEUE_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tQUEUE_SIZE_MASK      \t\t\t(0x3f << 0)\n#define\t\tRPTR_BLOCK_SIZE(x)\t\t\t((x) << 8)\n#define\t\tRPTR_BLOCK_SIZE_MASK\t\t\t(0x3f << 8)\n#define\t\tPQ_VOLATILE      \t\t\t(1 << 26)\n#define\t\tNO_UPDATE_RPTR      \t\t\t(1 << 27)\n#define\t\tUNORD_DISPATCH      \t\t\t(1 << 28)\n#define\t\tROQ_PQ_IB_FLIP      \t\t\t(1 << 29)\n#define\t\tPRIV_STATE      \t\t\t(1 << 30)\n#define\t\tKMD_QUEUE      \t\t\t\t(1 << 31)\n\n#define CP_HQD_IB_BASE_ADDR\t\t\t\t0xC95Cu\n#define CP_HQD_IB_BASE_ADDR_HI\t\t\t0xC960u\n#define CP_HQD_IB_RPTR\t\t\t\t\t0xC964u\n#define CP_HQD_IB_CONTROL\t\t\t\t0xC968u\n#define\tIB_ATC_EN\t\t\t\t\t(1U << 23)\n#define\tDEFAULT_MIN_IB_AVAIL_SIZE\t\t\t(3U << 20)\n\n#define CP_HQD_DEQUEUE_REQUEST\t\t\t0xC974\n#define\tDEQUEUE_REQUEST_DRAIN\t\t\t\t1\n#define DEQUEUE_REQUEST_RESET\t\t\t\t2\n\n#define CP_MQD_CONTROL                                  0xC99C\n#define\t\tMQD_VMID(x)\t\t\t\t((x) << 0)\n#define\t\tMQD_VMID_MASK      \t\t\t(0xf << 0)\n\n#define CP_HQD_SEMA_CMD\t\t\t\t\t0xC97Cu\n#define CP_HQD_MSG_TYPE\t\t\t\t\t0xC980u\n#define CP_HQD_ATOMIC0_PREOP_LO\t\t\t0xC984u\n#define CP_HQD_ATOMIC0_PREOP_HI\t\t\t0xC988u\n#define CP_HQD_ATOMIC1_PREOP_LO\t\t\t0xC98Cu\n#define CP_HQD_ATOMIC1_PREOP_HI\t\t\t0xC990u\n#define CP_HQD_HQ_SCHEDULER0\t\t\t0xC994u\n#define CP_HQD_HQ_SCHEDULER1\t\t\t0xC998u\n\n#define SH_STATIC_MEM_CONFIG\t\t\t0x9604u\n\n#define DB_RENDER_CONTROL                               0x28000\n\n#define PA_SC_RASTER_CONFIG                             0x28350\n#       define RASTER_CONFIG_RB_MAP_0                   0\n#       define RASTER_CONFIG_RB_MAP_1                   1\n#       define RASTER_CONFIG_RB_MAP_2                   2\n#       define RASTER_CONFIG_RB_MAP_3                   3\n#define\t\tPKR_MAP(x)\t\t\t\t((x) << 8)\n\n#define VGT_EVENT_INITIATOR                             0x28a90\n#       define SAMPLE_STREAMOUTSTATS1                   (1 << 0)\n#       define SAMPLE_STREAMOUTSTATS2                   (2 << 0)\n#       define SAMPLE_STREAMOUTSTATS3                   (3 << 0)\n#       define CACHE_FLUSH_TS                           (4 << 0)\n#       define CACHE_FLUSH                              (6 << 0)\n#       define CS_PARTIAL_FLUSH                         (7 << 0)\n#       define VGT_STREAMOUT_RESET                      (10 << 0)\n#       define END_OF_PIPE_INCR_DE                      (11 << 0)\n#       define END_OF_PIPE_IB_END                       (12 << 0)\n#       define RST_PIX_CNT                              (13 << 0)\n#       define VS_PARTIAL_FLUSH                         (15 << 0)\n#       define PS_PARTIAL_FLUSH                         (16 << 0)\n#       define CACHE_FLUSH_AND_INV_TS_EVENT             (20 << 0)\n#       define ZPASS_DONE                               (21 << 0)\n#       define CACHE_FLUSH_AND_INV_EVENT                (22 << 0)\n#       define PERFCOUNTER_START                        (23 << 0)\n#       define PERFCOUNTER_STOP                         (24 << 0)\n#       define PIPELINESTAT_START                       (25 << 0)\n#       define PIPELINESTAT_STOP                        (26 << 0)\n#       define PERFCOUNTER_SAMPLE                       (27 << 0)\n#       define SAMPLE_PIPELINESTAT                      (30 << 0)\n#       define SO_VGT_STREAMOUT_FLUSH                   (31 << 0)\n#       define SAMPLE_STREAMOUTSTATS                    (32 << 0)\n#       define RESET_VTX_CNT                            (33 << 0)\n#       define VGT_FLUSH                                (36 << 0)\n#       define BOTTOM_OF_PIPE_TS                        (40 << 0)\n#       define DB_CACHE_FLUSH_AND_INV                   (42 << 0)\n#       define FLUSH_AND_INV_DB_DATA_TS                 (43 << 0)\n#       define FLUSH_AND_INV_DB_META                    (44 << 0)\n#       define FLUSH_AND_INV_CB_DATA_TS                 (45 << 0)\n#       define FLUSH_AND_INV_CB_META                    (46 << 0)\n#       define CS_DONE                                  (47 << 0)\n#       define PS_DONE                                  (48 << 0)\n#       define FLUSH_AND_INV_CB_PIXEL_DATA              (49 << 0)\n#       define THREAD_TRACE_START                       (51 << 0)\n#       define THREAD_TRACE_STOP                        (52 << 0)\n#       define THREAD_TRACE_FLUSH                       (54 << 0)\n#       define THREAD_TRACE_FINISH                      (55 << 0)\n#       define PIXEL_PIPE_STAT_CONTROL                  (56 << 0)\n#       define PIXEL_PIPE_STAT_DUMP                     (57 << 0)\n#       define PIXEL_PIPE_STAT_RESET                    (58 << 0)\n\n#define\tSCRATCH_REG0\t\t\t\t\t0x30100\n#define\tSCRATCH_REG1\t\t\t\t\t0x30104\n#define\tSCRATCH_REG2\t\t\t\t\t0x30108\n#define\tSCRATCH_REG3\t\t\t\t\t0x3010C\n#define\tSCRATCH_REG4\t\t\t\t\t0x30110\n#define\tSCRATCH_REG5\t\t\t\t\t0x30114\n#define\tSCRATCH_REG6\t\t\t\t\t0x30118\n#define\tSCRATCH_REG7\t\t\t\t\t0x3011C\n\n#define\tSCRATCH_UMSK\t\t\t\t\t0x30140\n#define\tSCRATCH_ADDR\t\t\t\t\t0x30144\n\n#define\tCP_SEM_WAIT_TIMER\t\t\t\t0x301BC\n\n#define\tCP_SEM_INCOMPLETE_TIMER_CNTL\t\t\t0x301C8\n\n#define\tCP_WAIT_REG_MEM_TIMEOUT\t\t\t\t0x301D0\n\n#define GRBM_GFX_INDEX          \t\t\t0x30800\n#define\t\tINSTANCE_INDEX(x)\t\t\t((x) << 0)\n#define\t\tSH_INDEX(x)     \t\t\t((x) << 8)\n#define\t\tSE_INDEX(x)     \t\t\t((x) << 16)\n#define\t\tSH_BROADCAST_WRITES      \t\t(1 << 29)\n#define\t\tINSTANCE_BROADCAST_WRITES      \t\t(1 << 30)\n#define\t\tSE_BROADCAST_WRITES      \t\t(1 << 31)\n\n#define\tVGT_ESGS_RING_SIZE\t\t\t\t0x30900\n#define\tVGT_GSVS_RING_SIZE\t\t\t\t0x30904\n#define\tVGT_PRIMITIVE_TYPE\t\t\t\t0x30908\n#define\tVGT_INDEX_TYPE\t\t\t\t\t0x3090C\n\n#define\tVGT_NUM_INDICES\t\t\t\t\t0x30930\n#define\tVGT_NUM_INSTANCES\t\t\t\t0x30934\n#define\tVGT_TF_RING_SIZE\t\t\t\t0x30938\n#define\tVGT_HS_OFFCHIP_PARAM\t\t\t\t0x3093C\n#define\tVGT_TF_MEMORY_BASE\t\t\t\t0x30940\n\n#define\tPA_SU_LINE_STIPPLE_VALUE\t\t\t0x30a00\n#define\tPA_SC_LINE_STIPPLE_STATE\t\t\t0x30a04\n\n#define\tSQC_CACHES\t\t\t\t\t0x30d20\n\n#define\tCP_PERFMON_CNTL\t\t\t\t\t0x36020\n\n#define\tCGTS_SM_CTRL_REG\t\t\t\t0x3c000\n#define\t\tSM_MODE(x)\t\t\t\t((x) << 17)\n#define\t\tSM_MODE_MASK\t\t\t\t(0x7 << 17)\n#define\t\tSM_MODE_ENABLE\t\t\t\t(1 << 20)\n#define\t\tCGTS_OVERRIDE\t\t\t\t(1 << 21)\n#define\t\tCGTS_LS_OVERRIDE\t\t\t(1 << 22)\n#define\t\tON_MONITOR_ADD_EN\t\t\t(1 << 23)\n#define\t\tON_MONITOR_ADD(x)\t\t\t((x) << 24)\n#define\t\tON_MONITOR_ADD_MASK\t\t\t(0xff << 24)\n\n#define\tCGTS_TCC_DISABLE\t\t\t\t0x3c00c\n#define\tCGTS_USER_TCC_DISABLE\t\t\t\t0x3c010\n#define\t\tTCC_DISABLE_MASK\t\t\t\t0xFFFF0000\n#define\t\tTCC_DISABLE_SHIFT\t\t\t\t16\n\n#define\tCB_CGTT_SCLK_CTRL\t\t\t\t0x3c2a0\n\n \n#define\tPACKET_TYPE0\t0\n#define\tPACKET_TYPE1\t1\n#define\tPACKET_TYPE2\t2\n#define\tPACKET_TYPE3\t3\n\n#define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)\n#define CP_PACKET_GET_COUNT(h) (((h) >> 16) & 0x3FFF)\n#define CP_PACKET0_GET_REG(h) (((h) & 0xFFFF) << 2)\n#define CP_PACKET3_GET_OPCODE(h) (((h) >> 8) & 0xFF)\n#define PACKET0(reg, n)\t((PACKET_TYPE0 << 30) |\t\t\t\t\\\n\t\t\t (((reg) >> 2) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n\n#define PACKET3(op, n)\t((PACKET_TYPE3 << 30) |\t\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n#define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1)\n\n \n#define\tPACKET3_NOP\t\t\t\t\t0x10\n#define\tPACKET3_SET_BASE\t\t\t\t0x11\n#define\t\tPACKET3_BASE_INDEX(x)                  ((x) << 0)\n#define\t\t\tCE_PARTITION_BASE\t\t3\n#define\tPACKET3_CLEAR_STATE\t\t\t\t0x12\n#define\tPACKET3_INDEX_BUFFER_SIZE\t\t\t0x13\n#define\tPACKET3_DISPATCH_DIRECT\t\t\t\t0x15\n#define\tPACKET3_DISPATCH_INDIRECT\t\t\t0x16\n#define\tPACKET3_ATOMIC_GDS\t\t\t\t0x1D\n#define\tPACKET3_ATOMIC_MEM\t\t\t\t0x1E\n#define\tPACKET3_OCCLUSION_QUERY\t\t\t\t0x1F\n#define\tPACKET3_SET_PREDICATION\t\t\t\t0x20\n#define\tPACKET3_REG_RMW\t\t\t\t\t0x21\n#define\tPACKET3_COND_EXEC\t\t\t\t0x22\n#define\tPACKET3_PRED_EXEC\t\t\t\t0x23\n#define\tPACKET3_DRAW_INDIRECT\t\t\t\t0x24\n#define\tPACKET3_DRAW_INDEX_INDIRECT\t\t\t0x25\n#define\tPACKET3_INDEX_BASE\t\t\t\t0x26\n#define\tPACKET3_DRAW_INDEX_2\t\t\t\t0x27\n#define\tPACKET3_CONTEXT_CONTROL\t\t\t\t0x28\n#define\tPACKET3_INDEX_TYPE\t\t\t\t0x2A\n#define\tPACKET3_DRAW_INDIRECT_MULTI\t\t\t0x2C\n#define\tPACKET3_DRAW_INDEX_AUTO\t\t\t\t0x2D\n#define\tPACKET3_NUM_INSTANCES\t\t\t\t0x2F\n#define\tPACKET3_DRAW_INDEX_MULTI_AUTO\t\t\t0x30\n#define\tPACKET3_INDIRECT_BUFFER_CONST\t\t\t0x33\n#define\tPACKET3_STRMOUT_BUFFER_UPDATE\t\t\t0x34\n#define\tPACKET3_DRAW_INDEX_OFFSET_2\t\t\t0x35\n#define\tPACKET3_DRAW_PREAMBLE\t\t\t\t0x36\n#define\tPACKET3_WRITE_DATA\t\t\t\t0x37\n#define\t\tWRITE_DATA_DST_SEL(x)                   ((x) << 8)\n                 \n#define\t\tWR_ONE_ADDR                             (1 << 16)\n#define\t\tWR_CONFIRM                              (1 << 20)\n#define\t\tWRITE_DATA_CACHE_POLICY(x)              ((x) << 25)\n                 \n#define\t\tWRITE_DATA_ENGINE_SEL(x)                ((x) << 30)\n                 \n#define\tPACKET3_DRAW_INDEX_INDIRECT_MULTI\t\t0x38\n#define\tPACKET3_MEM_SEMAPHORE\t\t\t\t0x39\n#              define PACKET3_SEM_USE_MAILBOX       (0x1 << 16)\n#              define PACKET3_SEM_SEL_SIGNAL_TYPE   (0x1 << 20)  \n#              define PACKET3_SEM_CLIENT_CODE\t    ((x) << 24)  \n#              define PACKET3_SEM_SEL_SIGNAL\t    (0x6 << 29)\n#              define PACKET3_SEM_SEL_WAIT\t    (0x7 << 29)\n#define\tPACKET3_COPY_DW\t\t\t\t\t0x3B\n#define\tPACKET3_WAIT_REG_MEM\t\t\t\t0x3C\n#define\t\tWAIT_REG_MEM_FUNCTION(x)                ((x) << 0)\n                 \n#define\t\tWAIT_REG_MEM_MEM_SPACE(x)               ((x) << 4)\n                 \n#define\t\tWAIT_REG_MEM_OPERATION(x)               ((x) << 6)\n                 \n#define\t\tWAIT_REG_MEM_ENGINE(x)                  ((x) << 8)\n                 \n#define\tPACKET3_INDIRECT_BUFFER\t\t\t\t0x3F\n#define\t\tINDIRECT_BUFFER_TCL2_VOLATILE           (1 << 22)\n#define\t\tINDIRECT_BUFFER_VALID                   (1 << 23)\n#define\t\tINDIRECT_BUFFER_CACHE_POLICY(x)         ((x) << 28)\n                 \n#define\tPACKET3_COPY_DATA\t\t\t\t0x40\n#define\tPACKET3_PFP_SYNC_ME\t\t\t\t0x42\n#define\tPACKET3_SURFACE_SYNC\t\t\t\t0x43\n#              define PACKET3_DEST_BASE_0_ENA      (1 << 0)\n#              define PACKET3_DEST_BASE_1_ENA      (1 << 1)\n#              define PACKET3_CB0_DEST_BASE_ENA    (1 << 6)\n#              define PACKET3_CB1_DEST_BASE_ENA    (1 << 7)\n#              define PACKET3_CB2_DEST_BASE_ENA    (1 << 8)\n#              define PACKET3_CB3_DEST_BASE_ENA    (1 << 9)\n#              define PACKET3_CB4_DEST_BASE_ENA    (1 << 10)\n#              define PACKET3_CB5_DEST_BASE_ENA    (1 << 11)\n#              define PACKET3_CB6_DEST_BASE_ENA    (1 << 12)\n#              define PACKET3_CB7_DEST_BASE_ENA    (1 << 13)\n#              define PACKET3_DB_DEST_BASE_ENA     (1 << 14)\n#              define PACKET3_TCL1_VOL_ACTION_ENA  (1 << 15)\n#              define PACKET3_TC_VOL_ACTION_ENA    (1 << 16)  \n#              define PACKET3_TC_WB_ACTION_ENA     (1 << 18)  \n#              define PACKET3_DEST_BASE_2_ENA      (1 << 19)\n#              define PACKET3_DEST_BASE_3_ENA      (1 << 21)\n#              define PACKET3_TCL1_ACTION_ENA      (1 << 22)\n#              define PACKET3_TC_ACTION_ENA        (1 << 23)  \n#              define PACKET3_CB_ACTION_ENA        (1 << 25)\n#              define PACKET3_DB_ACTION_ENA        (1 << 26)\n#              define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27)\n#              define PACKET3_SH_KCACHE_VOL_ACTION_ENA (1 << 28)\n#              define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29)\n#define\tPACKET3_COND_WRITE\t\t\t\t0x45\n#define\tPACKET3_EVENT_WRITE\t\t\t\t0x46\n#define\t\tEVENT_TYPE(x)                           ((x) << 0)\n#define\t\tEVENT_INDEX(x)                          ((x) << 8)\n                 \n#define\tPACKET3_EVENT_WRITE_EOP\t\t\t\t0x47\n#define\t\tEOP_TCL1_VOL_ACTION_EN                  (1 << 12)\n#define\t\tEOP_TC_VOL_ACTION_EN                    (1 << 13)  \n#define\t\tEOP_TC_WB_ACTION_EN                     (1 << 15)  \n#define\t\tEOP_TCL1_ACTION_EN                      (1 << 16)\n#define\t\tEOP_TC_ACTION_EN                        (1 << 17)  \n#define\t\tEOP_TCL2_VOLATILE                       (1 << 24)\n#define\t\tEOP_CACHE_POLICY(x)                     ((x) << 25)\n                 \n#define\t\tDATA_SEL(x)                             ((x) << 29)\n                 \n#define\t\tINT_SEL(x)                              ((x) << 24)\n                 \n#define\t\tDST_SEL(x)                              ((x) << 16)\n                 \n#define\tPACKET3_EVENT_WRITE_EOS\t\t\t\t0x48\n#define\tPACKET3_RELEASE_MEM\t\t\t\t0x49\n#define\tPACKET3_PREAMBLE_CNTL\t\t\t\t0x4A\n#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 << 28)\n#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 << 28)\n#define\tPACKET3_DMA_DATA\t\t\t\t0x50\n \n \n#              define PACKET3_DMA_DATA_ENGINE(x)     ((x) << 0)\n                 \n#              define PACKET3_DMA_DATA_SRC_CACHE_POLICY(x) ((x) << 13)\n                 \n#              define PACKET3_DMA_DATA_SRC_VOLATILE (1 << 15)\n#              define PACKET3_DMA_DATA_DST_SEL(x)  ((x) << 20)\n                 \n#              define PACKET3_DMA_DATA_DST_CACHE_POLICY(x) ((x) << 25)\n                 \n#              define PACKET3_DMA_DATA_DST_VOLATILE (1 << 27)\n#              define PACKET3_DMA_DATA_SRC_SEL(x)  ((x) << 29)\n                 \n#              define PACKET3_DMA_DATA_CP_SYNC     (1 << 31)\n \n#              define PACKET3_DMA_DATA_DIS_WC      (1 << 21)\n#              define PACKET3_DMA_DATA_CMD_SRC_SWAP(x) ((x) << 22)\n                 \n#              define PACKET3_DMA_DATA_CMD_DST_SWAP(x) ((x) << 24)\n                 \n#              define PACKET3_DMA_DATA_CMD_SAS     (1 << 26)\n                 \n#              define PACKET3_DMA_DATA_CMD_DAS     (1 << 27)\n                 \n#              define PACKET3_DMA_DATA_CMD_SAIC    (1 << 28)\n#              define PACKET3_DMA_DATA_CMD_DAIC    (1 << 29)\n#              define PACKET3_DMA_DATA_CMD_RAW_WAIT  (1 << 30)\n#define\tPACKET3_AQUIRE_MEM\t\t\t\t0x58\n#define\tPACKET3_REWIND\t\t\t\t\t0x59\n#define\tPACKET3_LOAD_UCONFIG_REG\t\t\t0x5E\n#define\tPACKET3_LOAD_SH_REG\t\t\t\t0x5F\n#define\tPACKET3_LOAD_CONFIG_REG\t\t\t\t0x60\n#define\tPACKET3_LOAD_CONTEXT_REG\t\t\t0x61\n#define\tPACKET3_SET_CONFIG_REG\t\t\t\t0x68\n#define\t\tPACKET3_SET_CONFIG_REG_START\t\t\t0x00008000\n#define\t\tPACKET3_SET_CONFIG_REG_END\t\t\t0x0000b000\n#define\tPACKET3_SET_CONTEXT_REG\t\t\t\t0x69\n#define\t\tPACKET3_SET_CONTEXT_REG_START\t\t\t0x00028000\n#define\t\tPACKET3_SET_CONTEXT_REG_END\t\t\t0x00029000\n#define\tPACKET3_SET_CONTEXT_REG_INDIRECT\t\t0x73\n#define\tPACKET3_SET_SH_REG\t\t\t\t0x76\n#define\t\tPACKET3_SET_SH_REG_START\t\t\t0x0000b000\n#define\t\tPACKET3_SET_SH_REG_END\t\t\t\t0x0000c000\n#define\tPACKET3_SET_SH_REG_OFFSET\t\t\t0x77\n#define\tPACKET3_SET_QUEUE_REG\t\t\t\t0x78\n#define\tPACKET3_SET_UCONFIG_REG\t\t\t\t0x79\n#define\t\tPACKET3_SET_UCONFIG_REG_START\t\t\t0x00030000\n#define\t\tPACKET3_SET_UCONFIG_REG_END\t\t\t0x00031000\n#define\tPACKET3_SCRATCH_RAM_WRITE\t\t\t0x7D\n#define\tPACKET3_SCRATCH_RAM_READ\t\t\t0x7E\n#define\tPACKET3_LOAD_CONST_RAM\t\t\t\t0x80\n#define\tPACKET3_WRITE_CONST_RAM\t\t\t\t0x81\n#define\tPACKET3_DUMP_CONST_RAM\t\t\t\t0x83\n#define\tPACKET3_INCREMENT_CE_COUNTER\t\t\t0x84\n#define\tPACKET3_INCREMENT_DE_COUNTER\t\t\t0x85\n#define\tPACKET3_WAIT_ON_CE_COUNTER\t\t\t0x86\n#define\tPACKET3_WAIT_ON_DE_COUNTER_DIFF\t\t\t0x88\n#define\tPACKET3_SWITCH_BUFFER\t\t\t\t0x8B\n\n \n#define SDMA0_REGISTER_OFFSET                             0x0  \n#define SDMA1_REGISTER_OFFSET                             0x800  \n\n#define\tSDMA0_UCODE_ADDR                                  0xD000\n#define\tSDMA0_UCODE_DATA                                  0xD004\n#define\tSDMA0_POWER_CNTL                                  0xD008\n#define\tSDMA0_CLK_CTRL                                    0xD00C\n\n#define SDMA0_CNTL                                        0xD010\n#       define TRAP_ENABLE                                (1 << 0)\n#       define SEM_INCOMPLETE_INT_ENABLE                  (1 << 1)\n#       define SEM_WAIT_INT_ENABLE                        (1 << 2)\n#       define DATA_SWAP_ENABLE                           (1 << 3)\n#       define FENCE_SWAP_ENABLE                          (1 << 4)\n#       define AUTO_CTXSW_ENABLE                          (1 << 18)\n#       define CTXEMPTY_INT_ENABLE                        (1 << 28)\n\n#define SDMA0_TILING_CONFIG  \t\t\t\t  0xD018\n\n#define SDMA0_SEM_INCOMPLETE_TIMER_CNTL                   0xD020\n#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL                    0xD024\n\n#define SDMA0_STATUS_REG                                  0xd034\n#       define SDMA_IDLE                                  (1 << 0)\n\n#define SDMA0_ME_CNTL                                     0xD048\n#       define SDMA_HALT                                  (1 << 0)\n\n#define SDMA0_GFX_RB_CNTL                                 0xD200\n#       define SDMA_RB_ENABLE                             (1 << 0)\n#       define SDMA_RB_SIZE(x)                            ((x) << 1)  \n#       define SDMA_RB_SWAP_ENABLE                        (1 << 9)  \n#       define SDMA_RPTR_WRITEBACK_ENABLE                 (1 << 12)\n#       define SDMA_RPTR_WRITEBACK_SWAP_ENABLE            (1 << 13)   \n#       define SDMA_RPTR_WRITEBACK_TIMER(x)               ((x) << 16)  \n#define SDMA0_GFX_RB_BASE                                 0xD204\n#define SDMA0_GFX_RB_BASE_HI                              0xD208\n#define SDMA0_GFX_RB_RPTR                                 0xD20C\n#define SDMA0_GFX_RB_WPTR                                 0xD210\n\n#define SDMA0_GFX_RB_RPTR_ADDR_HI                         0xD220\n#define SDMA0_GFX_RB_RPTR_ADDR_LO                         0xD224\n#define SDMA0_GFX_IB_CNTL                                 0xD228\n#       define SDMA_IB_ENABLE                             (1 << 0)\n#       define SDMA_IB_SWAP_ENABLE                        (1 << 4)\n#       define SDMA_SWITCH_INSIDE_IB                      (1 << 8)\n#       define SDMA_CMD_VMID(x)                           ((x) << 16)\n\n#define SDMA0_GFX_VIRTUAL_ADDR                            0xD29C\n#define SDMA0_GFX_APE1_CNTL                               0xD2A0\n\n#define SDMA_PACKET(op, sub_op, e)\t((((e) & 0xFFFF) << 16) |\t\\\n\t\t\t\t\t (((sub_op) & 0xFF) << 8) |\t\\\n\t\t\t\t\t (((op) & 0xFF) << 0))\n \n#define\tSDMA_OPCODE_NOP\t\t\t\t\t  0\n#define\tSDMA_OPCODE_COPY\t\t\t\t  1\n#       define SDMA_COPY_SUB_OPCODE_LINEAR                0\n#       define SDMA_COPY_SUB_OPCODE_TILED                 1\n#       define SDMA_COPY_SUB_OPCODE_SOA                   3\n#       define SDMA_COPY_SUB_OPCODE_LINEAR_SUB_WINDOW     4\n#       define SDMA_COPY_SUB_OPCODE_TILED_SUB_WINDOW      5\n#       define SDMA_COPY_SUB_OPCODE_T2T_SUB_WINDOW        6\n#define\tSDMA_OPCODE_WRITE\t\t\t\t  2\n#       define SDMA_WRITE_SUB_OPCODE_LINEAR               0\n#       define SDMA_WRITE_SUB_OPCODE_TILED                1\n#define\tSDMA_OPCODE_INDIRECT_BUFFER\t\t\t  4\n#define\tSDMA_OPCODE_FENCE\t\t\t\t  5\n#define\tSDMA_OPCODE_TRAP\t\t\t\t  6\n#define\tSDMA_OPCODE_SEMAPHORE\t\t\t\t  7\n#       define SDMA_SEMAPHORE_EXTRA_O                     (1 << 13)\n                 \n#       define SDMA_SEMAPHORE_EXTRA_S                     (1 << 14)\n                 \n#       define SDMA_SEMAPHORE_EXTRA_M                     (1 << 15)\n                 \n#define\tSDMA_OPCODE_POLL_REG_MEM\t\t\t  8\n#       define SDMA_POLL_REG_MEM_EXTRA_OP(x)              ((x) << 10)\n                 \n#       define SDMA_POLL_REG_MEM_EXTRA_FUNC(x)            ((x) << 12)\n                 \n#       define SDMA_POLL_REG_MEM_EXTRA_M                  (1 << 15)\n                 \n#define\tSDMA_OPCODE_COND_EXEC\t\t\t\t  9\n#define\tSDMA_OPCODE_CONSTANT_FILL\t\t\t  11\n#       define SDMA_CONSTANT_FILL_EXTRA_SIZE(x)           ((x) << 14)\n                 \n#define\tSDMA_OPCODE_GENERATE_PTE_PDE\t\t\t  12\n#define\tSDMA_OPCODE_TIMESTAMP\t\t\t\t  13\n#       define SDMA_TIMESTAMP_SUB_OPCODE_SET_LOCAL        0\n#       define SDMA_TIMESTAMP_SUB_OPCODE_GET_LOCAL        1\n#       define SDMA_TIMESTAMP_SUB_OPCODE_GET_GLOBAL       2\n#define\tSDMA_OPCODE_SRBM_WRITE\t\t\t\t  14\n#       define SDMA_SRBM_WRITE_EXTRA_BYTE_ENABLE(x)       ((x) << 12)\n                 \n\n \n\n#define UVD_UDEC_ADDR_CONFIG\t\t0xef4c\n#define UVD_UDEC_DB_ADDR_CONFIG\t\t0xef50\n#define UVD_UDEC_DBW_ADDR_CONFIG\t0xef54\n#define UVD_NO_OP\t\t\t0xeffc\n\n#define UVD_LMI_EXT40_ADDR\t\t0xf498\n#define UVD_GP_SCRATCH4\t\t\t0xf4e0\n#define UVD_LMI_ADDR_EXT\t\t0xf594\n#define UVD_VCPU_CACHE_OFFSET0\t\t0xf608\n#define UVD_VCPU_CACHE_SIZE0\t\t0xf60c\n#define UVD_VCPU_CACHE_OFFSET1\t\t0xf610\n#define UVD_VCPU_CACHE_SIZE1\t\t0xf614\n#define UVD_VCPU_CACHE_OFFSET2\t\t0xf618\n#define UVD_VCPU_CACHE_SIZE2\t\t0xf61c\n\n#define UVD_RBC_RB_RPTR\t\t\t0xf690\n#define UVD_RBC_RB_WPTR\t\t\t0xf694\n\n#define\tUVD_CGC_CTRL\t\t\t\t\t0xF4B0\n#\tdefine DCM\t\t\t\t\t(1 << 0)\n#\tdefine CG_DT(x)\t\t\t\t\t((x) << 2)\n#\tdefine CG_DT_MASK\t\t\t\t(0xf << 2)\n#\tdefine CLK_OD(x)\t\t\t\t((x) << 6)\n#\tdefine CLK_OD_MASK\t\t\t\t(0x1f << 6)\n\n#define UVD_STATUS\t\t\t\t\t0xf6bc\n\n \n\n#define CG_DCLK_CNTL\t\t\t0xC050009C\n#\tdefine DCLK_DIVIDER_MASK\t0x7f\n#\tdefine DCLK_DIR_CNTL_EN\t\t(1 << 8)\n#define CG_DCLK_STATUS\t\t\t0xC05000A0\n#\tdefine DCLK_STATUS\t\t(1 << 0)\n#define CG_VCLK_CNTL\t\t\t0xC05000A4\n#define CG_VCLK_STATUS\t\t\t0xC05000A8\n\n \n#define\tUVD_CGC_MEM_CTRL\t\t\t\t0xC0\n\n \n\n#define VCE_VCPU_CACHE_OFFSET0\t\t0x20024\n#define VCE_VCPU_CACHE_SIZE0\t\t0x20028\n#define VCE_VCPU_CACHE_OFFSET1\t\t0x2002c\n#define VCE_VCPU_CACHE_SIZE1\t\t0x20030\n#define VCE_VCPU_CACHE_OFFSET2\t\t0x20034\n#define VCE_VCPU_CACHE_SIZE2\t\t0x20038\n#define VCE_RB_RPTR2\t\t\t0x20178\n#define VCE_RB_WPTR2\t\t\t0x2017c\n#define VCE_RB_RPTR\t\t\t0x2018c\n#define VCE_RB_WPTR\t\t\t0x20190\n#define VCE_CLOCK_GATING_A\t\t0x202f8\n#\tdefine CGC_CLK_GATE_DLY_TIMER_MASK\t(0xf << 0)\n#\tdefine CGC_CLK_GATE_DLY_TIMER(x)\t((x) << 0)\n#\tdefine CGC_CLK_GATER_OFF_DLY_TIMER_MASK\t(0xff << 4)\n#\tdefine CGC_CLK_GATER_OFF_DLY_TIMER(x)\t((x) << 4)\n#\tdefine CGC_UENC_WAIT_AWAKE\t(1 << 18)\n#define VCE_CLOCK_GATING_B\t\t0x202fc\n#define VCE_CGTT_CLK_OVERRIDE\t\t0x207a0\n#define VCE_UENC_CLOCK_GATING\t\t0x207bc\n#\tdefine CLOCK_ON_DELAY_MASK\t(0xf << 0)\n#\tdefine CLOCK_ON_DELAY(x)\t((x) << 0)\n#\tdefine CLOCK_OFF_DELAY_MASK\t(0xff << 4)\n#\tdefine CLOCK_OFF_DELAY(x)\t((x) << 4)\n#define VCE_UENC_REG_CLOCK_GATING\t0x207c0\n#define VCE_SYS_INT_EN\t\t\t0x21300\n#\tdefine VCE_SYS_INT_TRAP_INTERRUPT_EN\t(1 << 3)\n#define VCE_LMI_VCPU_CACHE_40BIT_BAR\t0x2145c\n#define VCE_LMI_CTRL2\t\t\t0x21474\n#define VCE_LMI_CTRL\t\t\t0x21498\n#define VCE_LMI_VM_CTRL\t\t\t0x214a0\n#define VCE_LMI_SWAP_CNTL\t\t0x214b4\n#define VCE_LMI_SWAP_CNTL1\t\t0x214b8\n#define VCE_LMI_CACHE_CTRL\t\t0x214f4\n\n#define VCE_CMD_NO_OP\t\t0x00000000\n#define VCE_CMD_END\t\t0x00000001\n#define VCE_CMD_IB\t\t0x00000002\n#define VCE_CMD_FENCE\t\t0x00000003\n#define VCE_CMD_TRAP\t\t0x00000004\n#define VCE_CMD_IB_AUTO\t\t0x00000005\n#define VCE_CMD_SEMAPHORE\t0x00000006\n\n#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS\t\t0x3398u\n#define ATC_VMID0_PASID_MAPPING\t\t\t\t0x339Cu\n#define ATC_VMID_PASID_MAPPING_PASID_MASK\t\t(0xFFFF)\n#define ATC_VMID_PASID_MAPPING_PASID_SHIFT\t\t0\n#define ATC_VMID_PASID_MAPPING_VALID_MASK\t\t(0x1 << 31)\n#define ATC_VMID_PASID_MAPPING_VALID_SHIFT\t\t31\n\n#define ATC_VM_APERTURE0_CNTL\t\t\t\t\t0x3310u\n#define\tATS_ACCESS_MODE_NEVER\t\t\t\t\t\t0\n#define\tATS_ACCESS_MODE_ALWAYS\t\t\t\t\t\t1\n\n#define ATC_VM_APERTURE0_CNTL2\t\t\t\t\t0x3318u\n#define ATC_VM_APERTURE0_HIGH_ADDR\t\t\t\t0x3308u\n#define ATC_VM_APERTURE0_LOW_ADDR\t\t\t\t0x3300u\n#define ATC_VM_APERTURE1_CNTL\t\t\t\t\t0x3314u\n#define ATC_VM_APERTURE1_CNTL2\t\t\t\t\t0x331Cu\n#define ATC_VM_APERTURE1_HIGH_ADDR\t\t\t\t0x330Cu\n#define ATC_VM_APERTURE1_LOW_ADDR\t\t\t\t0x3304u\n\n#define IH_VMID_0_LUT\t\t\t\t\t\t0x3D40u\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}