{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 13:11:14 2020 " "Info: Processing started: Fri Nov 06 13:11:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off D2FF -c D2FF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D2FF -c D2FF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 16 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "data_out~reg0 data_in clock 2.550 ns register " "Info: tsu for register \"data_out~reg0\" (data pin = \"data_in\", clock pin = \"clock\") is 2.550 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.509 ns + Longest pin register " "Info: + Longest pin to register delay is 4.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns data_in 1 PIN PIN_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 1; PIN Node = 'data_in'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.437 ns) + CELL(0.053 ns) 4.354 ns data_out~reg0feeder 2 COMB LCCOMB_X1_Y10_N0 1 " "Info: 2: + IC(3.437 ns) + CELL(0.053 ns) = 4.354 ns; Loc. = LCCOMB_X1_Y10_N0; Fanout = 1; COMB Node = 'data_out~reg0feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { data_in data_out~reg0feeder } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.509 ns data_out~reg0 3 REG LCFF_X1_Y10_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.509 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { data_out~reg0feeder data_out~reg0 } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 23.77 % ) " "Info: Total cell delay = 1.072 ns ( 23.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.437 ns ( 76.23 % ) " "Info: Total interconnect delay = 3.437 ns ( 76.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { data_in data_out~reg0feeder data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.509 ns" { data_in {} data_in~combout {} data_out~reg0feeder {} data_out~reg0 {} } { 0.000ns 0.000ns 3.437ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.049 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.618 ns) 2.049 ns data_out~reg0 2 REG LCFF_X1_Y10_N1 1 " "Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { clock data_out~reg0 } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.84 % ) " "Info: Total cell delay = 1.472 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 28.16 % ) " "Info: Total interconnect delay = 0.577 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} data_out~reg0 {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { data_in data_out~reg0feeder data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.509 ns" { data_in {} data_in~combout {} data_out~reg0feeder {} data_out~reg0 {} } { 0.000ns 0.000ns 3.437ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} data_out~reg0 {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_out data_out~reg0 4.609 ns register " "Info: tco from clock \"clock\" to destination pin \"data_out\" through register \"data_out~reg0\" is 4.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.049 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.618 ns) 2.049 ns data_out~reg0 2 REG LCFF_X1_Y10_N1 1 " "Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { clock data_out~reg0 } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.84 % ) " "Info: Total cell delay = 1.472 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 28.16 % ) " "Info: Total interconnect delay = 0.577 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} data_out~reg0 {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.466 ns + Longest register pin " "Info: + Longest register to pin delay is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out~reg0 1 REG LCFF_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out~reg0 } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(2.144 ns) 2.466 ns data_out 2 PIN PIN_N22 0 " "Info: 2: + IC(0.322 ns) + CELL(2.144 ns) = 2.466 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'data_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { data_out~reg0 data_out } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 86.94 % ) " "Info: Total cell delay = 2.144 ns ( 86.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.322 ns ( 13.06 % ) " "Info: Total interconnect delay = 0.322 ns ( 13.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { data_out~reg0 data_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { data_out~reg0 {} data_out {} } { 0.000ns 0.322ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} data_out~reg0 {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { data_out~reg0 data_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { data_out~reg0 {} data_out {} } { 0.000ns 0.322ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "data_out~reg0 data_in clock -2.311 ns register " "Info: th for register \"data_out~reg0\" (data pin = \"data_in\", clock pin = \"clock\") is -2.311 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.049 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.618 ns) 2.049 ns data_out~reg0 2 REG LCFF_X1_Y10_N1 1 " "Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { clock data_out~reg0 } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.84 % ) " "Info: Total cell delay = 1.472 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 28.16 % ) " "Info: Total interconnect delay = 0.577 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} data_out~reg0 {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.509 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns data_in 1 PIN PIN_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 1; PIN Node = 'data_in'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.437 ns) + CELL(0.053 ns) 4.354 ns data_out~reg0feeder 2 COMB LCCOMB_X1_Y10_N0 1 " "Info: 2: + IC(3.437 ns) + CELL(0.053 ns) = 4.354 ns; Loc. = LCCOMB_X1_Y10_N0; Fanout = 1; COMB Node = 'data_out~reg0feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { data_in data_out~reg0feeder } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.509 ns data_out~reg0 3 REG LCFF_X1_Y10_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.509 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { data_out~reg0feeder data_out~reg0 } "NODE_NAME" } } { "D2FF.vhd" "" { Text "E:/projects/LAB7/D2FF/D2FF.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 23.77 % ) " "Info: Total cell delay = 1.072 ns ( 23.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.437 ns ( 76.23 % ) " "Info: Total interconnect delay = 3.437 ns ( 76.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { data_in data_out~reg0feeder data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.509 ns" { data_in {} data_in~combout {} data_out~reg0feeder {} data_out~reg0 {} } { 0.000ns 0.000ns 3.437ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clock data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { clock {} clock~combout {} data_out~reg0 {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { data_in data_out~reg0feeder data_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.509 ns" { data_in {} data_in~combout {} data_out~reg0feeder {} data_out~reg0 {} } { 0.000ns 0.000ns 3.437ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Allocated 202 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 13:11:14 2020 " "Info: Processing ended: Fri Nov 06 13:11:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
