Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Aug  5 21:58:49 2021
| Host         : varuns5600x running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   123 |
|    Minimum number of control sets                        |   123 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   290 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   123 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    76 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             868 |          337 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1279 |          611 |
| Yes          | No                    | No                     |            1759 |          681 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2004 |          716 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                      Enable Signal                                      |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG |                                                                                         | user_rgb_led0_g_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | serial_tx_i_2_n_0                                                                       | serial_tx_i_1_n_0                                                                    |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG |                                                                                         | user_rgb_led0_b_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG |                                                                                         | user_rgb_led0_r_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/rams[1].way/FSM_sequential_r_reg[state][1][0] |                                                                                      |                3 |              3 |         1.00 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/icache_0/converter0_state_reg_7[0]                  |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | uart_rx_fifo_wrport_we                                                                  | int_rst                                                                              |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | uart_rx_fifo_rdport_re                                                                  | int_rst                                                                              |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | tx_tick                                                                                 | serial_tx0_out                                                                       |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/neg_result                        |                                                                                      |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | rx_tick                                                                                 | p_7_in                                                                               |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/FSM_sequential_r[state][3]_i_2_n_0               | microwatt_wrapper/microwatt_core/mmu_0/SR[0]                                         |                3 |              4 |         1.33 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/rams[0].way/grant_reg                         |                                                                                      |                3 |              4 |         1.33 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/uart_tx_fifo_level0_reg[3]                    | int_rst                                                                              |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/rams[0].way/grant_reg                         |                                                                                      |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r_reg[e][insn][16]_0[2]                      | microwatt_wrapper/microwatt_core/execute1_0/ctrl_reg[irq_state]_0                    |                3 |              4 |         1.33 |
|  clk100_IBUF_BUFG | uart_tx_fifo_syncfifo_re                                                                | int_rst                                                                              |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/uart_tx_fifo_readable_reg[0]                  | int_rst                                                                              |                3 |              5 |         1.67 |
|  clk100_IBUF_BUFG | uart_rx_fifo_level0[4]_i_1_n_0                                                          | int_rst                                                                              |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/writeback_to_cr_file[write_xerc_enable]     |                                                                                      |                3 |              5 |         1.67 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/control_0/gpr_hazard1/v[0][valid]1           | microwatt_wrapper/microwatt_core/decode1_0/r_reg[insn][0]_0                          |                1 |              5 |         5.00 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/decode2_0/ctrl_reg[irq_state]_3                     |                3 |              5 |         1.67 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/r[shift]                                         | microwatt_wrapper/microwatt_core/mmu_0/r[shift][4]_i_1_n_0                           |                3 |              5 |         1.67 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r_reg[f][redirect_nia]0                      |                                                                                      |                5 |              5 |         1.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/r_reg[e][valid]0                            | microwatt_wrapper/microwatt_core/decode1_0/SR[0]                                     |                1 |              6 |         6.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r[dsisr]                                     |                                                                                      |                3 |              6 |         2.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/p_17_in                                          |                                                                                      |                4 |              6 |         1.50 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/rams[1].way/r_reg[req]                        | microwatt_wrapper/microwatt_core/icache_0/rams[1].way/FSM_sequential_r_reg[state][0] |                1 |              6 |         6.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/dend[65]                          | microwatt_wrapper/microwatt_core/execute1_0/divider_0/dend[7]_i_1_n_0                |                2 |              7 |         3.50 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/running_reg_n_0                   | microwatt_wrapper/microwatt_core/execute1_0/divider_0/quot[7]_i_1_n_0                |                2 |              7 |         3.50 |
|  clk100_IBUF_BUFG | tx_data1_in0                                                                            |                                                                                      |                1 |              7 |         7.00 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/icache_0/converter0_state_reg_5[0]                  |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r0[req][dcbz]_i_2_n_0                         | microwatt_wrapper/microwatt_core/dcache_0/r0[req][data][63]_i_1_n_0                  |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/icache_0/storage_reg_0_15_0_5_i_8_0                 |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | rx_data_rs232phyrx_next_value_ce1                                                       |                                                                                      |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r1[wb][sel]                                   | microwatt_wrapper/microwatt_core/dcache_0/r1[wb][sel][7]_i_1_n_0                     |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | uart_rx_fifo_rdport_re                                                                  |                                                                                      |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | uart_tx_fifo_syncfifo_re                                                                |                                                                                      |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/converter0_state_reg_6[0]                     | int_rst                                                                              |                4 |              8 |         2.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/WEBWE[0]                                    | microwatt_wrapper/microwatt_core/rst_fetch1                                          |                2 |              9 |         4.50 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/control_0/gpr_hazard1/v[0][valid]1           |                                                                                      |                4 |              9 |         2.25 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/execute1_0/flush                                    |                7 |             10 |         1.43 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r_reg[e][insn][16]_0[0]                      | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               10 |             10 |         1.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/uart_tx_fifo_level0_reg[3]                    |                                                                                      |                2 |             12 |         6.00 |
|  clk100_IBUF_BUFG | uart_rx_fifo_wrport_we                                                                  |                                                                                      |                2 |             12 |         6.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r0[req][dcbz]_i_2_n_0                         | microwatt_wrapper/microwatt_core/dcache_0/r0[req][dcbz]_i_1_n_0                      |                8 |             13 |         1.62 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/r_reg[busy]_0                               |                                                                                      |                3 |             14 |         4.67 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/ctrl_reg[irq_state][0]            | microwatt_wrapper/microwatt_core/rst_fetch1                                          |                8 |             18 |         2.25 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/rams[1].way/count_reg_14_sn_1                 | microwatt_wrapper/microwatt_core/dcache_0/int_rst_reg_0                              |                5 |             20 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r[dsisr]                                     | microwatt_wrapper/microwatt_core/mmu_0/r_reg[segerror]_0                             |                6 |             26 |         4.33 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/rams[1].way/r_reg[req]                        | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               14 |             26 |         1.86 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r1[wb][adr][31]_i_1_n_0                       | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               11 |             26 |         2.36 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/rams[0].way/grant_reg                         | converter0_dat_r[63]_i_1_n_0                                                         |                8 |             28 |         3.50 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/rams[0].way/grant_reg                         | microwatt_wrapper/microwatt_core/dcache_0/count_reg_14_sn_1                          |                5 |             28 |         5.60 |
|  clk100_IBUF_BUFG |                                                                                         | p_7_in                                                                               |                8 |             31 |         3.88 |
|  clk100_IBUF_BUFG |                                                                                         | serial_tx0_out                                                                       |                8 |             31 |         3.88 |
|  clk100_IBUF_BUFG | bus_errors                                                                              | int_rst                                                                              |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | r_count[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | b_count[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | timer_update_value_re                                                                   | int_rst                                                                              |                7 |             32 |         4.57 |
|  clk100_IBUF_BUFG |                                                                                         | g_count[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/icache_0/converter0_state_reg                       |               13 |             32 |         2.46 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/icache_0/r_reg[wb][adr][11]_0[0]                    |               18 |             32 |         1.78 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r_reg[e][insn][12]_0[0]                      | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               14 |             32 |         2.29 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/icache_0/SR[0]                                      |               12 |             32 |         2.67 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/r[pid]                                           |                                                                                      |               10 |             32 |         3.20 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/state_reg_4[0]                                | int_rst                                                                              |                9 |             32 |         3.56 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/state_reg_5[0]                                | int_rst                                                                              |               10 |             32 |         3.20 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/r_reg[wb][adr][3]_0[0]                        | int_rst                                                                              |               10 |             32 |         3.20 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/state_reg_3[0]                                | int_rst                                                                              |               11 |             32 |         2.91 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/r1_reg[wb][adr][3][0]                         | int_rst                                                                              |                7 |             32 |         4.57 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/p_0_in[12]                                  |                                                                                      |               11 |             32 |         2.91 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/state_reg_1[0]                                | int_rst                                                                              |                7 |             32 |         4.57 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/g_period_storage[31]_i_2_0[0]                 | int_rst                                                                              |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/b_period_storage[31]_i_2_0[0]                 | int_rst                                                                              |               11 |             32 |         2.91 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/g_width_storage[31]_i_2_0[0]                  | int_rst                                                                              |                9 |             32 |         3.56 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/execute1_0/r[e][write_cr_enable]                    |               27 |             43 |         1.59 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r_reg[e][insn][16]_0[1]                      | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               24 |             45 |         1.88 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/r[mask_size]                                     |                                                                                      |               23 |             53 |         2.30 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r1[reload_tag]                                |                                                                                      |               20 |             55 |         2.75 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/r[pde][55]_i_1_n_0                               |                                                                                      |               26 |             56 |         2.15 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/running_reg_n_0                   | microwatt_wrapper/microwatt_core/execute1_0/divider_0/quot[63]_i_1_n_0               |               12 |             57 |         4.75 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/dend[65]                          | microwatt_wrapper/microwatt_core/decode2_0/rst_fetch1_reg                            |               19 |             57 |         3.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r_reg[f][redirect_nia]0                      | microwatt_wrapper/microwatt_core/decode2_0/ctrl_reg[irq_state]                       |               24 |             57 |         2.38 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/r[pgtbl3]                                        |                                                                                      |               20 |             58 |         2.90 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/r[pgtbl0]                                        |                                                                                      |               19 |             58 |         3.05 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/reservation[addr]                             |                                                                                      |               10 |             58 |         5.80 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/v[next_lr]                                  | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               16 |             62 |         3.88 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/p_80_in                                      | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               29 |             62 |         2.14 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/rams[1].way/r_reg[req]                        |                                                                                      |               22 |             62 |         2.82 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/rst_fetch1_reg_3[0]                          |                                                                                      |               21 |             62 |         2.95 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode1_0/E[0]                                         |                                                                                      |               24 |             63 |         2.62 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/dend[65]                          | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               34 |             64 |         1.88 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/execute1_0/r[e][write_data]                         |               54 |             64 |         1.19 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/divider_0/E[0]                              | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               20 |             64 |         3.20 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/mmu_0/itlb_valids0                                  |               27 |             64 |         2.37 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/rst_fetch1_reg_0[0]                          |                                                                                      |               35 |             64 |         1.83 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r1[wb][dat]                                   | microwatt_wrapper/microwatt_core/dcache_0/r1[wb][dat][63]_i_1_n_0                    |               21 |             64 |         3.05 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/E[0]                                         |                                                                                      |               27 |             64 |         2.37 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/loadstore1_0/r[load_data][63]_i_1_n_0                  |                                                                                      |               21 |             64 |         3.05 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/r_reg[e][insn][15]_2[0]                      | microwatt_wrapper/microwatt_core/mmu_0/SR[0]                                         |               23 |             64 |         2.78 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/execute1_0/divider_0/did_ovf                        |               25 |             64 |         2.56 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/r[iside]_i_1_n_0                                 |                                                                                      |               26 |             64 |         2.46 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/fetch1_0/r[nia][63]_i_1_n_0                            | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               21 |             65 |         3.10 |
|  clk100_IBUF_BUFG |                                                                                         | int_rst                                                                              |               30 |             70 |         2.33 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/cache_tags_reg_0_63_0_0_i_1__0_n_0            |                                                                                      |               22 |             88 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/cache_tags_reg_0_63_48_48_i_1_n_0             |                                                                                      |               22 |             88 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/cache_tags_reg_0_63_44_44_i_1_n_0             |                                                                                      |               22 |             88 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/icache_0/cache_tags_reg_0_63_0_0_i_1_n_0               |                                                                                      |               22 |             88 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode2_0/rst_fetch1_reg_1[0]                          |                                                                                      |               54 |             98 |         1.81 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/mmu_0/rst_fetch1_reg                                   |                                                                                      |               31 |            124 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/dcache_0/dtlb_valids_reg[0]0                        |               74 |            128 |         1.73 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r1[req][op][1]_i_1_n_0                        |                                                                                      |               41 |            130 |         3.17 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/r0[req][dcbz]_i_2_n_0                         |                                                                                      |               52 |            131 |         2.52 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode1_0/s[stop_mark]30_out                           | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               53 |            142 |         2.68 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/decode1_0/r[stop_mark]                                 | microwatt_wrapper/microwatt_core/rst_fetch1                                          |               52 |            142 |         2.73 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/tlb_valid_way[1]_i_1_n_0                      |                                                                                      |               69 |            205 |         2.97 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/loadstore1_0/r_reg[e][write_data][63][5]               |                                                                                      |               65 |            258 |         3.97 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/E[0]                                        |                                                                                      |              111 |            259 |         2.33 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/dcache_0/dtlb_tags_reg_0_63_0_2_i_4_n_0                |                                                                                      |               68 |            272 |         4.00 |
|  clk100_IBUF_BUFG | microwatt_wrapper/microwatt_core/execute1_0/r_reg[e][valid]0                            | microwatt_wrapper/microwatt_core/execute1_0/r[e][valid]                              |              143 |            368 |         2.57 |
|  clk100_IBUF_BUFG |                                                                                         | microwatt_wrapper/microwatt_core/rst_fetch1                                          |              270 |            554 |         2.05 |
|  clk100_IBUF_BUFG |                                                                                         |                                                                                      |              337 |            871 |         2.58 |
+-------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+--------------+


