# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
RDI_APPROOT=/opt/Xilinx/Vitis/2021.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/3
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
SEC=2
RDI_BINROOT=/opt/Xilinx/Vitis/2021.2/bin
XILINX_VIVADO=/opt/Xilinx/Vivado/2021.2
RDI_OPT_EXT=.o
RDI_INSTALLVER=2021.2
RDI_INSTALLROOT=/opt/Xilinx
RDI_PATCHROOT=
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o
PWD=/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification
LOGNAME=xcarril
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MANPATH=/opt/slurm/22.05.3/share/man
MAKEOVERRIDES=${-*-command-variables-*-}
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2021.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/xcarril
SYNTH_COMMON=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2021.2
LC_TERMINAL=iTerm2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=/opt/flexlm/license/
RDI_PROG=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
SSH_CONNECTION=192.168.0.1 46616 192.168.0.16 22
RT_TCL_PATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/opt/Xilinx/Vitis/2021.2
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
MAKEFLAGS= -- TARGET=hw SEC=2
PYTHONPATH=/opt/xilinx/xrt/python:
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=xcarril
MAKE_TERMERR=/dev/pts/3
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2021.2
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2021.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/opt/Xilinx/Vitis/2021.2/data
LC_TERMINAL_VERSION=3.4.20
SHLVL=3
MAKELEVEL=1
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2021.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=1430
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/10330
SSH_CLIENT=192.168.0.1 46616 22
TCL_LIBRARY=/opt/Xilinx/Vitis/2021.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
PATH=/opt/Xilinx/Vivado/2021.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2021.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.2/bin:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/bin:/opt/Xilinx/Vitis_HLS/2021.2/bin:/opt/Xilinx/Vivado/2021.2/bin:/opt/Xilinx/Vitis/2021.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2021.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2021.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2021.2/aietools/bin:/opt/xilinx/xrt/bin:/home/xcarril/qdma_drivers_linux/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/slurm/22.05.3/bin:/opt/slurm/22.05.3/sbin:/home/tools/riscv_vector_toolchain/rvv-0.7.1/bin/
RT_LIBPATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
HDI_APPROOT=/opt/Xilinx/Vitis/2021.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/10330/bus
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/3
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2021.2/tps/isl
XILINX_VITIS=/opt/Xilinx/Vitis/2021.2
OLDPWD=/opt/Xilinx/Vitis/2021.2/bin
TARGET=hw
_=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43721
XILINX_CD_SESSION=e33ad034-3ef3-45fb-a785-9b5f75772166
XILINX_RS_PORT=42163
XILINX_RS_SESSION=3c738bea-276a-4ef4-aff7-150a4dc2b35b


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ --custom_script k_verify:tcl/k_verify.hw.2.tcl --platform xilinx_u280_xdma_201920_3 --target hw --temp_dir xout/hw.2/.temps --config config.cfg -Ixinclude -DDILITHIUM_MODE=2 -c -k k_verify -o xout/hw.2/xobj/k_verify.hw.2.xo xsrc/k_verify.cpp xinclude/kernel.hpp 

FINAL PROGRAM OPTIONS
--compile
--config config.cfg
--connectivity.sp k_verify_1.m_axi_gmemver:HBM[0]
--connectivity.sp k_verify_1.m_axi_gmemsig:HBM[1]
--connectivity.sp k_verify_1.m_axi_gmemm:HBM[3]
--connectivity.sp k_verify_1.m_axi_gmempk:HBM[2]
--custom_script k_verify:tcl/k_verify.hw.2.tcl
--define DILITHIUM_MODE=2
--include xinclude
--input_files xsrc/k_verify.cpp
--input_files xinclude/kernel.hpp
--kernel k_verify
--optimize 0
--output xout/hw.2/xobj/k_verify.hw.2.xo
--platform xilinx_u280_xdma_201920_3
--report_level 0
--target hw
--temp_dir xout/hw.2/.temps

PARSED COMMAND LINE OPTIONS
--custom_script k_verify:tcl/k_verify.hw.2.tcl 
--platform xilinx_u280_xdma_201920_3 
--target hw 
--temp_dir xout/hw.2/.temps 
--config config.cfg 
-Ixinclude 
-DDILITHIUM_MODE=2 
-c 
-k k_verify 
-o xout/hw.2/xobj/k_verify.hw.2.xo 
xsrc/k_verify.cpp 
xinclude/kernel.hpp 

PARSED CONFIG FILE (1) OPTIONS
file: config.cfg
connectivity.sp k_verify_1.m_axi_gmemver:HBM[0] 
connectivity.sp k_verify_1.m_axi_gmemsig:HBM[1] 
connectivity.sp k_verify_1.m_axi_gmemm:HBM[3] 
connectivity.sp k_verify_1.m_axi_gmempk:HBM[2] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Sep 2023 13:56:47
------------------------------------------
step: performing high-level synthesis for kernel:k_verify
timestamp: 15 Sep 2023 14:01:25
launch dir: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/k_verify.hw.2/k_verify
cmd: vitis_hls -f /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/k_verify.hw.2/k_verify/k_verify.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 15 Sep 2023 14:01:28
output: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.2/.temps/reports/k_verify.hw.2/system_estimate_k_verify.hw.2.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 15 Sep 2023 14:01:28
