#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May  3 21:34:01 2018
# Process ID: 15464
# Current directory: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1432 C:\Users\Patrick\Documents\TCNJ\senior_project_prep\vga_counter\vga_counter.xpr
# Log file: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vivado.log
# Journal file: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 714.113 ; gain = 62.984
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/xsim.dir/tb_vga_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/xsim.dir/tb_vga_counter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May  3 21:40:35 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxVivado/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May  3 21:40:35 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 731.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_vga_counter_behav -key {Behavioral:sim_1:Functional:tb_vga_counter} -tclbatch {tb_vga_counter.tcl} -view {C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg
source tb_vga_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 960000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 743.945 ; gain = 12.719
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_vga_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 960000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 743.945 ; gain = 12.719
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 751.332 ; gain = 0.000
save_wave_config {C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 762.871 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  7 18:00:09 2018...
