/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [27:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_0z & celloutsig_1_5z);
  assign celloutsig_1_13z = ~(celloutsig_1_12z & _00_);
  assign celloutsig_0_4z = in_data[86] | ~(in_data[38]);
  assign celloutsig_1_9z = celloutsig_1_1z[8] | ~(celloutsig_1_2z[1]);
  assign celloutsig_1_10z = celloutsig_1_5z | ~(celloutsig_1_9z);
  assign celloutsig_1_18z = celloutsig_1_8z | ~(celloutsig_1_7z);
  reg [8:0] _08_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 9'h000;
    else _08_ <= celloutsig_1_1z[24:16];
  assign { _01_[8], _00_, _01_[6:0] } = _08_;
  assign celloutsig_1_17z = { _01_[8], _00_, _01_[6:0], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z } / { 1'h1, celloutsig_1_15z[5], celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_3z = in_data[49:46] === in_data[85:82];
  assign celloutsig_0_5z = { in_data[43:37], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } === { in_data[69:65], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[166:164] === in_data[160:158];
  assign celloutsig_1_8z = { _01_[8], _00_, _01_[6:0], celloutsig_1_4z } === in_data[127:114];
  assign celloutsig_1_11z = { celloutsig_1_2z[4:1], celloutsig_1_2z[1] } <= { celloutsig_1_2z[3:1], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_14z = { in_data[142:135], celloutsig_1_2z[4:1], celloutsig_1_2z[1] } <= celloutsig_1_1z[20:8];
  assign celloutsig_1_19z = { in_data[155:142], celloutsig_1_14z, celloutsig_1_9z } % { 1'h1, celloutsig_1_17z[10:1], celloutsig_1_4z };
  assign celloutsig_1_1z = ~ { in_data[155:129], celloutsig_1_0z };
  assign celloutsig_1_15z = ~ { in_data[139:135], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_1_12z = | in_data[177:139];
  assign celloutsig_1_3z = celloutsig_1_2z[2] & celloutsig_1_1z[2];
  assign celloutsig_0_1z = in_data[36] & in_data[20];
  assign celloutsig_0_0z = in_data[41:39] << in_data[19:17];
  assign celloutsig_1_4z = { celloutsig_1_1z[18:15], celloutsig_1_0z } << celloutsig_1_1z[14:10];
  assign celloutsig_0_2z = { in_data[94:90], celloutsig_0_0z } << in_data[52:45];
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_4z[2]) | celloutsig_1_4z[4]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_2z[4:1] = ~ { celloutsig_1_1z[2:0], celloutsig_1_0z };
  assign _01_[7] = _00_;
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[128], out_data[111:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
