PPA Report for Masked D Latch
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 8
IO Count: 25
Cell Count: 78

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)

POWER METRICS:
-------------
Total Power Consumption: 1.491 W
