Fitter report for Apollo_8
Fri May  8 19:43:14 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri May  8 19:43:14 2015       ;
; Quartus II 64-Bit Version       ; 14.1.1 Build 190 01/19/2015 SJ Full Version ;
; Revision Name                   ; Apollo_8                                    ;
; Top-level Entity Name           ; InstrumentUnit                              ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C8ES                            ;
; Timing Models                   ; Preliminary                                 ;
; Logic utilization (in ALMs)     ; 2,185 / 41,910 ( 5 % )                      ;
; Total registers                 ; 3200                                        ;
; Total pins                      ; 111 / 499 ( 22 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 207,360 / 5,662,720 ( 4 % )                 ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 1 / 15 ( 7 % )                              ;
; Total DLLs                      ; 2 / 4 ( 50 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C8ES                      ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  13.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+-----------------------+-----------------------------+
; Pin Name              ; Reason                      ;
+-----------------------+-----------------------------+
; memory_mem_a[0]       ; Missing slew rate           ;
; memory_mem_a[1]       ; Missing slew rate           ;
; memory_mem_a[2]       ; Missing slew rate           ;
; memory_mem_a[3]       ; Missing slew rate           ;
; memory_mem_a[4]       ; Missing slew rate           ;
; memory_mem_a[5]       ; Missing slew rate           ;
; memory_mem_a[6]       ; Missing slew rate           ;
; memory_mem_a[7]       ; Missing slew rate           ;
; memory_mem_a[8]       ; Missing slew rate           ;
; memory_mem_a[9]       ; Missing slew rate           ;
; memory_mem_a[10]      ; Missing slew rate           ;
; memory_mem_a[11]      ; Missing slew rate           ;
; memory_mem_a[12]      ; Missing slew rate           ;
; memory_mem_ba[0]      ; Missing slew rate           ;
; memory_mem_ba[1]      ; Missing slew rate           ;
; memory_mem_ba[2]      ; Missing slew rate           ;
; memory_mem_cke        ; Missing slew rate           ;
; memory_mem_cs_n       ; Missing slew rate           ;
; memory_mem_ras_n      ; Missing slew rate           ;
; memory_mem_cas_n      ; Missing slew rate           ;
; memory_mem_we_n       ; Missing slew rate           ;
; memory_mem_reset_n    ; Missing slew rate           ;
; memory_mem_odt        ; Missing slew rate           ;
; memory_0_mem_a[0]     ; Missing slew rate           ;
; memory_0_mem_a[1]     ; Missing slew rate           ;
; memory_0_mem_a[2]     ; Missing slew rate           ;
; memory_0_mem_a[3]     ; Missing slew rate           ;
; memory_0_mem_a[4]     ; Missing slew rate           ;
; memory_0_mem_a[5]     ; Missing slew rate           ;
; memory_0_mem_a[6]     ; Missing slew rate           ;
; memory_0_mem_a[7]     ; Missing slew rate           ;
; memory_0_mem_a[8]     ; Missing slew rate           ;
; memory_0_mem_a[9]     ; Missing slew rate           ;
; memory_0_mem_a[10]    ; Missing slew rate           ;
; memory_0_mem_a[11]    ; Missing slew rate           ;
; memory_0_mem_a[12]    ; Missing slew rate           ;
; memory_0_mem_a[13]    ; Missing slew rate           ;
; memory_0_mem_a[14]    ; Missing slew rate           ;
; memory_0_mem_ba[0]    ; Missing slew rate           ;
; memory_0_mem_ba[1]    ; Missing slew rate           ;
; memory_0_mem_ba[2]    ; Missing slew rate           ;
; memory_0_mem_cke[0]   ; Missing slew rate           ;
; memory_0_mem_cs_n[0]  ; Missing slew rate           ;
; memory_0_mem_ras_n[0] ; Missing slew rate           ;
; memory_0_mem_cas_n[0] ; Missing slew rate           ;
; memory_0_mem_we_n[0]  ; Missing slew rate           ;
; memory_0_mem_reset_n  ; Missing slew rate           ;
; memory_0_mem_odt[0]   ; Missing slew rate           ;
; memory_mem_a[0]       ; Missing location assignment ;
; memory_mem_a[1]       ; Missing location assignment ;
; memory_mem_a[2]       ; Missing location assignment ;
; memory_mem_a[3]       ; Missing location assignment ;
; memory_mem_a[4]       ; Missing location assignment ;
; memory_mem_a[5]       ; Missing location assignment ;
; memory_mem_a[6]       ; Missing location assignment ;
; memory_mem_a[7]       ; Missing location assignment ;
; memory_mem_a[8]       ; Missing location assignment ;
; memory_mem_a[9]       ; Missing location assignment ;
; memory_mem_a[10]      ; Missing location assignment ;
; memory_mem_a[11]      ; Missing location assignment ;
; memory_mem_a[12]      ; Missing location assignment ;
; memory_mem_ba[0]      ; Missing location assignment ;
; memory_mem_ba[1]      ; Missing location assignment ;
; memory_mem_ba[2]      ; Missing location assignment ;
; memory_mem_ck         ; Missing location assignment ;
; memory_mem_ck_n       ; Missing location assignment ;
; memory_mem_cke        ; Missing location assignment ;
; memory_mem_cs_n       ; Missing location assignment ;
; memory_mem_ras_n      ; Missing location assignment ;
; memory_mem_cas_n      ; Missing location assignment ;
; memory_mem_we_n       ; Missing location assignment ;
; memory_mem_reset_n    ; Missing location assignment ;
; memory_mem_odt        ; Missing location assignment ;
; memory_mem_dm         ; Missing location assignment ;
; memory_0_mem_a[0]     ; Missing location assignment ;
; memory_0_mem_a[1]     ; Missing location assignment ;
; memory_0_mem_a[2]     ; Missing location assignment ;
; memory_0_mem_a[3]     ; Missing location assignment ;
; memory_0_mem_a[4]     ; Missing location assignment ;
; memory_0_mem_a[5]     ; Missing location assignment ;
; memory_0_mem_a[6]     ; Missing location assignment ;
; memory_0_mem_a[7]     ; Missing location assignment ;
; memory_0_mem_a[8]     ; Missing location assignment ;
; memory_0_mem_a[9]     ; Missing location assignment ;
; memory_0_mem_a[10]    ; Missing location assignment ;
; memory_0_mem_a[11]    ; Missing location assignment ;
; memory_0_mem_a[12]    ; Missing location assignment ;
; memory_0_mem_a[13]    ; Missing location assignment ;
; memory_0_mem_a[14]    ; Missing location assignment ;
; memory_0_mem_ba[0]    ; Missing location assignment ;
; memory_0_mem_ba[1]    ; Missing location assignment ;
; memory_0_mem_ba[2]    ; Missing location assignment ;
; memory_0_mem_ck[0]    ; Missing location assignment ;
; memory_0_mem_ck_n[0]  ; Missing location assignment ;
; memory_0_mem_cke[0]   ; Missing location assignment ;
; memory_0_mem_cs_n[0]  ; Missing location assignment ;
; memory_0_mem_dm[0]    ; Missing location assignment ;
; memory_0_mem_dm[1]    ; Missing location assignment ;
; memory_0_mem_dm[2]    ; Missing location assignment ;
; memory_0_mem_dm[3]    ; Missing location assignment ;
; memory_0_mem_ras_n[0] ; Missing location assignment ;
; memory_0_mem_cas_n[0] ; Missing location assignment ;
; memory_0_mem_we_n[0]  ; Missing location assignment ;
; memory_0_mem_reset_n  ; Missing location assignment ;
; memory_0_mem_odt[0]   ; Missing location assignment ;
; memory_mem_dq[0]      ; Missing location assignment ;
; memory_mem_dq[1]      ; Missing location assignment ;
; memory_mem_dq[2]      ; Missing location assignment ;
; memory_mem_dq[3]      ; Missing location assignment ;
; memory_mem_dq[4]      ; Missing location assignment ;
; memory_mem_dq[5]      ; Missing location assignment ;
; memory_mem_dq[6]      ; Missing location assignment ;
; memory_mem_dq[7]      ; Missing location assignment ;
; memory_mem_dqs        ; Missing location assignment ;
; memory_mem_dqs_n      ; Missing location assignment ;
; memory_0_mem_dq[0]    ; Missing location assignment ;
; memory_0_mem_dq[1]    ; Missing location assignment ;
; memory_0_mem_dq[2]    ; Missing location assignment ;
; memory_0_mem_dq[3]    ; Missing location assignment ;
; memory_0_mem_dq[4]    ; Missing location assignment ;
; memory_0_mem_dq[5]    ; Missing location assignment ;
; memory_0_mem_dq[6]    ; Missing location assignment ;
; memory_0_mem_dq[7]    ; Missing location assignment ;
; memory_0_mem_dq[8]    ; Missing location assignment ;
; memory_0_mem_dq[9]    ; Missing location assignment ;
; memory_0_mem_dq[10]   ; Missing location assignment ;
; memory_0_mem_dq[11]   ; Missing location assignment ;
; memory_0_mem_dq[12]   ; Missing location assignment ;
; memory_0_mem_dq[13]   ; Missing location assignment ;
; memory_0_mem_dq[14]   ; Missing location assignment ;
; memory_0_mem_dq[15]   ; Missing location assignment ;
; memory_0_mem_dq[16]   ; Missing location assignment ;
; memory_0_mem_dq[17]   ; Missing location assignment ;
; memory_0_mem_dq[18]   ; Missing location assignment ;
; memory_0_mem_dq[19]   ; Missing location assignment ;
; memory_0_mem_dq[20]   ; Missing location assignment ;
; memory_0_mem_dq[21]   ; Missing location assignment ;
; memory_0_mem_dq[22]   ; Missing location assignment ;
; memory_0_mem_dq[23]   ; Missing location assignment ;
; memory_0_mem_dq[24]   ; Missing location assignment ;
; memory_0_mem_dq[25]   ; Missing location assignment ;
; memory_0_mem_dq[26]   ; Missing location assignment ;
; memory_0_mem_dq[27]   ; Missing location assignment ;
; memory_0_mem_dq[28]   ; Missing location assignment ;
; memory_0_mem_dq[29]   ; Missing location assignment ;
; memory_0_mem_dq[30]   ; Missing location assignment ;
; memory_0_mem_dq[31]   ; Missing location assignment ;
; memory_0_mem_dqs[0]   ; Missing location assignment ;
; memory_0_mem_dqs[1]   ; Missing location assignment ;
; memory_0_mem_dqs[2]   ; Missing location assignment ;
; memory_0_mem_dqs[3]   ; Missing location assignment ;
; memory_0_mem_dqs_n[0] ; Missing location assignment ;
; memory_0_mem_dqs_n[1] ; Missing location assignment ;
; memory_0_mem_dqs_n[2] ; Missing location assignment ;
; memory_0_mem_dqs_n[3] ; Missing location assignment ;
; oct_rzqin             ; Missing location assignment ;
; memory_oct_rzqin      ; Missing location assignment ;
; clk_clk               ; Missing location assignment ;
+-----------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                              ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                       ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                      ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                              ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                           ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                      ; OUTCLK                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_0_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                             ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]       ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]       ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                 ; CLKOUT                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                       ; OUTCLK                   ;                       ;
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a0                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a1                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a2                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a3                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a4                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a5                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a6                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a7                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a8                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a9                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a10                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a11                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a12                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a13                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a14                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a15                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a16                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a17                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a18                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a19                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a20                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a21                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a22                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a23                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a24                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a25                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a26                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a27                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a28                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a29                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a30                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ram_block1a31                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc~DUPLICATE                                                       ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~DUPLICATE                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]~DUPLICATE                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                     ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]~DUPLICATE                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]~DUPLICATE                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                      ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~DUPLICATE                                                                                                ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[4]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[4]~DUPLICATE                                                                                                ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]~DUPLICATE                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]~DUPLICATE                                                                                  ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                       ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~DUPLICATE                                                                                          ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~DUPLICATE                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[7]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[7]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[9]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[9]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[12]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[12]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[14]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[14]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[15]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[15]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[23]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[23]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[2]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[13]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[13]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[9]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[9]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[20]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[20]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[23]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[23]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[6]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[14]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[11]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[11]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_break                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_break~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_bstatus_reg                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_bstatus_reg~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[2]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[24]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[24]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|rd_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[48]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                    ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                ; Ignored Value ; Ignored Source             ;
+-----------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+----------------------------+
; PLL Bandwidth Preset                    ; InstrumentUnit                              ;              ; *InstrumentUnit_pll_0*|altera_pll:altera_pll_i*|*                                         ; AUTO          ; Compiler or HDL Assignment ;
; PLL Compensation Mode                   ; InstrumentUnit                              ;              ; *InstrumentUnit_pll_0*|altera_pll:altera_pll_i*|*                                         ; DIRECT        ; Compiler or HDL Assignment ;
; PLL Compensation Mode                   ; InstrumentUnit                              ;              ; hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; PLL Automatic Self-Reset                ; InstrumentUnit                              ;              ; *InstrumentUnit_pll_0*|altera_pll:altera_pll_i*|*                                         ; OFF           ; Compiler or HDL Assignment ;
; Global Signal                           ; InstrumentUnit                              ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                 ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                 ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                 ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                 ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|p0|umemphy|ureset|phy_reset_mem_stable_n                               ; OFF           ; QSF Assignment             ;
; Global Signal                           ; InstrumentUnit                              ;              ; mem_if_ddr3_emif_0|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n  ; OFF           ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs[0]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs[1]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs[2]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs[3]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs_n[0]                                                                     ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs_n[1]                                                                     ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs_n[2]                                                                     ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; InstrumentUnit                              ;              ; memory_0_mem_dqs_n[3]                                                                     ; 0             ; QSF Assignment             ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                 ; on            ; Compiler or HDL Assignment ;
+-----------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6524 ) ; 0.00 % ( 0 / 6524 )        ; 0.00 % ( 0 / 6524 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6524 ) ; 0.00 % ( 0 / 6524 )        ; 0.00 % ( 0 / 6524 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                         ;
; InstrumentUnit_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border ;
; sld_hub:auto_hub                          ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                        ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                          ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 4926 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; InstrumentUnit_hps_0_hps_io_border:border ; 0.00 % ( 0 / 252 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                          ; 0.00 % ( 0 / 184 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 1162 )   ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/vigas/Apollo/Apollo_8/output_files/Apollo_8.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,185 / 41,910        ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 2,185                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,388 / 41,910        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 479                   ;       ;
;         [b] ALMs used for LUT logic                         ; 969                   ;       ;
;         [c] ALMs used for registers                         ; 900                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 283 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 80 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 73                    ;       ;
;         [c] Due to LAB input limits                         ; 7                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 384 / 4,191           ; 9 %   ;
;     -- Logic LABs                                           ; 380                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,354                 ;       ;
;     -- 7 input functions                                    ; 20                    ;       ;
;     -- 6 input functions                                    ; 515                   ;       ;
;     -- 5 input functions                                    ; 400                   ;       ;
;     -- 4 input functions                                    ; 507                   ;       ;
;     -- <=3 input functions                                  ; 912                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,523                 ;       ;
; Memory ALUT usage                                           ; 70                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 70                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,884                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,757 / 83,820        ; 3 %   ;
;         -- Secondary logic registers                        ; 127 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,768                 ;       ;
;         -- Routing optimization registers                   ; 116                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 111 / 499             ; 22 %  ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 316                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 7                     ;       ;
; M10K blocks                                                 ; 36 / 553              ; 7 %   ;
; Total MLAB memory bits                                      ; 1,728                 ;       ;
; Total block memory bits                                     ; 207,360 / 5,662,720   ; 4 %   ;
; Total block memory implementation bits                      ; 368,640 / 5,662,720   ; 7 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 3 / 16                ; 19 %  ;
; Quadrant clocks                                             ; 4 / 66                ; 6 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 2 / 4                 ; 50 %  ;
; Hard Memory Controllers                                     ; 2 / 2                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 2.5% / 2.4% / 2.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 15.2% / 16.2% / 22.2% ;       ;
; Maximum fan-out                                             ; 1430                  ;       ;
; Highest non-global fan-out                                  ; 1379                  ;       ;
; Total fan-out                                               ; 28971                 ;       ;
; Average fan-out                                             ; 3.62                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                             ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; InstrumentUnit_hps_0_hps_io_border:border ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2176 / 41910 ( 5 % )  ; 0 / 41910 ( 0 % )                         ; 66 / 41910 ( < 1 % ) ; 107 / 41910 ( < 1 % )          ;
; ALMs needed [=A-B+C]                                        ; 2176                  ; 0                                         ; 66                   ; 107                            ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2207 / 41910 ( 5 % )  ; 0 / 41910 ( 0 % )                         ; 75 / 41910 ( < 1 % ) ; 108 / 41910 ( < 1 % )          ;
;         [a] ALMs used for LUT logic and registers           ; 405                   ; 0                                         ; 22                   ; 53                             ;
;         [b] ALMs used for LUT logic                         ; 886                   ; 0                                         ; 34                   ; 49                             ;
;         [c] ALMs used for registers                         ; 876                   ; 0                                         ; 19                   ; 6                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                                         ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 111 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                         ; 9 / 41910 ( < 1 % )  ; 1 / 41910 ( < 1 % )            ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 80 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                         ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                         ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 73                    ; 0                                         ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 7                     ; 0                                         ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                         ; 0                    ; 0                              ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                       ; Low                  ; Low                            ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 359 / 4191 ( 9 % )    ; 0 / 4191 ( 0 % )                          ; 11 / 4191 ( < 1 % )  ; 51 / 4191 ( 1 % )              ;
;     -- Logic LABs                                           ; 355                   ; 0                                         ; 11                   ; 51                             ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                                         ; 0                    ; 0                              ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2173                  ; 0                                         ; 104                  ; 147                            ;
;     -- 7 input functions                                    ; 17                    ; 0                                         ; 1                    ; 2                              ;
;     -- 6 input functions                                    ; 463                   ; 0                                         ; 18                   ; 34                             ;
;     -- 5 input functions                                    ; 359                   ; 0                                         ; 16                   ; 25                             ;
;     -- 4 input functions                                    ; 440                   ; 0                                         ; 18                   ; 49                             ;
;     -- <=3 input functions                                  ; 824                   ; 0                                         ; 51                   ; 37                             ;
; Combinational ALUT usage for route-throughs                 ; 1503                  ; 0                                         ; 11                   ; 9                              ;
; Memory ALUT usage                                           ; 70                    ; 0                                         ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                         ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 70                    ; 0                                         ; 0                    ; 0                              ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                         ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                                           ;                      ;                                ;
;         -- Primary logic registers                          ; 2561 / 83820 ( 3 % )  ; 0 / 83820 ( 0 % )                         ; 80 / 83820 ( < 1 % ) ; 116 / 83820 ( < 1 % )          ;
;         -- Secondary logic registers                        ; 125 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                         ; 2 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                           ;                      ;                                ;
;         -- Design implementation registers                  ; 2572                  ; 0                                         ; 80                   ; 116                            ;
;         -- Routing optimization registers                   ; 114                   ; 0                                         ; 2                    ; 0                              ;
;                                                             ;                       ;                                           ;                      ;                                ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                                         ; 0                    ; 0                              ;
; I/O pins                                                    ; 24                    ; 13                                        ; 0                    ; 74                             ;
; I/O registers                                               ; 46                    ; 44                                        ; 0                    ; 226                            ;
; Total block memory bits                                     ; 199168                ; 0                                         ; 0                    ; 8192                           ;
; Total block memory implementation bits                      ; 358400                ; 0                                         ; 0                    ; 10240                          ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 35 / 553 ( 6 % )      ; 0 / 553 ( 0 % )                           ; 0 / 553 ( 0 % )      ; 1 / 553 ( < 1 % )              ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                           ; 0 / 116 ( 0 % )      ; 7 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 80 / 1325 ( 6 % )                         ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                           ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 34 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 10 / 425 ( 2 % )                          ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                            ; 0 / 8 ( 0 % )        ; 1 / 8 ( 12 % )                 ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                            ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                            ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 31 / 1300 ( 2 % )                         ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )             ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 10 / 400 ( 2 % )                          ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )              ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                            ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 2 / 400 ( < 1 % )                         ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 4 / 36 ( 11 % )                           ; 0 / 36 ( 0 % )       ; 7 / 36 ( 19 % )                ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 11 / 175 ( 6 % )                          ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )              ;
; PHY Clock Buffer                                            ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                             ; 0 / 8 ( 0 % )        ; 1 / 8 ( 12 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                           ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                            ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                           ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )                            ; 0 / 12 ( 0 % )       ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                            ; 0 / 54 ( 0 % )       ; 6 / 54 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                            ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Connections                                                 ;                       ;                                           ;                      ;                                ;
;     -- Input Connections                                    ; 4141                  ; 11                                        ; 120                  ; 987                            ;
;     -- Registered Input Connections                         ; 2746                  ; 0                                         ; 91                   ; 231                            ;
;     -- Output Connections                                   ; 952                   ; 33                                        ; 243                  ; 4031                           ;
;     -- Registered Output Connections                        ; 595                   ; 0                                         ; 242                  ; 603                            ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Internal Connections                                        ;                       ;                                           ;                      ;                                ;
;     -- Total Connections                                    ; 26075                 ; 1819                                      ; 896                  ; 10693                          ;
;     -- Registered Connections                               ; 13300                 ; 25                                        ; 693                  ; 1069                           ;
;                                                             ;                       ;                                           ;                      ;                                ;
; External Connections                                        ;                       ;                                           ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 24                                        ; 247                  ; 4822                           ;
;     -- InstrumentUnit_hps_0_hps_io_border:border            ; 24                    ; 20                                        ; 0                    ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 247                   ; 0                                         ; 0                    ; 116                            ;
;     -- hard_block:auto_generated_inst                       ; 4822                  ; 0                                         ; 116                  ; 80                             ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Partition Interface                                         ;                       ;                                           ;                      ;                                ;
;     -- Input Ports                                          ; 32                    ; 1                                         ; 37                   ; 1582                           ;
;     -- Output Ports                                         ; 62                    ; 26                                        ; 55                   ; 218                            ;
;     -- Bidir Ports                                          ; 50                    ; 10                                        ; 0                    ; 0                              ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Registered Ports                                            ;                       ;                                           ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                         ; 4                    ; 26                             ;
;     -- Registered Output Ports                              ; 0                     ; 0                                         ; 21                   ; 37                             ;
;                                                             ;                       ;                                           ;                      ;                                ;
; Port Connectivity                                           ;                       ;                                           ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                         ; 4                    ; 32                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                         ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                         ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                         ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                         ; 24                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                         ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                         ; 29                   ; 1226                           ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                         ; 44                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                          ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate  ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+------------+
; clk_clk          ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1431                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; SSTL-15         ; Off         ; --                        ; Fitter               ; -823531451 ;
; memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; -823531451 ;
; oct_rzqin        ; AC30  ; 5B       ; 89           ; 25           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15         ; Off         ; --                        ; Fitter               ; -823531451 ;
; reset_reset_n    ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; -823531451 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                              ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; memory_0_mem_a[0]     ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[10]    ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[11]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[12]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[13]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[14]    ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[1]     ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[2]     ; AH12  ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[3]     ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[4]     ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[5]     ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[6]     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[7]     ; AK13  ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[8]     ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_a[9]     ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_ba[0]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_ba[1]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_ba[2]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_cas_n[0] ; AH7   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_ck[0]    ; AA14  ; 3B       ; 36           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_ck_n[0]  ; AA15  ; 3B       ; 36           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_cke[0]   ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_cs_n[0]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_dm[0]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_dm[1]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_dm[2]    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_dm[3]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_odt[0]   ; AE16  ; 4A       ; 52           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_ras_n[0] ; AH8   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_reset_n  ; AK21  ; 4A       ; 68           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_0_mem_we_n[0]  ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[0]       ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[10]      ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[11]      ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[12]      ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[1]       ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[2]       ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[3]       ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[4]       ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[5]       ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[6]       ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[7]       ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[8]       ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[9]       ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cas_n      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck         ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck_n       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cke        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cs_n       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm         ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_odt        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ras_n      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_reset_n    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_we_n       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                              ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_0_mem_dq[0]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_0_mem_dq[10]   ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_0_mem_dq[11]   ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_0_mem_dq[12]   ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_0_mem_dq[13]   ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_0_mem_dq[14]   ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_0_mem_dq[15]   ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_0_mem_dq[16]   ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_0_mem_dq[17]   ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_0_mem_dq[18]   ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_0_mem_dq[19]   ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_0_mem_dq[1]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_0_mem_dq[20]   ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_0_mem_dq[21]   ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_0_mem_dq[22]   ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_0_mem_dq[23]   ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_0_mem_dq[24]   ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_0_mem_dq[25]   ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_0_mem_dq[26]   ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_0_mem_dq[27]   ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_0_mem_dq[28]   ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_0_mem_dq[29]   ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_0_mem_dq[2]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_0_mem_dq[30]   ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_0_mem_dq[31]   ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_0_mem_dq[3]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_0_mem_dq[4]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_0_mem_dq[5]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_0_mem_dq[6]    ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_0_mem_dq[7]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_0_mem_dq[8]    ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_0_mem_dq[9]    ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_0_mem_dqs[0]   ; V16   ; 4A       ; 52           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_0_mem_dqs[1]   ; V17   ; 4A       ; 60           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_0_mem_dqs[2]   ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_0_mem_dqs[3]   ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_0_mem_dqs_n[0] ; W16   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_0_mem_dqs_n[1] ; W17   ; 4A       ; 60           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_0_mem_dqs_n[2] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_0_mem_dqs_n[3] ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                                                                            ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dq[0]      ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                     ;
; memory_mem_dq[1]      ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                     ;
; memory_mem_dq[2]      ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                     ;
; memory_mem_dq[3]      ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                     ;
; memory_mem_dq[4]      ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                     ;
; memory_mem_dq[5]      ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                     ;
; memory_mem_dq[6]      ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                     ;
; memory_mem_dq[7]      ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                     ;
; memory_mem_dqs        ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                     ;
; memory_mem_dqs_n      ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                 ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 25 / 48 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 4A       ; 47 / 80 ( 59 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 5A       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 1 / 16 ( 6 % )   ; 1.5V          ; --           ; 2.5V          ;
; 6B       ; 1 / 44 ( 2 % )   ; 1.5V          ; --           ; 2.5V          ;
; 6A       ; 35 / 56 ( 63 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; memory_0_mem_ck[0]              ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; memory_0_mem_ck_n[0]            ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; memory_0_mem_dqs_n[2]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; memory_0_mem_cs_n[0]            ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; memory_0_mem_dqs[3]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B       ; oct_rzqin                       ; input  ; SSTL-15                         ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; memory_0_mem_dqs_n[3]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A       ; reset_reset_n                   ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; memory_0_mem_odt[0]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; memory_0_mem_dq[1]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; memory_0_mem_dq[17]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; memory_0_mem_dq[16]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; memory_0_mem_dq[29]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; memory_0_mem_dq[28]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; clk_clk                         ; input  ; SSTL-15                         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; memory_0_mem_dq[3]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; memory_0_mem_dq[0]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; memory_0_mem_dq[13]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; memory_0_mem_dq[21]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; memory_0_mem_dq[20]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; memory_0_mem_dq[25]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; memory_0_mem_dq[24]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; memory_0_mem_a[14]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; memory_0_mem_a[4]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; memory_0_mem_dq[2]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A       ; memory_0_mem_dq[10]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; memory_0_mem_dq[12]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; memory_0_mem_dq[5]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; memory_0_mem_dq[18]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; memory_0_mem_dm[1]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; memory_0_mem_dq[30]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; memory_0_mem_cas_n[0]           ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; memory_0_mem_ras_n[0]           ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; memory_0_mem_ba[0]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; memory_0_mem_a[2]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; memory_0_mem_a[8]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; memory_0_mem_a[9]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; memory_0_mem_a[5]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; memory_0_mem_dm[0]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; memory_0_mem_dq[7]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; memory_0_mem_dq[4]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; memory_0_mem_dq[22]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; memory_0_mem_dq[15]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; memory_0_mem_we_n[0]            ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; memory_0_mem_a[10]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; memory_0_mem_ba[1]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; memory_0_mem_a[3]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; memory_0_mem_a[0]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ; 0.75V               ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; memory_0_mem_dq[6]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; memory_0_mem_dq[9]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; memory_0_mem_dq[14]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; memory_0_mem_cke[0]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; memory_0_mem_dq[26]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; memory_0_mem_dm[3]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; memory_0_mem_a[12]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; memory_0_mem_a[13]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; memory_0_mem_a[11]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; memory_0_mem_ba[2]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; memory_0_mem_a[6]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; memory_0_mem_a[7]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; memory_0_mem_a[1]               ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ; 0.75V               ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; memory_0_mem_dq[8]              ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; memory_0_mem_dq[11]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; memory_0_mem_reset_n            ; output ; 1.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; memory_0_mem_dq[19]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; memory_0_mem_dm[2]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; memory_0_mem_dq[23]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; memory_0_mem_dq[27]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; memory_0_mem_dq[31]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 3          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A       ; memory_mem_dm                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A       ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; memory_mem_dqs_n                ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; memory_mem_dqs                  ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 19         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                            ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; memory_0_mem_dqs[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; memory_0_mem_dqs[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A       ; memory_0_mem_dqs_n[0]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; memory_0_mem_dqs_n[1]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A       ; memory_0_mem_dqs[2]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                       ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_wys_m                                                                            ; DLL_X7_Y0_N0   ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                           ; Removed Component                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHY Clock Buffers                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;  InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf                                                            ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf                 ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf                 ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf                 ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf                 ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                          ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                         ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                           ;
;     -- PLL Type                                                                                                                         ; Integer PLL               ;
;     -- PLL Location                                                                                                                     ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                          ; none                      ;
;     -- PLL Bandwidth                                                                                                                    ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                          ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                                        ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                       ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                               ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                ; 108.333333 MHz            ;
;     -- PLL Enable                                                                                                                       ; On                        ;
;     -- PLL Fractional Division                                                                                                          ; N/A                       ;
;     -- M Counter                                                                                                                        ; 12                        ;
;     -- N Counter                                                                                                                        ; 2                         ;
;     -- PLL Refclk Select                                                                                                                ;                           ;
;             -- PLL Refclk Select Location                                                                                               ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                       ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                       ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                          ; N/A                       ;
;             -- CORECLKIN source                                                                                                         ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                       ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                        ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                         ; N/A                       ;
;             -- CLKIN(0) source                                                                                                          ; clk_clk~input             ;
;             -- CLKIN(1) source                                                                                                          ; N/A                       ;
;             -- CLKIN(2) source                                                                                                          ; N/A                       ;
;             -- CLKIN(3) source                                                                                                          ; N/A                       ;
;     -- PLL Output Counter                                                                                                               ;                           ;
;         -- InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER     ;                           ;
;             -- Output Clock Frequency                                                                                                   ; 300.0 MHz                 ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y4_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; Off                       ;
;             -- Duty Cycle                                                                                                               ; 50.0000                   ;
;             -- Phase Shift                                                                                                              ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                ; 1                         ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                         ;
;             -- C Counter PRST                                                                                                           ; 1                         ;
;         -- InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                           ;
;             -- Output Clock Frequency                                                                                                   ; 60.0 MHz                  ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; On                        ;
;             -- Duty Cycle                                                                                                               ; 50.0000                   ;
;             -- Phase Shift                                                                                                              ; 9.000000 degrees          ;
;             -- C Counter                                                                                                                ; 5                         ;
;             -- C Counter PH Mux PRST                                                                                                    ; 1                         ;
;             -- C Counter PRST                                                                                                           ; 1                         ;
;         -- InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                           ;
;             -- Output Clock Frequency                                                                                                   ; 20.0 MHz                  ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; On                        ;
;             -- Duty Cycle                                                                                                               ; 50.0000                   ;
;             -- Phase Shift                                                                                                              ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                ; 15                        ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                         ;
;             -- C Counter PRST                                                                                                           ; 1                         ;
;         -- InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                   ; 300.0 MHz                 ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; Off                       ;
;             -- Duty Cycle                                                                                                               ; 50.0000                   ;
;             -- Phase Shift                                                                                                              ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                ; 1                         ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                         ;
;             -- C Counter PRST                                                                                                           ; 1                         ;
;         -- InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                           ;
;             -- Output Clock Frequency                                                                                                   ; 300.0 MHz                 ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y1_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; Off                       ;
;             -- Duty Cycle                                                                                                               ; 50.0000                   ;
;             -- Phase Shift                                                                                                              ; 270.000000 degrees        ;
;             -- C Counter                                                                                                                ; 1                         ;
;             -- C Counter PH Mux PRST                                                                                                    ; 6                         ;
;             -- C Counter PRST                                                                                                           ; 1                         ;
;         -- InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                   ; 60.0 MHz                  ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; On                        ;
;             -- Duty Cycle                                                                                                               ; 50.0000                   ;
;             -- Phase Shift                                                                                                              ; 9.000000 degrees          ;
;             -- C Counter                                                                                                                ; 5                         ;
;             -- C Counter PH Mux PRST                                                                                                    ; 1                         ;
;             -- C Counter PRST                                                                                                           ; 1                         ;
;                                                                                                                                         ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Library Name   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; |InstrumentUnit                                                                                                                                  ; 2184.5 (15.2)        ; 2387.0 (15.5)                    ; 282.0 (0.3)                                       ; 79.5 (0.0)                       ; 40.0 (0.0)           ; 2354 (18)           ; 2884 (0)                  ; 316 (316)     ; 207360            ; 36    ; 0          ; 111  ; 0            ; |InstrumentUnit                                                                                                                                                                                                                                                                                                                                                                                           ; InstrumentUnit ;
;    |InstrumentUnit_hps_0:hps_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                ; InstrumentUnit ;
;       |InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                           ; InstrumentUnit ;
;       |InstrumentUnit_hps_0_hps_io:hps_io|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                             ; InstrumentUnit ;
;          |InstrumentUnit_hps_0_hps_io_border:border|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                   ; InstrumentUnit ;
;             |hps_sdram:hps_sdram_inst|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                          ; InstrumentUnit ;
;                |altera_mem_if_dll_cyclonev:dll|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                           ; InstrumentUnit ;
;                |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                     ; InstrumentUnit ;
;                |altera_mem_if_oct_cyclonev:oct|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                           ; InstrumentUnit ;
;                |hps_sdram_p0:p0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                          ; InstrumentUnit ;
;                   |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                     ; InstrumentUnit ;
;                      |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                              ; InstrumentUnit ;
;                         |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                           ; InstrumentUnit ;
;                            |altddio_out:clock_gen[0].umem_ck_pad|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                      ; work           ;
;                               |ddio_out_uqe:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                          ; work           ;
;                            |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                            ; InstrumentUnit ;
;                            |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                           ; InstrumentUnit ;
;                            |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                           ; InstrumentUnit ;
;                            |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                           ; InstrumentUnit ;
;                            |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                            ; InstrumentUnit ;
;                            |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                             ; InstrumentUnit ;
;                            |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                    ; InstrumentUnit ;
;                            |hps_sdram_p0_generic_ddio:ubank_pad|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                       ; InstrumentUnit ;
;                            |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                        ; InstrumentUnit ;
;                            |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                    ; InstrumentUnit ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                               ; InstrumentUnit ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                   ; InstrumentUnit ;
;                      |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                     ; InstrumentUnit ;
;                |hps_sdram_pll:pll|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                        ; InstrumentUnit ;
;    |InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|                                                                                        ; 1078.3 (0.0)         ; 1319.5 (0.0)                     ; 249.2 (0.0)                                       ; 8.0 (0.0)                        ; 40.0 (0.0)           ; 1585 (0)            ; 1377 (0)                  ; 0 (0)         ; 199168            ; 35    ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0                                                                                                                                                                                                                                                                                                                                      ; InstrumentUnit ;
;       |InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|                                                                                        ; 342.2 (0.0)          ; 443.7 (0.0)                      ; 102.1 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 546 (0)             ; 482 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster                                                                                                                                                                                                                                                                                    ; InstrumentUnit ;
;          |altera_avalon_packets_to_master:transacto|                                                                                             ; 109.2 (0.0)          ; 141.7 (0.0)                      ; 32.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (0)             ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                          ; InstrumentUnit ;
;             |packets_to_master:p2m|                                                                                                              ; 109.2 (109.2)        ; 141.7 (141.7)                    ; 32.5 (32.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (188)           ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                    ; InstrumentUnit ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                            ; 14.0 (14.0)          ; 16.7 (16.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                         ; InstrumentUnit ;
;             |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                    ; work           ;
;                |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                     ; work           ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 6.7 (6.7)            ; 11.5 (11.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                              ; InstrumentUnit ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 197.8 (0.0)          ; 258.1 (0.0)                      ; 60.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 293 (0)             ; 287 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                   ; InstrumentUnit ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 196.5 (0.0)          ; 257.2 (0.0)                      ; 61.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 290 (0)             ; 287 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                 ; InstrumentUnit ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 10.2 (2.2)           ; 22.9 (8.0)                       ; 12.8 (5.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 53 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                     ; InstrumentUnit ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 7.8 (7.8)            ; 9.4 (9.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                         ; InstrumentUnit ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                      ; work           ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                                               ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                      ; work           ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                          ; 0.9 (0.8)            ; 12.8 (8.3)                       ; 11.9 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                          ; InstrumentUnit ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.2 (0.2)            ; 4.5 (0.8)                        ; 4.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                               ; InstrumentUnit ;
;                      |altera_std_synchronizer:synchronizer|                                                                                      ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                          ; work           ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                            ; 184.7 (177.8)        ; 219.9 (206.7)                    ; 35.6 (29.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 281 (271)           ; 204 (184)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                            ; InstrumentUnit ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                               ; InstrumentUnit ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                 ; InstrumentUnit ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                   ; work           ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                          ; work           ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                  ; work           ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                       ; work           ;
;                |altera_std_synchronizer:synchronizer|                                                                                            ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                            ; work           ;
;             |altera_jtag_sld_node:node|                                                                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                         ; InstrumentUnit ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                       ; work           ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                              ; InstrumentUnit ;
;          |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                             ; InstrumentUnit ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                  ; InstrumentUnit ;
;       |InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|                                                                                                  ; 6.8 (0.5)            ; 15.8 (0.5)                       ; 8.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0                                                                                                                                                                                                                                                                                              ; InstrumentUnit ;
;          |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|                                                                          ; 6.3 (6.0)            ; 15.2 (6.5)                       ; 8.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                 ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                  ; InstrumentUnit ;
;                |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                       ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc                ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc               ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc               ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc               ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc                ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad                        ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad                           ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad                            ; InstrumentUnit ;
;                   |InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad                        ; InstrumentUnit ;
;                   |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                  ; work           ;
;                      |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                      ; work           ;
;                |InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                           ; InstrumentUnit ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; InstrumentUnit ;
;                |InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                           ; InstrumentUnit ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; InstrumentUnit ;
;                |InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                           ; InstrumentUnit ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; InstrumentUnit ;
;                |InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                           ; InstrumentUnit ;
;                   |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc                                                                                                                                                                         ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|                                                                                  ; 0.3 (0.2)            ; 8.8 (0.2)                        ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset                                                                                                                                                                               ; InstrumentUnit ;
;                |InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|                                                                  ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk                                                                                                                ; InstrumentUnit ;
;                |InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|                                                                  ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk                                                                                                                ; InstrumentUnit ;
;       |InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0                                                                                                                                                                                                                                                                                          ; InstrumentUnit ;
;       |InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|                                                                                                  ; 729.3 (0.0)          ; 860.0 (0.0)                      ; 138.2 (0.0)                                       ; 7.5 (0.0)                        ; 40.0 (0.0)           ; 1023 (0)            ; 866 (0)                   ; 0 (0)         ; 198656            ; 34    ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0                                                                                                                                                                                                                                                                                              ; InstrumentUnit ;
;          |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|                                                              ; 154.6 (0.0)          ; 180.8 (0.0)                      ; 28.1 (0.0)                                        ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 267 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                     ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                         ; 4.0 (4.0)            ; 6.7 (6.7)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                          ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                 ; 3.5 (3.5)            ; 5.0 (5.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                  ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                     ; 45.1 (37.3)          ; 51.4 (42.5)                      ; 7.2 (6.2)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 69 (58)             ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                      ; InstrumentUnit ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 7.8 (6.3)            ; 8.9 (7.4)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (9)              ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                         ; InstrumentUnit ;
;                   |altera_merlin_arb_adder:adder|                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                           ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                     ; 26.7 (23.6)          ; 33.5 (30.0)                      ; 7.7 (7.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 51 (47)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                      ; InstrumentUnit ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                         ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|                                                               ; 5.5 (5.5)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router                                                                                                                                                ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|                                                       ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001                                                                                                                                        ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                  ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                  ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                             ; 13.0 (13.0)          ; 13.2 (13.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                              ; InstrumentUnit ;
;             |InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                     ; 8.0 (8.0)            ; 8.1 (8.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                      ; InstrumentUnit ;
;             |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                                 ; InstrumentUnit ;
;             |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 6.0 (6.0)            ; 7.7 (7.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                               ; InstrumentUnit ;
;             |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 3.8 (3.8)            ; 5.1 (5.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                    ; InstrumentUnit ;
;             |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                     ; InstrumentUnit ;
;             |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                               ; InstrumentUnit ;
;             |altera_merlin_master_agent:cpu_inst_instruction_master_agent|                                                                       ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent                                                                                                                                                        ; InstrumentUnit ;
;             |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                      ; InstrumentUnit ;
;             |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                     ; InstrumentUnit ;
;             |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                              ; InstrumentUnit ;
;             |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                                      ; InstrumentUnit ;
;             |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                         ; InstrumentUnit ;
;             |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                          ; InstrumentUnit ;
;             |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 9.2 (9.2)            ; 11.8 (11.8)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                                            ; InstrumentUnit ;
;             |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                          ; InstrumentUnit ;
;             |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                               ; InstrumentUnit ;
;             |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                ; InstrumentUnit ;
;             |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 3.9 (3.9)            ; 5.3 (5.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                 ; InstrumentUnit ;
;          |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 47.5 (47.5)          ; 61.8 (61.8)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                           ; InstrumentUnit ;
;          |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 247.0 (246.7)        ; 289.0 (288.5)                    ; 46.5 (46.3)                                       ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 391 (391)           ; 341 (340)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                       ; InstrumentUnit ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                    ; InstrumentUnit ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                          ; work           ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                           ; work           ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                    ; InstrumentUnit ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                          ; work           ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                           ; work           ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                 ; InstrumentUnit ;
;          |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                    ; InstrumentUnit ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                          ; work           ;
;                |altsyncram_ktl1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated                                                                                                                                                                           ; work           ;
;          |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.5 (4.5)            ; 7.5 (7.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                    ; InstrumentUnit ;
;          |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                                                            ; InstrumentUnit ;
;          |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 25.3 (4.0)           ; 26.4 (4.6)                       ; 1.1 (0.6)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 7 (7)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                   ; InstrumentUnit ;
;             |altsyncram:altsyncram_component|                                                                                                    ; 21.3 (0.0)           ; 21.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                   ; work           ;
;                |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.3 (21.3)          ; 21.8 (21.8)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                    ; work           ;
;          |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 247.7 (213.5)        ; 291.0 (251.7)                    ; 44.3 (38.8)                                       ; 1.0 (0.7)                        ; 20.0 (0.0)           ; 331 (305)           ; 257 (231)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                     ; InstrumentUnit ;
;             |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 8.4 (7.9)            ; 10.0 (9.6)                       ; 1.9 (2.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (3)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                              ; InstrumentUnit ;
;                |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                           ; InstrumentUnit ;
;             |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 25.8 (0.0)           ; 29.3 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                  ; InstrumentUnit ;
;                |altdpram:altdpram_component|                                                                                                     ; 25.8 (0.0)           ; 29.3 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                      ; work           ;
;                   |dpram_k3s1:auto_generated|                                                                                                    ; 25.8 (20.0)          ; 29.3 (20.0)                      ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                            ; work           ;
;                      |decode_5la:wr_decode|                                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                       ; work           ;
;                      |mux_7hb:rd_mux|                                                                                                            ; 5.2 (5.2)            ; 8.3 (8.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                             ; work           ;
;       |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                      ; InstrumentUnit ;
;       |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                 ; InstrumentUnit ;
;       |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                      ; InstrumentUnit ;
;    |InstrumentUnit_mm_interconnect_0:mm_interconnect_0|                                                                                          ; 1028.3 (0.0)         ; 975.0 (0.0)                      ; 18.2 (0.0)                                        ; 71.5 (0.0)                       ; 0.0 (0.0)            ; 645 (0)             ; 1419 (0)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                        ; InstrumentUnit ;
;       |InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                         ; 72.6 (69.4)          ; 74.5 (71.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (145)           ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                       ; InstrumentUnit ;
;          |altera_merlin_arbitrator:arb|                                                                                                          ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                          ; InstrumentUnit ;
;       |InstrumentUnit_mm_interconnect_0_router_002:router_002|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                 ; InstrumentUnit ;
;       |InstrumentUnit_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                     ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                   ; InstrumentUnit ;
;       |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|                                                                          ; 22.5 (22.5)          ; 23.5 (23.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 21 (21)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo                                                                                                                                                                                                                                                                        ; InstrumentUnit ;
;          |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                   ; work           ;
;             |altsyncram_k6n1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated                                                                                                                                                                                                                    ; work           ;
;       |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|                                                                            ; 674.2 (674.2)        ; 611.7 (611.7)                    ; 8.0 (8.0)                                         ; 70.5 (70.5)                      ; 0.0 (0.0)            ; 76 (76)             ; 1179 (1179)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; InstrumentUnit ;
;       |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                                   ; 75.2 (26.8)          ; 76.0 (27.5)                      ; 1.8 (0.7)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 123 (49)            ; 41 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                                                                 ; InstrumentUnit ;
;          |altera_merlin_address_alignment:align_address_to_size|                                                                                 ; 48.3 (48.3)          ; 48.5 (48.5)                      ; 1.2 (1.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                           ; InstrumentUnit ;
;       |altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|                                                                       ; 164.7 (0.0)          ; 168.3 (0.0)                      ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 223 (0)             ; 160 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter                                                                                                                                                                                                                                                                     ; InstrumentUnit ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                       ; 164.7 (143.0)        ; 168.3 (146.7)                    ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 223 (193)           ; 160 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                     ; InstrumentUnit ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                              ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                               ; InstrumentUnit ;
;             |altera_merlin_burst_adapter_min:the_min|                                                                                            ; 19.2 (11.0)          ; 19.2 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                             ; InstrumentUnit ;
;                |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                                   ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                               ; InstrumentUnit ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                   ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                    ; InstrumentUnit ;
;                |altera_merlin_burst_adapter_subtractor:bc_sub|                                                                                   ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                               ; InstrumentUnit ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract                                                    ; InstrumentUnit ;
;                |altera_merlin_burst_adapter_subtractor:da_sub|                                                                                   ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                               ; InstrumentUnit ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                   ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                    ; InstrumentUnit ;
;       |altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|                                                                                 ; 17.7 (2.2)           ; 18.5 (3.0)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (7)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent                                                                                                                                                                                                                                                                               ; InstrumentUnit ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                 ; InstrumentUnit ;
;    |altera_reset_controller:rst_controller|                                                                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                    ; InstrumentUnit ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                         ; InstrumentUnit ;
;    |altera_reset_controller:rst_controller_001|                                                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                ; InstrumentUnit ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                     ; InstrumentUnit ;
;    |sld_hub:auto_hub|                                                                                                                            ; 62.0 (0.5)           ; 74.0 (0.5)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (1)             ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; work           ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                              ; 61.5 (1.8)           ; 73.5 (2.5)                       ; 12.0 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (1)             ; 82 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab    ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                                                                       ; 59.7 (0.0)           ; 71.0 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (0)             ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                              ; alt_sld_fab    ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                       ; 59.7 (40.0)          ; 71.0 (46.1)                      ; 11.3 (6.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (67)            ; 77 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                 ; work           ;
;                |sld_rom_sr:hub_info_reg|                                                                                                         ; 9.3 (9.3)            ; 11.5 (11.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                         ; work           ;
;                |sld_shadow_jsm:shadow_jsm|                                                                                                       ; 10.3 (10.3)          ; 13.4 (13.4)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |InstrumentUnit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                       ; work           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                        ;
+-----------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                  ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; memory_mem_a[0]       ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck         ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm         ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_a[0]     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[1]     ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[2]     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[3]     ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[4]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[5]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[6]     ; Output   ; --    ; --   ; --   ; --   ; (1)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[7]     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[8]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[9]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[10]    ; Output   ; --    ; --   ; --   ; --   ; (1)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[11]    ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[12]    ; Output   ; --    ; --   ; --   ; --   ; (1)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[13]    ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_a[14]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_ba[0]    ; Output   ; --    ; --   ; --   ; --   ; (1)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_ba[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_ba[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_ck[0]    ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_0_mem_ck_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_0_mem_cke[0]   ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_cs_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_dm[0]    ; Output   ; --    ; --   ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dm[1]    ; Output   ; --    ; --   ; --   ; --   ; (1)   ; (1)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dm[2]    ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dm[3]    ; Output   ; --    ; --   ; --   ; --   ; (1)   ; (1)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_ras_n[0] ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_cas_n[0] ; Output   ; --    ; --   ; --   ; --   ; (1)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_we_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (1)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_reset_n  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_0_mem_odt[0]   ; Output   ; --    ; --   ; --   ; --   ; (1)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_dq[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n      ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dq[0]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[1]    ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[2]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[3]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[4]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[5]    ; Bidir    ; (2)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[6]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[7]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[8]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[9]    ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[10]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[11]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[12]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[13]   ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[14]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[15]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[16]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[17]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[18]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[19]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[20]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[21]   ; Bidir    ; (3)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[22]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[23]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[24]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[25]   ; Bidir    ; (2)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[26]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[27]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)   ; (3)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[28]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[29]   ; Bidir    ; (2)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[30]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dq[31]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (2)   ; (2)   ; (0)    ; --                     ; --                       ;
; memory_0_mem_dqs[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dqs[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dqs[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dqs[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dqs_n[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dqs_n[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dqs_n[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_0_mem_dqs_n[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; oct_rzqin             ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; clk_clk               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; reset_reset_n         ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-----------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1                     ; 0                 ; 0       ;
; memory_mem_dqs                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; memory_mem_dqs_n                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; memory_0_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_0_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_0_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_0_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_0_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_0_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_0_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_0_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; memory_0_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|hphy_inst                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|comb~0                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                           ; 1                 ; 0       ;
;      - InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                                                        ; HPSINTERFACEHPS2FPGA_X52_Y47_N111     ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                            ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                           ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                           ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                           ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                            ; CLKPHASESELECT_X89_Y77_N7             ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                             ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                              ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                      ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                   ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                              ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                             ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                     ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                     ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                  ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                       ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                            ; HPSSDRAMPLL_X84_Y41_N111              ; 60      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                      ; HPSSDRAMPLL_X84_Y41_N111              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~2                                                                                                                                                                                                                                  ; LABCELL_X16_Y4_N15                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~3                                                                                                                                                                                                                                   ; LABCELL_X16_Y4_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~1                                                                                                                                                                                                                                   ; LABCELL_X17_Y4_N54                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                      ; LABCELL_X12_Y4_N36                    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~1                                                                                                                                                                                                                                  ; LABCELL_X12_Y4_N48                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~5                                                                                                                                                                                                                                   ; LABCELL_X12_Y4_N54                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~4                                                                                                                                                                                                                              ; LABCELL_X12_Y4_N33                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~5                                                                                                                                                                                                                                  ; LABCELL_X12_Y3_N33                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                     ; LABCELL_X16_Y3_N0                     ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                ; FF_X13_Y5_N32                         ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                ; FF_X13_Y5_N53                         ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                           ; FF_X13_Y3_N8                          ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                               ; FF_X13_Y3_N29                         ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                      ; LABCELL_X12_Y3_N3                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                ; MLABCELL_X15_Y4_N9                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                ; LABCELL_X11_Y4_N54                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~3                                                                                                                                                                                                                                ; LABCELL_X13_Y3_N12                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                 ; LABCELL_X13_Y4_N0                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y9_N39                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                               ; LABCELL_X7_Y9_N3                      ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                ; LABCELL_X10_Y9_N36                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                                         ; LABCELL_X13_Y4_N36                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                               ; FF_X11_Y2_N17                         ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1                                                                                             ; LABCELL_X10_Y2_N9                     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                    ; MLABCELL_X15_Y2_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                     ; LABCELL_X4_Y6_N3                      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                              ; MLABCELL_X3_Y4_N12                    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                              ; MLABCELL_X3_Y4_N27                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                   ; MLABCELL_X3_Y6_N18                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                       ; FF_X6_Y6_N16                          ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~0                                                                                                                                ; MLABCELL_X3_Y2_N15                    ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                                                ; MLABCELL_X3_Y4_N51                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                    ; FF_X3_Y4_N10                          ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                        ; MLABCELL_X3_Y4_N6                     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                        ; LABCELL_X4_Y4_N39                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                      ; LABCELL_X4_Y4_N45                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                          ; MLABCELL_X3_Y4_N30                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                           ; LABCELL_X4_Y2_N48                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                        ; LABCELL_X2_Y5_N6                      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                             ; LABCELL_X2_Y5_N9                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                                                                                                            ; LABCELL_X7_Y2_N15                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                            ; LABCELL_X7_Y4_N48                     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                            ; LABCELL_X4_Y2_N3                      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                ; LABCELL_X7_Y3_N45                     ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                ; LABCELL_X7_Y3_N54                     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                             ; LABCELL_X7_Y3_N57                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                  ; LABCELL_X2_Y5_N54                     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                          ; LABCELL_X4_Y1_N0                      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~0                                                                                                                          ; LABCELL_X4_Y1_N36                     ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                              ; MLABCELL_X6_Y4_N33                    ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~3                                                                                                             ; MLABCELL_X6_Y4_N0                     ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                            ; MLABCELL_X6_Y4_N12                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                 ; LABCELL_X2_Y5_N21                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                                         ; MLABCELL_X6_Y4_N51                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                ; FF_X6_Y4_N26                          ; 47      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y2_N9                    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; FF_X31_Y1_N50                         ; 233     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X34_Y0_N4              ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X58_Y0_N4              ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X50_Y0_N4              ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X66_Y0_N4              ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X26_Y0_N4              ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X36_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X36_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                  ; CLKPHASESELECT_X34_Y0_N1              ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X52_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X52_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X50_Y0_N5              ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X50_Y0_N1              ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X50_Y0_N19                 ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X50_Y0_N7                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X50_Y0_N6              ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X50_Y0_N64                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X50_Y0_N47                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X50_Y0_N81                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X52_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X54_Y0_N24                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X54_Y0_N7                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X54_Y0_N41                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X56_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X60_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X60_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X58_Y0_N5              ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X58_Y0_N1              ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X58_Y0_N19                 ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X58_Y0_N7                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X58_Y0_N6              ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X58_Y0_N64                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X58_Y0_N47                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X58_Y0_N81                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X60_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X62_Y0_N24                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X62_Y0_N7                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X62_Y0_N41                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X64_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X68_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X68_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X66_Y0_N5              ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X66_Y0_N1              ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X66_Y0_N19                 ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X66_Y0_N7                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X66_Y0_N6              ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X66_Y0_N64                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X66_Y0_N47                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X66_Y0_N81                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X68_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X70_Y0_N24                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X70_Y0_N7                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X70_Y0_N41                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X72_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X76_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X76_Y0_N3               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X74_Y0_N5              ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X74_Y0_N1              ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X74_Y0_N19                 ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X74_Y0_N7                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X74_Y0_N6              ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X74_Y0_N64                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X74_Y0_N47                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X74_Y0_N81                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X76_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X78_Y0_N24                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X78_Y0_N7                  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X78_Y0_N41                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X80_Y0_N58                 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                               ; FF_X77_Y1_N5                          ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                              ; FF_X37_Y3_N14                         ; 177     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                                                               ; LABCELL_X4_Y3_N39                     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                    ; PLLLVDSOUTPUT_X0_Y2_N2                ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                   ; PLLLVDSOUTPUT_X0_Y2_N2                ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                         ; PLLDLLOUTPUT_X0_Y7_N2                 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                        ; PLLLVDSOUTPUT_X0_Y1_N2                ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 942     ; Clock                      ; yes    ; Regional Clock       ; RCLK32           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 100     ; Clock                      ; yes    ; Regional Clock       ; RCLK22           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 19      ; Clock                      ; yes    ; Regional Clock       ; RCLK34           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 264     ; Clock                      ; yes    ; Regional Clock       ; RCLK24           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                           ; FRACTIONALPLL_X0_Y1_N0                ; 3       ; Async. load                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                 ; LABCELL_X22_Y6_N0                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                  ; MLABCELL_X21_Y3_N51                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                            ; LABCELL_X18_Y3_N45                    ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                              ; LABCELL_X19_Y3_N24                    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y4_N24                    ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                               ; FF_X18_Y3_N17                         ; 61      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y4_N54                    ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                           ; FF_X30_Y6_N14                         ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                    ; LABCELL_X31_Y2_N3                     ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                        ; FF_X39_Y4_N35                         ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[1]~0                                                                                                                                                                                                                                                       ; LABCELL_X35_Y4_N6                     ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                           ; FF_X57_Y4_N35                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                          ; LABCELL_X30_Y6_N51                    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                 ; LABCELL_X33_Y5_N21                    ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                         ; LABCELL_X23_Y4_N27                    ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y3_N18                   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y3_N27                   ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                    ; FF_X31_Y3_N11                         ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                         ; LABCELL_X35_Y3_N33                    ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                                                       ; LABCELL_X33_Y6_N6                     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                           ; FF_X59_Y4_N11                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                               ; FF_X33_Y2_N38                         ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[1]~0                                                                                                                                                                                                                                             ; LABCELL_X30_Y3_N42                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                             ; LABCELL_X30_Y2_N51                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                   ; LABCELL_X31_Y2_N6                     ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                         ; LABCELL_X23_Y4_N45                    ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                    ; FF_X25_Y2_N13                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                     ; FF_X31_Y1_N11                         ; 661     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y3_N18                    ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y4_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y3_N27                    ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[2]~0                                                                                                                                                                                                                                                                 ; LABCELL_X55_Y2_N36                    ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[25]~0                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y4_N24                   ; 33      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][9]~7                                                                                                                                                                                                                                                      ; LABCELL_X51_Y5_N12                    ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                                                                            ; LABCELL_X53_Y5_N3                     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[11]~0                                                                                                                                                                                                                                                           ; LABCELL_X51_Y4_N12                    ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                                                   ; FF_X51_Y4_N47                         ; 25      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                      ; LABCELL_X43_Y3_N33                    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                      ; LABCELL_X43_Y3_N27                    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                ; LABCELL_X48_Y38_N0                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y38_N24                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y35_N48                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|read~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y35_N42                  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y34_N39                   ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y34_N36                   ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y32_N6                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y32_N21                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y31_N42                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y30_N39                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y30_N39                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y30_N51                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y30_N21                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y31_N3                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y31_N21                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y32_N42                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y34_N57                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y32_N12                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y32_N54                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y33_N36                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y32_N9                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y33_N42                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y31_N57                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y31_N48                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y31_N21                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y30_N27                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y30_N51                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y32_N6                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y32_N18                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y32_N24                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always32~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y30_N45                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always33~0                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y29_N15                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always34~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N27                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always35~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N24                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always36~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N9                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always37~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N6                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always38~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N51                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always39~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N48                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y34_N51                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always40~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N21                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always41~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N18                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always42~0                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N57                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always43~0                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y30_N15                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always44~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y32_N42                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always45~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y33_N48                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always46~0                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y35_N33                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always47~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y35_N18                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y32_N51                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y32_N54                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y32_N0                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y31_N9                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y32_N30                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y32_N36                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N8                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N44                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N8                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N38                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N56                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N14                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N20                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N2                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N44                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N47                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N41                        ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N5                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N23                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N17                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N59                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N41                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N32                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N59                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N56                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N20                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N2                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N38                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N5                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N23                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N47                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[33]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N50                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[34]                                                                                                                                                                                                                                                                                         ; FF_X48_Y31_N53                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[35]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N56                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[36]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N5                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[37]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N2                         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[38]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N47                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[39]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N44                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N11                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[40]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N17                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[41]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N14                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[42]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N35                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[43]                                                                                                                                                                                                                                                                                         ; FF_X42_Y29_N38                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[44]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N53                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[45]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N50                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[46]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N35                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[47]                                                                                                                                                                                                                                                                                         ; FF_X40_Y32_N29                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[47]~2                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y35_N54                   ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N17                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N14                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N35                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N32                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N26                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                          ; FF_X48_Y31_N29                        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y35_N57                   ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|awready~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y35_N9                    ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                              ; LABCELL_X46_Y35_N39                   ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                               ; LABCELL_X45_Y35_N12                   ; 95      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                   ; FF_X47_Y39_N14                        ; 124     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                                ; MLABCELL_X47_Y35_N24                  ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X0_Y2_N3                         ; 323     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X0_Y2_N3                         ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                         ; FF_X51_Y27_N14                        ; 1379    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                             ; FF_X46_Y45_N41                        ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                               ; PIN_AF14                              ; 1428    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_AD27                              ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                     ; FF_X1_Y2_N59                          ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                                                                            ; LABCELL_X2_Y2_N45                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                                          ; LABCELL_X1_Y3_N6                      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                                                                             ; LABCELL_X1_Y4_N24                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                                                                                                                                                             ; LABCELL_X2_Y3_N15                     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1                                                                                                                                                                                                               ; LABCELL_X2_Y3_N18                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                                                                                                                                ; LABCELL_X1_Y6_N33                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                                                                                                                                                                                      ; LABCELL_X2_Y3_N36                     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1                                                                                                                                                                                        ; LABCELL_X2_Y6_N9                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1                                                                                                                                                                                   ; LABCELL_X2_Y6_N6                      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; FF_X1_Y3_N23                          ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; FF_X1_Y4_N47                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; FF_X1_Y2_N29                          ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; FF_X1_Y4_N50                          ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                   ; LABCELL_X1_Y2_N3                      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; FF_X3_Y3_N26                          ; 81      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X1_Y2_N30                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                            ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK11           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk    ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 9       ; Global Clock         ; GCLK0            ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk    ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 100     ; Regional Clock       ; RCLK22           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk    ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 942     ; Regional Clock       ; RCLK32           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 264     ; Regional Clock       ; RCLK24           ; --                        ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 19      ; Regional Clock       ; RCLK34           ; --                        ;
; clk_clk                                                                                                         ; PIN_AF14                              ; 1428    ; Global Clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                          ; 1379    ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                      ; 661     ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                           ; 323     ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; 233     ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                               ; 177     ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                             ; 152     ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; 124     ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                     ; 117     ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                   ; 110     ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock               ; 110     ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock               ; 110     ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock               ; 110     ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock               ; 110     ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; 95      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                     ; 86      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                          ; 81      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                           ; 81      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                   ; 78      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                               ; 66      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                         ; 65      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                     ; 64      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; 64      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                 ; 63      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                      ; 61      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                ; 61      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                           ; 61      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                           ; 56      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                              ; 55      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1                                                                                                                                                                    ; 54      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|Equal1~2                                                                                                                            ; 51      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                                                                                  ; 51      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|m0_burstcount[2]~0                                                                                                                                                                                                                                                         ; 50      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                                                  ; 50      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent|cp_valid                                                                                                                                                          ; 49      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0                                                                                           ; 49      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~4                                                                                                                                                                   ; 49      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                               ; 49      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|m0_burstcount[4]~2                                                                                                                                                                                                                                                         ; 49      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|m0_burstcount[3]~1                                                                                                                                                                                                                                                         ; 49      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                            ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]                                                                                                                                                                 ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]                                                                                                                                                                  ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]                                                                                                                                                                  ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]                                                                                                                                                                  ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~7                                                                                                                                                                   ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~6                                                                                                                                                                   ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~5                                                                                                                                                                   ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|nonposted_write_endofpacket~0                                                                                                                                                                                                                                              ; 48      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]                                                                                                                                                                                                                    ; 48      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[47]~2                                                                                                                                                                                                                                                        ; 47      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                 ; 47      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]                                                                                                                                                                                                                    ; 47      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|cmd_src_valid[1]~0                                                                                                                                           ; 45      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_upd[0]                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_data[0]                                                                                                                                                                                                                                      ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[15]                                                                                                                                                                                                                                                                      ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[14]                                                                                                                                                                                                                                                                      ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[13]                                                                                                                                                                                                                                                                      ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[12]                                                                                                                                                                                                                                                                      ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[11]                                                                                                                                                                                                                                                                      ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[10]                                                                                                                                                                                                                                                                      ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[9]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[8]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[7]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[6]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[5]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[4]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[3]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[2]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[1]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                       ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[15]                                                                                                                                                                                                                                                                    ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[14]                                                                                                                                                                                                                                                                    ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[13]                                                                                                                                                                                                                                                                    ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[12]                                                                                                                                                                                                                                                                    ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[11]                                                                                                                                                                                                                                                                    ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[10]                                                                                                                                                                                                                                                                    ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[9]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[8]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[7]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[6]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[5]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[4]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[3]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[2]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[1]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|parallelterminationcontrol[0]                                                                                                                                                                                                                                                                     ; 44      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                         ; 43      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                   ; 42      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|awready~1                                                                                                                                                                                                                                                                    ; 42      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                          ; 41      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                              ; 41      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~3                                                                                                                                                                                                                                           ; 39      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~2                                                                                                                                                                                                                                           ; 39      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~1                                                                                                                                                                                                                                           ; 39      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                           ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[4]~5                                                                                                                                                                                                                                   ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[3]~4                                                                                                                                                                                                                                   ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[2]~3                                                                                                                                                                                                                                   ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[1]~2                                                                                                                                                                                                                                   ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[0]~1                                                                                                                                                                                                                                   ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[5]~0                                                                                                                                                                                                                                   ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[2]                                                                                                                                                                                                                                  ; 38      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0                                                                                                                  ; 37      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|read_latency_shift_reg[0]                                                                                                                               ; 37      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld                                                                                                                                                                                                                          ; 36      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                               ; 35      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                      ; 35      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock           ; 35      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock           ; 35      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock           ; 35      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock           ; 35      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub                                                                                                                                                                                                                          ; 34      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                     ; 34      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|src1_valid                                                                                                                    ; 34      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src1_valid                                                                                                                    ; 34      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~2                                                                                           ; 34      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                             ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]                                                                                                                      ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]                                                                                                                      ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]                                                                                                                      ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]                                                                                                                      ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                            ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                             ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[25]~0                                                                                                                                                                                                                           ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot                                                                                                                                                                                                                   ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|src0_valid                                                                                                                    ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src0_valid~0                                                                                                                  ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                        ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps ; 33      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3]                                                                                                                                                                   ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2]                                                                                                                                                                   ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1]                                                                                                                                                                   ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0]                                                                                                                                                                   ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[50]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[49]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[48]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[47]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[46]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[45]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[44]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[43]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[42]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[41]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[40]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[39]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[38]                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                     ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                          ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[2]~0                                                                                                                                                                                                                                  ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right                                                                                                                                                                                                             ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[0]                                                                                                                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[1]                                                                                                                                                                                                                      ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_logic                                                                                                                                                                                                                       ; 32      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0                                                                                                                                                           ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                                                                                                    ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                                                                                                   ; 32      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                                                                                    ; 31      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                                                                   ; 31      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[48]~DUPLICATE                                                                                                                                                                                                                                                ; 29      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                                             ; 29      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                        ; 29      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add4~17                                                                                                                                                                                                                                          ; 29      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                            ; 28      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~6                                                                                                                                                                                                                                       ; 28      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                                            ; 28      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; 28      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                             ; 27      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                 ; 27      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                ; 27      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                              ; 27      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                 ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[33]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[34]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[35]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[36]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[37]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[38]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[39]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[40]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[41]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[42]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[43]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[44]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[45]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                           ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[46]                                                                                                                                                                                                                                                          ; 26      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[47]                                                                                                                                                                                                                                                          ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                           ; 25      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                    ; 25      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; 25      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]~DUPLICATE                                                                                                                                                                                                                  ; 24      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][9]~7                                                                                                                                                                                                                       ; 24      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux31~0                                                                                                                                                                                                                                          ; 24      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_fill_bit~0                                                                                                                                                                                                                      ; 24      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~3                                                                                                                     ; 24      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|src_data[85]~19                                                                                                                                                                                                                                                                    ; 24      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|src_data[85]~18                                                                                                                                                                                                                                                                    ; 24      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add4~33                                                                                                                                                                                                                                          ; 24      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always47~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always46~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always45~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always44~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always43~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always42~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always41~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always40~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always39~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always38~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always37~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always36~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always35~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always34~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always33~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always32~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                            ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0                                                                                                               ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux33~0                                                                                                                                                                                                                                          ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                               ; 23      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                             ; 23      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~0                                                                                           ; 23      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                ; 23      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]                                                                                                                                                                                                                           ; 22      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]                                                                                                                                                                                                                            ; 22      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux30~0                                                                                                                                                                                                                                          ; 21      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                                                                                  ; 20      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                               ; 20      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[11]~0                                                                                                                                                                                                                            ; 20      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                      ; 20      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[15]                                                                                                                                                                                                                           ; 20      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[1]~0                                                                                                                                                                                                                        ; 20      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                                            ; 20      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[2]                                                                                                                                                                                                                                                                                          ; 20      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                       ; 19      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                       ; 19      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux32~0                                                                                                                                                                                                                                          ; 19      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                    ; 19      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[1]                                                                                                                                                                                                                                                                                         ; 19      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]~DUPLICATE                                                                                                                                                                                                                  ; 18      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                        ; 18      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                        ; 18      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[21]                                                                                                                                                                                                                           ; 18      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[11]                                                                                                                                                                                                                           ; 18      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                            ; 18      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|use_d                                                                                                                                    ; 18      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                      ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                       ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                             ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                           ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|LessThan0~0                                                                                                                                                                                                                        ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                                ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_hi_imm16                                                                                                                                                                                                                    ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]                                                                                                                                                                                                                           ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal11~0                                                                                                                                                                                                                                        ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]                                                                                                                                                                                                                                  ; 17      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector4~0                                                                                                                              ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                  ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                  ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                  ; 17      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                  ; 17      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                           ; 16      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                      ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~37                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~36                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~35                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~34                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~33                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~32                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~31                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~30                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~29                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~28                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~27                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~26                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~25                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~24                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~23                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~22                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~21                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~20                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~19                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~18                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~17                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~16                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~15                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~14                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~13                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~12                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~11                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~10                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~9                                                                                                                     ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~8                                                                                                                     ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable                                                                                                                                                                                                          ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~7                                                                                                                     ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~5                                                                                                                     ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                    ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                        ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1~1                                                                                                                                                                                                                           ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1~0                                                                                                                                                                                                                           ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_parallel_scan~1                                                                                                                                                                                                                          ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]                                                                                                                                                                                                                                  ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]                                                                                                                                                                                                                                  ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                 ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                       ; 16      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                       ; 16      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[3]                                                                                                                                                                                                                                                                                           ; 16      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[2]                                                                                                                                                                                                                                                                                          ; 16      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                              ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                   ; 15      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~2                                                                                                                                                                  ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                                                  ; 15      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector6~0                                                                                                                              ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                               ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                       ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock          ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock          ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock          ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock          ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                   ; 15      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]~DUPLICATE                                                                                                                                                                                                                 ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                           ; 14      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                  ; 14      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready                                                                                                                                                                                                                                  ; 14      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                           ; 14      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                              ; 14      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[1]                                                                                                                                                                                                                                                                                          ; 14      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[0]                                                                                                                                                                                                                                                                                          ; 14      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[3]                                                                                                                                                                                                                                                                                           ; 14      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARBURST[1]                                                                                                                                                                                                                                                                                         ; 14      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                       ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]~DUPLICATE                                                                                                                                                                                                                        ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                         ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                  ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                          ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                 ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_valid~0                                                                                                                       ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                         ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                   ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                   ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[0]                                                                                                                                                                                                                     ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                           ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~1                                                                                                               ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~0                                                                                                               ; 13      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                ; 13      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[1]                                                                                                                                                                                                                                                                                          ; 13      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[0]                                                                                                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                  ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~3                                                                              ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                     ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[3]~3                                                                                                                                                                                                                         ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~2                                                                                                                                                                                                                                       ; 12      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|read~0                                                                                                                                                                                                                                                              ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1                                                              ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                 ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                 ; 12      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                      ; 12      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add4~29                                                                                                                                                                                                                                          ; 12      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                             ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                             ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                             ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                             ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                             ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                             ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                              ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                               ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                               ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                               ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                               ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                               ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                               ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                ; 11      ;
; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                   ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                  ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                                                                                                ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                           ; 11      ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux29~0                                                                                                                                                                                                                                          ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_data[5]~0                                                                                                                                                                                                                             ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|always0~3                                                                                                                                                                                                                                 ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal2~0                                                                                                                                                                                                                           ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]                                                                                                                                                                                                                           ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                                           ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[0]                                                                                                                                                                                                                             ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[1]                                                                                                                                                                                                                             ; 11      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1                                                                                                                                                                  ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]                                                                                                                                                                                                                     ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                       ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                       ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                       ; 11      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                       ; 11      ;
; reset_reset_n~input                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                   ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                         ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal8~0                                                                                                                                                                                                        ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                          ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                            ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                           ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~0                                                                                                                                                                                                                                        ; 10      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|write                                                                                                                                                                                                                                                               ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[4]                                                                                                                                                                                                                     ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[1]                                                                                                                                                                                                                     ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                                                                                   ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|s0_waitrequest~0                                                                                                                                                                                                                        ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~2                                                                                                   ; 10      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                  ; 10      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                           ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_write                                                                                                                                                                                                                                              ; 10      ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[4]                                                                                                                                                                                                                    ; 10      ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add2~1                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                   ; 9       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                    ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                    ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~3                                                                                                                                                                                                 ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                      ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                                                            ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|read~0                                                                                                                                                                                                                                               ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                            ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile                                                                                                                                                                                                                                    ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~6                                                                                                                     ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[1]~0                                                                                                                                                                                                              ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~1                                                                                                                                                                                                    ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                          ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                          ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|src1_valid~0                                                                                                                          ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                 ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~0                                                                                                 ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|cp_valid                                                                                                                                                   ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder6~2                                                                                                                                                                                                                                       ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder6~1                                                                                                                                                                                                                                       ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder6~0                                                                                                                                                                                                                                       ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[3]~0                                                                                                                                                                                                                         ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1~0                                                                                                                                                                                                                                     ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                             ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                ; 9       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[2]~0                                                                                                                                                                  ; 9       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~0                                                                                                                                                                                                                                                                       ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[3]                                                                                                                                                                                                                     ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~0                                                                                                                     ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write                                                                                                      ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr                                                                                                                  ; 9       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1                                                                                                                                                      ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                         ; 9       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6                                                                                                                                                      ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[5]                                                                                                                                                                                                                    ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]                                                                                                                                                                                                                    ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                ; 9       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[0]                                                                                                                                                                                                                                                                                           ; 9       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARBURST[0]                                                                                                                                                                                                                                                                                         ; 9       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                                                   ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_RECONFIG_O_SHIFT                                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                          ; 8       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                     ; 8       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[0]                                                                                                                                                                   ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                    ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                         ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                             ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                 ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                 ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                     ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                  ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[35]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[34]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[33]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                          ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[32]                                                                                                                      ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                              ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal10~0                                                                                                                                                                                                       ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                        ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                     ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                  ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode~1                                                                                                                                                                                                                            ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~1                                                                                                                                                                                                                                       ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|internal_out_ready~2                                                                                                                                                                                                                                                ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|src_data[80]~6                                                                                                                                                                                                                                                                     ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]~12                                                                                                       ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                     ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                     ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2]                                                                                                     ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~0                                                                                                                                                                                           ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract|carry[6]~5                                      ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract|carry~4                                         ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0                                                                                                                                                   ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                            ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                       ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                               ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                    ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~5                                                                                                                                                                                                    ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~1                                                                                                                                                                                                   ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                 ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                 ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                 ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                 ; 8       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add2~13                                                                                                                                                                          ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[3]                                                                                                                                                                                               ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[2]                                                                                                                                                                                               ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[1]                                                                                                                                                                                               ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[0]                                                                                                                                                                                               ; 8       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[0]                                                                                                                                                                                                                                                                                           ; 8       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]~DUPLICATE                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_RECONFIG_O_UP                                                                                                                                                                                                                                                                ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_CNTNEN                                                                                                                                                                                                                                                          ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                                           ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                                                            ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux35~0                                                                                                                                                                                                                                          ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~5                                                                                                                                                                                                   ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~3                                                                                                                                                                                                    ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                 ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                             ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                               ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]                                                                                                                                                                                                                            ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[6]                                                                                                                                                                                                                            ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[8]                                                                                                                                                                                                                            ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_scan~1                                                                                                                                                                                                                                   ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rank~0                                                                                                                                                                                                                                   ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|last_cycle~0                                                                                                                      ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|has_pending_responses                                                                                                                                        ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~5                                                                                                                                                                                                                                       ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~3                                                                                                                                                                                                                                       ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                                                    ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                                                 ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal9~0                                                                                                                                                                                                                                         ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                 ; 7       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~40                                                                                                                                                                                                                                                                     ; 7       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~39                                                                                                                                                                                                                                                                     ; 7       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add3~0                                                                                                                                                                                                                                                                       ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[5]                                                                                                                                                                                                                     ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~12                                                                                                          ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                               ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                 ; 7       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3                                                                                                                                                      ; 7       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2                                                                                                                                                      ; 7       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                              ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]~6                                                                                                        ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[0]                                                                                                                                                                                                                          ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_read                                                                                                                                                                                                                                               ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_delayctrl[6]                                                                                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_delayctrl[5]                                                                                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_delayctrl[4]                                                                                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_delayctrl[3]                                                                                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_delayctrl[2]                                                                                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_delayctrl[1]                                                                                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_delayctrl[0]                                                                                                                                                                                                                                                                                  ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                                                                   ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]                                                                                                                                                                                                                   ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                                                                                                   ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                                                                   ; 7       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][121]                                                                                                                                                                                                                                                           ; 7       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[1]                                                                                                                                                                                                                                                                                           ; 7       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[1]                                                                                                                                                                                                                                                                                           ; 7       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_WVALID[0]                                                                                                                                                                                                                                                                                          ; 7       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWVALID[0]                                                                                                                                                                                                                                                                                         ; 7       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~DUPLICATE                                                                        ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                        ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                     ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH7                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH6                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH5                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH4                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH3                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH2                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH1                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL_O_TCLK                                                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                  ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                                                                                                                             ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                    ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal6~1                                                                                                                                                                                                                                         ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]~0                                                                                                                                                                                                                         ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                                                            ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                                                            ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_ctrl_b_is_dst~0                                                                                                                                                                                                                  ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|rsp_readdatavalid                                                                                                                                                                                                                                      ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~1                                                                                                                                                                                                        ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                 ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                  ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|always0~2                                                                                                                                                                                                                                 ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_ctrl_shift_logical~0                                                                                                                                                                                                             ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid                                                                                                                                                                                                                            ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[71]                                                                                                                      ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~4                                                                                                                                                                                                                                       ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Add1~2                                                                                                                                                                                                                                                                       ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[7]                                                                                                                                                                                                                     ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[6]                                                                                                                                                                                                                     ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                                                                    ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                             ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                                               ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector2~0                                                                                                                              ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract|carry[6]~3                                      ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]                                                                                                                                                              ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                             ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal16~0                                                                                                               ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                               ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                     ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1                                                                                                                                                                   ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0                                                                                                                                                                   ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                      ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[6]                                 ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[7]                                                                                                                                                                                                                    ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add2~25                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add2~21                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add2~17                                                                                                                                                                          ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add2~9                                                                                                                                                                           ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[3]                                                                                                                                                ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[2]                                                                                                                                                ; 6       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[1]                                                                                                                                                ; 6       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                            ; 6       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[2]                                                                                                                                                                                                                                                                                           ; 6       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[2]                                                                                                                                                                                                                                                                                           ; 6       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARVALID[0]                                                                                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                                                                                                                        ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                      ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                           ; 5       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]                           ; 5       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[3]                                                                                                                                            ; 5       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[2]                                                                                                                                            ; 5       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[1]                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[4]                                                                                                                                                                             ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                               ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[20]                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux14~0                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                                           ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux34~0                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w14_n0_mux_dataout~0                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w13_n0_mux_dataout~0                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w10_n0_mux_dataout~0                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w9_n0_mux_dataout~0                                                                                                   ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w6_n0_mux_dataout~0                                                                                                   ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w5_n0_mux_dataout~0                                                                                                   ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux36~0                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                      ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|WideOr11~0                                                                                                                                                                                                      ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal4~0                                                                                                                                                                                                        ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~46                                                                                                                                                                                                        ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|Equal0~0                                                                                                                                                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[0]                                                                                                                                                                                                               ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                         ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[20]                                                                                                                                                                                                                           ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal101~0                                                                                                                                                                                                                         ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                               ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1                                                                                                                     ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~1                                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done                                                                                                                                                                                                                                    ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|waitrequest_r                                                                                                                                                                                                                           ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|avl_waitrequest~0                                                                                                                                                                                                                              ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|int_waitrequest~2                                                                                                                                                                                                                              ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~0                                                                                           ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~1                                                                                                                     ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|s0_waitrequest~1                                                                                                                                                                                                                        ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1~4                                                                                                                                                                                                                                     ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal12~0                                                                                                                                                                                                                                        ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[0]                                                                                                                                                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[1]                                                                                                                                                                                                                                  ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal10~0                                                                                                                                                                                                                                        ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|src_payload~44                                                                                                                                                                                                                                                                     ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[74]~3                                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|Equal2~0                                                                                                                                    ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector3~0                                                                                                                              ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]~11                                                                                                       ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                                                                             ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                                               ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector6~1                                                                                                                              ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[75]~2                                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0                                                                                                                                                      ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|write_cp_data[76]~0                                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]                                                                                                                                                              ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                       ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid                                                                                                                                                                         ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                               ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~1                                                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~0                                                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~0                                                                                                        ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Add2~77                                                                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                      ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                      ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                      ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Add2~73                                                                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[1]                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[2]                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[3]                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[4]                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[5]                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[7]                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|q_b[0]                                 ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]       ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]       ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]       ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqshalfratebypass[0]       ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                                                                                   ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add2~5                                                                                                                                                                           ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                          ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                          ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|avl_waitrequest                                                                                                                                                                                                              ; 5       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                            ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|o_a_mm_ready_0                                                                                                                                                                                                                                                               ; 5       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_RREADY[0]                                                                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_BREADY[0]                                                                                                                                                                                                                                                                                          ; 5       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~DUPLICATE                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                    ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~11                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                               ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[6]                                                                                                                                                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector5~0                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux1~0                                                                                                                                                                                                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0~11                                                                                                                                                                                                                                    ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|datain[8]~4                                                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0~4                                                                                                                                                                                                                                     ; 4       ;
; rtl~35                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; rtl~45                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; rtl~33                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]                                                                                                                                                                                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w17_n0_mux_dataout~0                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w16_n0_mux_dataout~0                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w18_n0_mux_dataout~0                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w15_n0_mux_dataout~0                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w12_n0_mux_dataout~0                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w11_n0_mux_dataout~0                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w8_n0_mux_dataout~0                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w7_n0_mux_dataout~0                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w4_n0_mux_dataout~0                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w3_n0_mux_dataout~0                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux|l1_w2_n0_mux_dataout~0                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_group_not_io~0                                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena_c[0]~0                                                                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector72~0                                                                                                                                                                                                    ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~1                                                                                                                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_dst_regnum[3]~1                                                                                                                                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data_nxt~0                                                                                                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|m0_write~0                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder3~13                                                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|out_data[1]~4                                                                                                                                                                                                                             ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                              ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|always0~1                                                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|always0~0                                                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[18]                                                                                                                                                                                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[19]                                                                                                                                                                                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[17]                                                                                                                                                                                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal101~1                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_waitrequest~2                                                                                                                                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|Equal1~0                                                                                                                                    ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[1]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|WideOr1~0                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]                                                                                                                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid                                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~0                                                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder|sum[1]                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                                                           ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                              ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Decoder0~5                                                                                                                                                                                                                                                                   ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[5]                                                                                                                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[3]                                                                                                                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[2]                                                                                                                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|end_begintransfer                                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[12]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[13]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[14]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[15]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[16]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[8]                                                                                                                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4                                                                                                                             ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2                                                                                                                             ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[70]                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0                                                                                                                             ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[0]                                                                                                                                              ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                                                             ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|av_waitrequest~2                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena_c[3]~0                                                                                                                                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[3]~6                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Decoder5~0                                                                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[7]                                                                                                                                                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[6]                                                                                                                                                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[3]                                                                                                                                                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[4]                                                                                                                                                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[5]                                                                                                                                                                                                                                  ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~15                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~14                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~13                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                           ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                              ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|Equal2~2                                                                                                                                    ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|Equal2~1                                                                                                                                    ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector4~1                                                                                                                              ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                              ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                               ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                               ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Selector42~0                                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                              ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[1]~5                                                                                                                                                      ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[0]~4                                                                                                                                                      ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux|src_data[75]                                                                                                                                                                                                                                                                       ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|InstrumentUnit_mm_interconnect_0_router_002:router_002|src_channel[0]~0                                                                                                                                                                                                                                                             ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                   ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5]                                                                                                                                                              ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                       ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                            ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~0                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal1~0                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~2                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                               ; 4       ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                             ; 4       ;
; rtl~47                                                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[23]                                                                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[30]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[0]                                                                                                                                                                                                                          ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[27]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[24]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[25]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[21]                                                                                                                                                                                                                         ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[15]                                                                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[16]                                                                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[12]                                                                                                                                                                ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                      ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]                                                                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[5]                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[0]                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[2]                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|q_a[3]                                                                                                                                                                 ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                     ; 4       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                      ; 4       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                    ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                   ; M10K_X5_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                   ; M10K_X38_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Yes                                         ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                   ; M10K_X38_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Yes                                         ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ktl1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 6144         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 196608 ; 6144                        ; 32                          ; --                          ; --                          ; 196608              ; 32          ; 0          ; InstrumentUnit_mem_if_ddr3_emif_0_s0_sequencer_mem.hex ; M10K_X26_Y8_N0, M10K_X5_Y10_N0, M10K_X14_Y8_N0, M10K_X14_Y9_N0, M10K_X14_Y7_N0, M10K_X5_Y7_N0, M10K_X14_Y11_N0, M10K_X5_Y4_N0, M10K_X5_Y1_N0, M10K_X5_Y6_N0, M10K_X5_Y5_N0, M10K_X26_Y11_N0, M10K_X14_Y4_N0, M10K_X5_Y11_N0, M10K_X14_Y5_N0, M10K_X14_Y3_N0, M10K_X26_Y10_N0, M10K_X26_Y9_N0, M10K_X5_Y8_N0, M10K_X26_Y7_N0, M10K_X5_Y3_N0, M10K_X14_Y10_N0, M10K_X5_Y2_N0, M10K_X26_Y3_N0, M10K_X26_Y4_N0, M10K_X14_Y1_N0, M10K_X14_Y6_N0, M10K_X26_Y5_N0, M10K_X26_Y1_N0, M10K_X26_Y2_N0, M10K_X14_Y2_N0, M10K_X26_Y6_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                                   ; LAB_X25_Y5_N0, LAB_X25_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                      ;                 ;                 ;                                             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                                   ; LAB_X47_Y4_N0, LAB_X47_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                      ;                 ;                 ;                                             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                                   ; M10K_X41_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 8,876 / 289,320 ( 3 % ) ;
; C12 interconnects                           ; 231 / 13,420 ( 2 % )    ;
; C2 interconnects                            ; 2,581 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,907 / 56,300 ( 3 % )  ;
; DQS bus muxes                               ; 5 / 25 ( 20 % )         ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 5 / 25 ( 20 % )         ;
; Direct links                                ; 799 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 63 / 165 ( 38 % )       ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 144 / 282 ( 51 % )      ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,112 / 84,580 ( 1 % )  ;
; Quadrant clocks                             ; 4 / 66 ( 6 % )          ;
; R14 interconnects                           ; 380 / 12,676 ( 3 % )    ;
; R14/C12 interconnect drivers                ; 526 / 20,720 ( 3 % )    ;
; R3 interconnects                            ; 3,601 / 130,992 ( 3 % ) ;
; R6 interconnects                            ; 5,241 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 24 / 360 ( 7 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules             ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass            ; 0            ; 1            ; 1            ; 0            ; 41           ; 115       ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 59           ; 107          ; 0            ; 0            ; 0            ; 0            ; 59           ; 48           ; 0            ; 0            ; 0            ; 59           ; 48           ; 115       ; 115       ; 16           ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable    ; 115          ; 114          ; 114          ; 115          ; 74           ; 0         ; 114          ; 115          ; 115          ; 115          ; 115          ; 115          ; 56           ; 8            ; 115          ; 115          ; 115          ; 115          ; 56           ; 67           ; 115          ; 115          ; 115          ; 56           ; 67           ; 0         ; 0         ; 99           ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; memory_mem_a[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ck         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_ck_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_cke        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cs_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ras_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cas_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_we_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_reset_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_odt        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_a[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_ba[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_ba[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_ba[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_ck[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_ck_n[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_cke[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_cs_n[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dm[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dm[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dm[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dm[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_ras_n[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_cas_n[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_we_n[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_reset_n  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_odt[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dqs        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dq[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dq[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_0_mem_dqs[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dqs[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dqs[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dqs[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dqs_n[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dqs_n[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dqs_n[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_0_mem_dqs_n[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oct_rzqin             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_oct_rzqin      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; reset_reset_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                       ;
+----------------------------------------+----------------------------------------+-------------------+
; Source Clock(s)                        ; Destination Clock(s)                   ; Delay Added in ns ;
+----------------------------------------+----------------------------------------+-------------------+
; altera_reserved_tck                    ; altera_reserved_tck                    ; 362.2             ;
; mem_if_ddr3_emif_0|pll0|pll_avl_clk    ; mem_if_ddr3_emif_0|pll0|pll_avl_clk    ; 159.5             ;
; clk_clk                                ; clk_clk                                ; 116.3             ;
; mem_if_ddr3_emif_0|pll0|pll_config_clk ; mem_if_ddr3_emif_0|pll0|pll_config_clk ; 17.9              ;
; I/O,altera_reserved_tck                ; altera_reserved_tck                    ; 15.4              ;
+----------------------------------------+----------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                                                                    ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; reset_reset_n                                                                                                                                                                                                                                                                                                              ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_94                                                                                                                                                                                ; 2.946             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ; 2.380             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ; 2.370             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ; 2.367             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ; 2.364             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                        ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ; 1.934             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.804             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                ; 1.794             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.713             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.710             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.705             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; 1.701             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; 1.675             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.664             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.629             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.561             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ; 1.532             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ; 1.515             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_802                                                                                                                                                                               ; 1.502             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.499             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_807                                                                                                                                                                               ; 1.479             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_816                                                                                                                                                                               ; 1.478             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.476             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.463             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_797                                                                                                                                                                               ; 1.457             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                              ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1453                                                                                                                                                                              ; 1.452             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_805                                                                                                                                                                               ; 1.451             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.439             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_801                                                                                                                                                                               ; 1.438             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.429             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_810                                                                                                                                                                               ; 1.429             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.424             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.422             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                    ; 1.422             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ; 1.420             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_788                                                                                                                                                                               ; 1.418             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_799                                                                                                                                                                               ; 1.417             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.416             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ; 1.399             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ; 1.390             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ; 1.384             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.374             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; 1.372             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.369             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_785                                                                                                                                                                               ; 1.368             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_815                                                                                                                                                                               ; 1.367             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.366             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1453                                                                                                                                                                              ; 1.366             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.360             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; 1.360             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_804                                                                                                                                                                               ; 1.357             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_784                                                                                                                                                                               ; 1.357             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_817                                                                                                                                                                               ; 1.348             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.343             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_803                                                                                                                                                                               ; 1.339             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_818                                                                                                                                                                               ; 1.334             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                         ; 1.332             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.325             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.325             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.325             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.325             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3] ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.325             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                 ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                              ; 1.316             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                    ; 1.311             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                    ; 1.311             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                    ; 1.307             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_789                                                                                                                                                                               ; 1.305             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                        ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11] ; 1.302             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                                                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1116                                                                                                                                                                              ; 1.302             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                        ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12] ; 1.301             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                              ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]  ; 1.296             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                              ; 1.290             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ; 1.289             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_792                                                                                                                                                                               ; 1.288             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                       ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                    ; 1.286             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; 1.285             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                    ; 1.272             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                    ; 1.269             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                    ; 1.268             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                              ; 1.258             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                                                                                      ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_791                                                                                                                                                                               ; 1.258             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; 1.254             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                           ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1410                                                                                                                                                                              ; 1.249             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                           ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1409                                                                                                                                                                              ; 1.248             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; 1.246             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                  ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                               ; 1.245             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                        ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10] ; 1.243             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                            ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                  ; 1.234             ;
; InstrumentUnit_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                             ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1419                                                                                                                                                                              ; 1.233             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                            ; 1.231             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                         ; 1.215             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                         ; 1.215             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                         ; 1.215             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                         ; 1.215             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                         ; 1.215             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                               ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                            ; 1.209             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                     ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                          ; 1.204             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                    ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                          ; 1.204             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                    ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                          ; 1.204             ;
; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                    ; InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                          ; 1.204             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "Apollo_8"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 110 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 2 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device
    Info (174074): RUP, RDN, or RZQ pin oct_rzqin not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (2 global, 2 dual-regional)
    Info (11162): InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0 with 1244 fanout uses dual-regional clock CLKCTRL_R32 and CLKCTRL_R22
        Info (11177): Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)
        Info (11561): InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R34 and CLKCTRL_R24
        Info (11177): Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)
        Info (11561): InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G11
    Info (11162): InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G0
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk_clk~inputCLKENA0 with 1478 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(550): *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hps_0|fpga_interfaces|hps2fpga|clk  to: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_ddr3_emif_0|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_ck[0] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from memory_0_mem_dqs[0]_IN (Rise) to memory_0_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_0_mem_dqs[0]_IN (Rise) to memory_0_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_0_mem_dqs[1]_IN (Rise) to memory_0_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_0_mem_dqs[1]_IN (Rise) to memory_0_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_0_mem_dqs[2]_IN (Rise) to memory_0_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_0_mem_dqs[2]_IN (Rise) to memory_0_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_0_mem_dqs[3]_IN (Rise) to memory_0_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_0_mem_dqs[3]_IN (Rise) to memory_0_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to memory_0_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 31 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000      clk_clk
    Info (332111):    3.333 hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    3.333 InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock
    Info (332111):    3.333 mem_if_ddr3_emif_0|pll0|pll_afi_clk
    Info (332111):   16.666 mem_if_ddr3_emif_0|pll0|pll_avl_clk
    Info (332111):   16.666 mem_if_ddr3_emif_0|pll0|pll_avl_phy_clk
    Info (332111):   50.000 mem_if_ddr3_emif_0|pll0|pll_config_clk
    Info (332111):    3.333 mem_if_ddr3_emif_0|pll0|pll_dq_write_clk
    Info (332111):    3.333 mem_if_ddr3_emif_0|pll0|pll_write_clk
    Info (332111):    3.333 memory_0_mem_ck[0]
    Info (332111):    3.333 memory_0_mem_ck_n[0]
    Info (332111):    3.333 memory_0_mem_dqs[0]_IN
    Info (332111):    3.333 memory_0_mem_dqs[0]_OUT
    Info (332111):    3.333 memory_0_mem_dqs[1]_IN
    Info (332111):    3.333 memory_0_mem_dqs[1]_OUT
    Info (332111):    3.333 memory_0_mem_dqs[2]_IN
    Info (332111):    3.333 memory_0_mem_dqs[2]_OUT
    Info (332111):    3.333 memory_0_mem_dqs[3]_IN
    Info (332111):    3.333 memory_0_mem_dqs[3]_OUT
    Info (332111):    3.333 memory_0_mem_dqs_n[0]_OUT
    Info (332111):    3.333 memory_0_mem_dqs_n[1]_OUT
    Info (332111):    3.333 memory_0_mem_dqs_n[2]_OUT
    Info (332111):    3.333 memory_0_mem_dqs_n[3]_OUT
    Info (332111):    3.333 memory_mem_ck
    Info (332111):    3.333 memory_mem_ck_n
    Info (332111):    3.333 memory_mem_dqs_IN
    Info (332111):    3.333 memory_mem_dqs_n_OUT
    Info (332111):    3.333 memory_mem_dqs_OUT
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 40 registers into blocks of type EC
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:37
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 13.21 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:31
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_0_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_0_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_0_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_0_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_0_mem_dq[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_0_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_0_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_0_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_0_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard
Info (144001): Generated suppressed messages file /home/vigas/Apollo/Apollo_8/output_files/Apollo_8.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 3932 megabytes
    Info: Processing ended: Fri May  8 19:43:19 2015
    Info: Elapsed time: 00:02:55
    Info: Total CPU time (on all processors): 00:04:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/vigas/Apollo/Apollo_8/output_files/Apollo_8.fit.smsg.


