Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 26 11:41:58 2019
| Host         : Lauro-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.077      -14.075                     33                 2102        0.067        0.000                      0                 2102        4.020        0.000                       0                   991  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.077      -14.075                     33                 2102        0.067        0.000                      0                 2102        4.020        0.000                       0                   991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           33  Failing Endpoints,  Worst Slack       -1.077ns,  Total Violation      -14.075ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 1.058ns (13.147%)  route 6.990ns (86.853%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X13Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456     3.968 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q
                         net (fo=8, routed)           4.669     8.637    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]
    SLICE_X16Y45         LUT3 (Prop_lut3_I0_O)        0.150     8.787 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.478     9.265    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.328     9.593 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.868    10.461    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.585 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.975    11.559    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.488    11.488    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.032    11.520    
                         clock uncertainty           -0.154    11.366    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    10.483    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.483    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[16]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[18]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[19]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[20]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[21]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[22]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.118ns (12.696%)  route 7.688ns (87.303%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         3.512     3.512    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     4.030 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/Q
                         net (fo=5, routed)           4.810     8.840    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.990 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=8, routed)           1.169    10.159    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_awvalid
    SLICE_X14Y46         LUT4 (Prop_lut4_I2_O)        0.326    10.485 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.066    11.551    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.675 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.642    12.317    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.972    11.972    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[23]/C
                         clock pessimism              0.032    12.004    
                         clock uncertainty           -0.154    11.850    
    SLICE_X6Y48          FDRE (Setup_fdre_C_CE)      -0.169    11.681    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 2.522ns (43.767%)  route 3.240ns (56.233%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    6.271ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         6.271     6.271    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     6.749 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.027     7.777    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[12]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.295     8.072 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.717     8.788    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X12Y43         LUT5 (Prop_lut5_I3_O)        0.116     8.904 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.858     9.762    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.328    10.090 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000    10.090    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.623 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.740 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.740    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.063 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.638    11.702    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.332    12.034 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    12.034    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.494    11.494    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.032    11.526    
                         clock uncertainty           -0.154    11.372    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.075    11.447    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.447    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                 -0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.351ns (45.138%)  route 0.427ns (54.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.752     0.752    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      0.351     1.103 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=4, routed)           0.427     1.530    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_wdata[10]
    SLICE_X7Y45          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.412     1.412    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X7Y45          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism             -0.013     1.399    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.063     1.462    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.470%)  route 0.233ns (64.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.455     0.455    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.128     0.583 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.233     0.815    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.697     0.697    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.013     0.684    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     0.747    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.276ns (18.415%)  route 1.223ns (81.585%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.972     0.972    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.113 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.643     1.756    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_0[14]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=3, routed)           0.120     1.921    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.966 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=1, routed)           0.459     2.426    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[2]
    SLICE_X13Y43         LUT4 (Prop_lut4_I0_O)        0.045     2.471 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[3]_i_1/O
                         net (fo=1, routed)           0.000     2.471    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[3]
    SLICE_X13Y43         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         2.323     2.323    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X13Y43         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                         clock pessimism             -0.013     2.310    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.092     2.402    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.227ns (37.301%)  route 0.382ns (62.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.498     0.498    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y35          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.128     0.626 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/Q
                         net (fo=7, routed)           0.382     1.008    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r_reg[3]_2[4]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.099     1.107 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[4]_i_1/O
                         net (fo=1, routed)           0.000     1.107    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[4]
    SLICE_X5Y36          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.960     0.960    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y36          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.013     0.947    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     1.038    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.076%)  route 0.278ns (62.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.423     0.423    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.164     0.587 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.278     0.865    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.697     0.697    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.013     0.684    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.793    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.940%)  route 0.457ns (71.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.861     0.861    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.002 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.457     1.458    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[24]
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.503 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.503    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.353     1.353    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.013     1.340    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.431    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.644%)  route 0.338ns (67.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.710     0.710    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X6Y38          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     0.874 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.338     1.212    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X4Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.033     1.033    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.013     1.020    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.137    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.209ns (28.509%)  route 0.524ns (71.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.056     1.056    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X6Y44          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.220 r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.398     1.618    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[41]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.663 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.126     1.789    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X8Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.664     1.664    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism             -0.013     1.651    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.060     1.711    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.351ns (45.334%)  route 0.423ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.752     0.752    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      0.351     1.103 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=4, routed)           0.423     1.526    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_wdata[13]
    SLICE_X7Y45          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.412     1.412    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X7Y45          FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism             -0.013     1.399    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.047     1.446    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.351ns (31.729%)  route 0.755ns (68.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         0.752     0.752    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      0.351     1.103 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=4, routed)           0.755     1.858    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_wdata[7]
    SLICE_X11Y45         FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=992, routed)         1.705     1.705    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/s_axi_aclk
    SLICE_X11Y45         FDRE                                         r  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism             -0.013     1.692    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.078     1.770    system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y46  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/U1/LED_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y46  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/U1/LED_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y46  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/U1/LED_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y46  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/U1/LED_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X17Y46  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y44  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y44  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y44  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y49  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y49  system_i/leds/inst/my_led_ip_v1_2_S_AXI_inst/slv_reg1_reg[27]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y47   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y47   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y45  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y49  system_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y45  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y49  system_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y49  system_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y52   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y52   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y52   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



