verilog work "../ipcore_dir/system_clk_gen.v"
verilog work "../ipcore_dir/system_clk_gen/example_design/system_clk_gen_exdes.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_bram_7x.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_rxeq_scan.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_brams_7x.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_tx_thrtl_ctl.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_tx_pipeline.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_rx_pipeline.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_rx_null_gen.v"
verilog work "../SmithWatermanPE.v"
verilog work "../one_hot_mux.v"
verilog work "source/Reorder.v"
verilog work "source/fifo_512x128.v"
verilog work "source/coregen_fifo_32x128.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_qpll_wrapper.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_qpll_reset.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_qpll_drp.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_user.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_sync.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_reset.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_rate.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_eq.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_drp.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_clock.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_pipe_misc.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_pipe_lane.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_bram_top_7x.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_gt_wrapper.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_tx.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_rx.v"
verilog work "../ipcore_dir/stream_data_sync_buffer.v"
verilog work "../ipcore_dir/ref_seq_block_buffer.v"
verilog work "../ipcore_dir/query_seq_bram.v"
verilog work "../ipcore_dir/inter_ref_block_fifo.v"
verilog work "../ipcore_dir/cellscorefilter_fifo.v"
verilog work "../StreamInputHandler.v"
verilog work "../SmithWatermanArray.v"
verilog work "../ReferenceReader.v"
verilog work "source/PIO_128_TX_ENGINE.v"
verilog work "source/PIO_128_RX_ENGINE.v"
verilog work "source/PicoStreamOut.v"
verilog work "source/PicoStreamIn.v"
verilog work "source/PCIeHdrAlignSplit.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_wrapper.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_pipe_pipeline.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_7x.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_gt_rx_valid_filter_7x.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_top.v"
verilog work "source/AXIBuffer.v"
verilog work "../Engine_Ctrl.v"
verilog work "../CellScoreFilter.v"
verilog work "source/TestCounter32.v"
verilog work "source/SystemMonitor32.v"
verilog work "source/Stream2PicoBus.v"
verilog work "source/PIO_EP.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_top.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_gt_top.v"
verilog work "source/CardInfo32.v"
verilog work "Dummy_DRAM.v"
verilog work "../Engine.v"
verilog work "../AXIArbiter.v"
verilog work "../SmithWatermanAccelerator.v"
verilog work "source/StreamWidthConversion.v"
verilog work "source/pcie_app_v6.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2.v"
verilog work "source/UserWrapper.v"
verilog work "source/PicoFramework.v"
verilog work "source/Pico_Toplevel.v"
