<stg><name>process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %zero_padding2d_input, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %i_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i8 0, i8 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body2301

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body2301:0 %indvar_flatten13_load = load i16 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body2301:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body2301:2 %icmp_ln941 = icmp_eq  i16 %indvar_flatten13_load, i16 61440

]]></Node>
<StgValue><ssdm name="icmp_ln941"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body2301:3 %add_ln941 = add i16 %indvar_flatten13_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln941"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body2301:4 %br_ln941 = br i1 %icmp_ln941, void %for.inc2313, void %VITIS_LOOP_954_10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln941"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc2313:0 %k_load = load i8 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc2313:1 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc2313:2 %add_ln941_1 = add i9 %j_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln941_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc2313:5 %icmp_ln943 = icmp_eq  i8 %k_load, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln943"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc2313:6 %select_ln941 = select i1 %icmp_ln943, i8 0, i8 %k_load

]]></Node>
<StgValue><ssdm name="select_ln941"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc2313:7 %select_ln941_1 = select i1 %icmp_ln943, i9 %add_ln941_1, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln941_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="22" op_0_bw="9">
<![CDATA[
for.inc2313:8 %zext_ln945 = zext i9 %select_ln941_1

]]></Node>
<StgValue><ssdm name="zext_ln945"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc2313:9 %mul_ln945 = mul i22 %zext_ln945, i22 6000

]]></Node>
<StgValue><ssdm name="mul_ln945"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc2313:20 %add_ln943 = add i8 %select_ln941, i8 1

]]></Node>
<StgValue><ssdm name="add_ln943"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc2313:21 %store_ln943 = store i16 %add_ln941, i16 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln943"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc2313:22 %store_ln943 = store i9 %select_ln941_1, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln943"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc2313:23 %store_ln943 = store i8 %add_ln943, i8 %k

]]></Node>
<StgValue><ssdm name="store_ln943"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc2313:9 %mul_ln945 = mul i22 %zext_ln945, i22 6000

]]></Node>
<StgValue><ssdm name="mul_ln945"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc2313:9 %mul_ln945 = mul i22 %zext_ln945, i22 6000

]]></Node>
<StgValue><ssdm name="mul_ln945"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="8">
<![CDATA[
for.inc2313:11 %k_1_cast = zext i8 %select_ln941

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc2313:13 %add_ln945 = add i13 %i_read, i13 %k_1_cast

]]></Node>
<StgValue><ssdm name="add_ln945"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="13">
<![CDATA[
for.inc2313:14 %zext_ln945_1 = zext i13 %add_ln945

]]></Node>
<StgValue><ssdm name="zext_ln945_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc2313:15 %add_ln945_1 = add i22 %mul_ln945, i22 %zext_ln945_1

]]></Node>
<StgValue><ssdm name="add_ln945_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc2313:15 %add_ln945_1 = add i22 %mul_ln945, i22 %zext_ln945_1

]]></Node>
<StgValue><ssdm name="add_ln945_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="22">
<![CDATA[
for.inc2313:16 %zext_ln945_2 = zext i22 %add_ln945_1

]]></Node>
<StgValue><ssdm name="zext_ln945_2"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc2313:17 %planes2_addr = getelementptr i15 %planes2, i64 0, i64 %zext_ln945_2

]]></Node>
<StgValue><ssdm name="planes2_addr"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="22">
<![CDATA[
for.inc2313:18 %fill = load i22 %planes2_addr

]]></Node>
<StgValue><ssdm name="fill"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
VITIS_LOOP_954_10.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc2313:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_941_8_VITIS_LOOP_943_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc2313:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 61440, i64 61440, i64 61440

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc2313:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc2313:12 %specloopname_ln943 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln943"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="22">
<![CDATA[
for.inc2313:18 %fill = load i22 %planes2_addr

]]></Node>
<StgValue><ssdm name="fill"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc2313:19 %write_ln947 = write void @_ssdm_op_Write.ap_fifo.volatile.i15P0A, i15 %zero_padding2d_input, i15 %fill

]]></Node>
<StgValue><ssdm name="write_ln947"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc2313:24 %br_ln943 = br void %for.body2301

]]></Node>
<StgValue><ssdm name="br_ln943"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
