Reading pref.tcl

# 2022.2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 16:51:53 on Nov 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=32, depth=1024, type=RAM at location proj/src/TopLevel/mem.vhd:35
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading work.pc_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.addsub(structural)#1
# Loading work.onescomp(structural)#1
# Loading work.nbitadder(structural)#1
# Loading work.adders(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.control(structure)#1
# Loading work.alu(structure)#1
# Loading work.alulogical(structure)#1
# Loading work.rightbarrelshifter(structural)#1
# Loading work.leftbarrelshifter(structural)#1
# Loading work.comparatorunit(dataflow)#1
# Loading work.sltu(structure)#1
# Loading work.mux32bit4t1(structure)#1
# Loading work.shiftl2(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.extender(behavior)#1
# Loading work.mux6bit4t1(structure)#1
# Loading work.mux2darr
# Loading work.regfile(structure)#1
# Loading work.decoder5t32(dataflow)#1
# Loading work.nreg(structural)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mem(rtl)#1
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/RegisterFile/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/RegisterFile/mux1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 12  Instance: /tb/MyMips/DMem
# ** Note: Data structure takes 64196208 bytes of memory
#          Process time 0.14 seconds
#          stop
#    Time: 260 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/bcarlso5/CPRE_381/Project1/project-1/cpre381-toolflow/internal/testpy/tb.vhd line 150
# Stopped at /home/bcarlso5/CPRE_381/Project1/project-1/cpre381-toolflow/internal/testpy/tb.vhd line 150
# End time: 16:51:56 on Nov 29,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 6
