static void F_1 ( T_1 * V_1 , T_2 * V_2 , T_3 V_3 ) {\r\nT_4 V_4 , V_5 ;\r\nif ( ( V_4 = ( F_2 ( V_2 ) ) / 4 - V_3 ) ) {\r\nV_1 = F_3 ( V_1 , V_2 , 0 , V_4 * 4 , V_6 , NULL , L_1 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_4 ; V_5 ++ ) {\r\nF_4 ( V_1 , V_7 , V_2 , V_5 * 4 + 1 , 3 , V_8 ) ;\r\n}\r\n}\r\n}\r\nextern void\r\nF_5 ( T_2 * V_2 , T_5 * V_9 , T_1 * V_1 , T_6 V_10 )\r\n{\r\nT_3 V_11 ;\r\nT_7 * V_12 ;\r\nT_1 * V_13 = NULL ;\r\nT_8 V_14 ;\r\nint V_15 ;\r\nint V_16 ;\r\nT_2 * V_17 ;\r\nV_11 = F_2 ( V_2 ) ;\r\nV_14 = F_6 ( V_2 , V_18 ) ;\r\nV_19 . type = V_14 & V_20 ;\r\nF_7 ( V_9 -> V_21 , V_22 , L_2 ) ;\r\nF_8 ( V_9 -> V_21 , V_23 , F_9 ( V_19 . type , & V_24 ,\r\nL_3 ) ) ;\r\nswitch ( V_19 . type ) {\r\ncase V_25 :\r\nV_16 = ( V_14 >> 6 ) & 0x03 ;\r\nV_15 = 4 ;\r\nbreak;\r\ncase V_26 :\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\n#if 0\r\ncase SSCOP_SDP:\r\n#endif\r\nV_16 = ( V_14 >> 6 ) & 0x03 ;\r\nV_19 . V_31 = V_15 = 8 ;\r\nbreak;\r\ncase V_32 :\r\nV_16 = ( V_14 >> 6 ) & 0x03 ;\r\nV_19 . V_31 = V_15 = 4 ;\r\nbreak;\r\ndefault:\r\nV_16 = 0 ;\r\nV_15 = V_11 ;\r\nV_19 . V_31 = 0 ;\r\nbreak;\r\n}\r\nif ( V_1 ) {\r\nV_12 = F_10 ( V_1 , V_33 , V_2 ,\r\nV_11 - V_15 ,\r\nV_15 , L_2 ) ;\r\nV_13 = F_11 ( V_12 , V_34 ) ;\r\nF_4 ( V_13 , V_35 , V_2 , V_18 , 1 , V_8 ) ;\r\nswitch ( V_19 . type ) {\r\ncase V_26 :\r\ncase V_30 :\r\ncase V_36 :\r\nF_4 ( V_13 , V_37 , V_2 , V_38 , 1 , V_8 ) ;\r\nF_4 ( V_13 , V_39 , V_2 , V_40 + 1 , 3 , V_8 ) ;\r\nbreak;\r\ncase V_29 :\r\nF_12 ( V_13 , V_41 , V_2 , V_18 , 1 ,\r\n( V_14 & V_42 ) ? L_2 : L_4 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_43 :\r\nF_4 ( V_13 , V_39 , V_2 , V_40 + 1 , 3 , V_8 ) ;\r\nbreak;\r\ncase V_44 :\r\nF_4 ( V_13 , V_39 , V_2 , V_40 + 1 , 3 , V_8 ) ;\r\nbreak;\r\ncase V_25 :\r\nF_4 ( V_13 , V_45 , V_2 , V_46 + 1 , 3 , V_8 ) ;\r\nbreak;\r\n#if 0\r\ncase SSCOP_SDP:\r\n#endif\r\ncase V_47 :\r\nF_4 ( V_13 , V_48 , V_2 , V_49 + 1 , 3 , V_8 ) ;\r\nF_4 ( V_13 , V_45 , V_2 , V_46 + 1 , 3 , V_8 ) ;\r\nbreak;\r\ncase V_50 :\r\nF_4 ( V_13 , V_48 , V_2 , V_51 + 1 , 3 , V_8 ) ;\r\nF_4 ( V_13 , V_39 , V_2 , V_52 + 1 , 3 , V_8 ) ;\r\nF_4 ( V_13 , V_53 , V_2 , V_54 + 1 , 3 , V_8 ) ;\r\nF_1 ( V_13 , V_2 , 3 ) ;\r\nbreak;\r\ncase V_55 :\r\nF_4 ( V_13 , V_39 , V_2 , V_52 + 1 , 3 , V_8 ) ;\r\nF_4 ( V_13 , V_53 , V_2 , V_54 + 1 , 3 , V_8 ) ;\r\nF_1 ( V_13 , V_2 , 2 ) ;\r\nbreak;\r\n}\r\n}\r\nswitch ( V_19 . type ) {\r\ncase V_25 :\r\ncase V_32 :\r\ncase V_26 :\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\n#if 0\r\ncase SSCOP_SDP:\r\n#endif\r\nif ( V_1 ) {\r\nF_13 ( V_13 , V_56 , V_2 , V_18 , 1 , V_16 ) ;\r\n}\r\nV_11 -= ( V_15 + V_16 ) ;\r\nif ( V_11 != 0 ) {\r\nV_17 = F_14 ( V_2 , 0 , V_11 ) ;\r\nif ( V_19 . type == V_25 )\r\n{\r\nF_15 ( V_10 , V_17 , V_9 , V_1 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic int F_16 ( T_2 * V_2 , T_5 * V_9 , T_1 * V_1 , void * T_9 V_57 )\r\n{\r\nstruct V_58 * V_59 ;\r\nT_6 V_60 ;\r\nV_59 = (struct V_58 * ) F_17 ( F_18 () , V_9 , V_33 , 0 ) ;\r\nif ( V_59\r\n&& ( V_60 = V_59 -> V_60 )\r\n&& ( V_60 == V_61\r\n|| V_60 == V_62\r\n|| V_60 == V_63\r\n|| V_60 == V_64\r\n|| V_60 == V_65 ) )\r\nF_5 ( V_2 , V_9 , V_1 , V_60 ) ;\r\nelse\r\nF_5 ( V_2 , V_9 , V_1 , V_66 ) ;\r\nreturn F_19 ( V_2 ) ;\r\n}\r\nstatic void F_20 ( void ) {\r\nstatic T_10 V_67 = FALSE ;\r\nif ( ! V_67 ) {\r\nV_62 = F_21 ( L_5 ) ;\r\nV_61 = F_21 ( L_6 ) ;\r\nV_63 = F_21 ( L_7 ) ;\r\nV_64 = F_21 ( L_8 ) ;\r\nV_65 = F_21 ( L_9 ) ;\r\nV_67 = TRUE ;\r\n}\r\n}\r\nT_10 F_22 ( T_6 V_68 )\r\n{\r\nF_20 () ;\r\nif ( V_68 == V_62 || V_68 == V_61\r\n|| V_68 == V_63 || V_68 == V_64\r\n|| V_68 == V_65 )\r\nreturn TRUE ;\r\nreturn FALSE ;\r\n}\r\nvoid\r\nF_23 ( void )\r\n{\r\nstatic T_10 V_69 = FALSE ;\r\nstatic T_11 * V_70 ;\r\nif ( ! V_69 ) {\r\nF_20 () ;\r\nV_69 = TRUE ;\r\n} else {\r\nF_24 ( L_10 , V_70 , V_71 ) ;\r\nF_25 ( V_70 ) ;\r\n}\r\nV_70 = F_26 ( V_72 ) ;\r\nF_27 ( L_10 , V_70 , V_71 ) ;\r\nF_28 ( L_11 , V_73 , V_71 ) ;\r\nswitch( V_74 ) {\r\ncase V_75 : V_66 = V_61 ; break;\r\ncase V_76 : V_66 = V_62 ; break;\r\ncase V_77 : V_66 = V_63 ; break;\r\ncase V_78 : V_66 = V_64 ; break;\r\ncase V_79 : V_66 = V_65 ; break;\r\n}\r\n}\r\nvoid\r\nF_29 ( void )\r\n{\r\nstatic T_12 V_80 [] = {\r\n{ & V_35 , { L_12 , L_13 , V_81 , V_82 | V_83 , & V_24 , V_20 , NULL , V_84 } } ,\r\n{ & V_37 , { L_14 , L_15 , V_81 , V_85 , NULL , 0x0 , NULL , V_84 } } ,\r\n{ & V_39 , { L_16 , L_17 , V_86 , V_85 , NULL , 0x0 , NULL , V_84 } } ,\r\n{ & V_45 , { L_18 , L_19 , V_86 , V_85 , NULL , 0x0 , NULL , V_84 } } ,\r\n{ & V_48 , { L_20 , L_21 , V_86 , V_85 , NULL , 0x0 , NULL , V_84 } } ,\r\n{ & V_53 , { L_22 , L_23 , V_86 , V_85 , NULL , 0x0 , NULL , V_84 } } ,\r\n{ & V_7 , { L_18 , L_24 , V_86 , V_85 , NULL , 0x0 , NULL , V_84 } } ,\r\n{ & V_56 , { L_25 , L_26 , V_81 , V_85 , NULL , 0x0 , NULL , V_84 } } ,\r\n{ & V_41 , { L_27 , L_28 , V_87 , V_88 , NULL , 0x0 , NULL , V_84 } } ,\r\n#if 0\r\n{ &hf_sscop_stat_count, { "Number of NACKed pdus", "sscop.stat.count", FT_UINT32, BASE_DEC, NULL, 0x0,NULL, HFILL }}\r\n#endif\r\n} ;\r\nstatic T_4 * V_89 [] = {\r\n& V_34 ,\r\n& V_6\r\n} ;\r\nV_33 = F_30 ( L_2 , L_2 , L_29 ) ;\r\nF_31 ( V_33 , V_80 , F_32 ( V_80 ) ) ;\r\nF_33 ( V_89 , F_32 ( V_89 ) ) ;\r\nV_71 = F_34 ( L_29 , F_16 , V_33 ) ;\r\nV_90 = F_35 ( V_33 , F_23 ) ;\r\nV_72 = F_36 () ;\r\nF_37 ( V_90 , L_30 ,\r\nL_31 ,\r\nL_32 ,\r\n& V_72 , V_91 ) ;\r\nF_38 ( V_90 , L_33 ,\r\nL_34 ,\r\nL_35 ,\r\n( T_4 * ) & V_74 ,\r\nV_92 , FALSE ) ;\r\n}
