#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 22 14:09:26 2019
# Process ID: 4029
# Current directory: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rv32im_alu_0' is locked:
* IP definition 'rv32im_alu_v1_0 (1.0)' for IP 'rv32im_alu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6526.230 ; gain = 159.141 ; free physical = 5089 ; free virtual = 21431
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6726.945 ; gain = 0.004 ; free physical = 5024 ; free virtual = 21410
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 22 14:34:08 2019. For additional details about this file, please refer to the WebTalk help file at /disk/scratch/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 22 14:34:08 2019...
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 6728.945 ; gain = 0.000 ; free physical = 4718 ; free virtual = 21371
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 6824.656 ; gain = 23.191 ; free physical = 4595 ; free virtual = 21267
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 6824.656 ; gain = 86.695 ; free physical = 4594 ; free virtual = 21267
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 6824.656 ; gain = 95.711 ; free physical = 4594 ; free virtual = 21267
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Tue Oct 22 14:53:13 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Tue Oct 22 14:53:13 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.dcp' for cell 'u_cpu_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.dcp' for cell 'u_video_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'u_dvi_display/u_rgb2dvi'
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_video_clock_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8475.410 ; gain = 488.582 ; free physical = 2912 ; free virtual = 19662
WARNING: [Vivado 12-2489] -input_jitter contains time 0.133330 which will be rounded to 0.133 to ensure it is an integer multiple of 1 picosecond [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc:57]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/top.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/top.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc]
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_1_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_22_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_3_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_4_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_5_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_6_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_9_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_1_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_22_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_3_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_4_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_5_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_6_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_9_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8486.410 ; gain = 0.000 ; free physical = 2914 ; free virtual = 19664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 8567.277 ; gain = 847.715 ; free physical = 2839 ; free virtual = 19602
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 8701.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 19473
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8701.750 ; gain = 0.000 ; free physical = 2594 ; free virtual = 19434
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= ffffffc0
[        213] Error: wrong result written. Expected to write 0x00002fd4, but wrote 0xffffffc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5416999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 8701.750 ; gain = 0.000 ; free physical = 2563 ; free virtual = 19407
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8729.770 ; gain = 0.000 ; free physical = 2661 ; free virtual = 19506
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= ffffffd8
[        213] Error: wrong result written. Expected to write 0x00002fd4, but wrote 0xffffffd8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5416999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 8729.770 ; gain = 0.000 ; free physical = 2603 ; free virtual = 19452
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8745.777 ; gain = 0.000 ; free physical = 2580 ; free virtual = 19434
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[0000038c] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= 002192f4
[        227] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0x002192f4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5650333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 8745.777 ; gain = 0.000 ; free physical = 2438 ; free virtual = 19297
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2674 ; free virtual = 19488
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     204  6.5 0x00000008             sp <= 00002ffc
     205  4.6 0x0000000c             ra <= 00000010
     210  5.0 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     219  4.1 0x00000020               mem[00000fd4] <= 0000038f
     220  3.7 0x00000024             a1 <= 0000000a
     221  3.4 0x00000028             t1 <= 00000000
     222  3.2 0x0000002c             fp <= 000004d2
     223  2.8 0x00000030             s1 <= 00000224
     224  2.6 0x00000034             s2 <= 00001000
     228  2.7 0x00000038             s2 <= 00000911
     229  2.6 0x0000003c             s3 <= 000003b4
     230  2.5 0x00000040             s4 <= 00000306
     231  2.4 0x00000044             s5 <= 000001b0
     232  2.3 0x00000048             fp <= 00136864
     233  2.3 0x0000004c             s1 <= 002192f4
     234  2.2 0x00000050             s2 <= 000b3238
     235  2.1 0x00000054             s3 <= 00051a20
     236  2.1 0x00000058             s4 <= 00000000
     237  2.0 0x0000005c             s5 <= 00000000
     238  2.0 0x00000060             fp <= 0034fb58
     242  2.1 0x00000064             s2 <= ffd636e0
     243  2.0 0x00000068             s3 <= 0031e178
     244  2.0 0x0000006c             s4 <= 0034fb58
     245  2.0 0x00000070             s5 <= ffcb04a8
     246  1.9 0x00000074             fp <= 00568e4c
     250  2.0 0x00000078             s2 <= 0080576c
     251  2.0 0x0000007c             s3 <= 00676f34
     252  1.9 0x00000080             s4 <= 008b89a4
     253  1.9 0x00000084             s5 <= 008b89a4
     254  1.8 0x00000088             fp <= 0000038f
     258  1.9 0x0000008c             s2 <= 008053dd
     259  1.9 0x00000090             s3 <= 00676cbb
     260  1.8 0x00000094             s4 <= 008b8d33
     261  1.8 0x00000098             s5 <= 008b8615
     262  1.8 0x0000009c             fp <= 0000038f
     266  1.9 0x000000a0             s2 <= ff7fafb2
     267  1.8 0x000000a4             s3 <= 00676f34
     268  1.8 0x000000a8             s4 <= 008b90c2
     269  1.8 0x000000ac             s5 <= ff747d7a
     270  1.8 0x000000b0             fp <= 00219683
     274  1.8 0x000000b4             fp <= 00a1e6d1
     278  1.9 0x000000b8             s3 <= 00c689e5
     279  1.8 0x000000bc             s6 <= 00c379c5
     283  1.9 0x000000c0             s6 <= 0143ca13
     287  1.9 0x000000c4             s3 <= 018543f6
     288  1.9 0x000000c8             fp <= 00c379c5
     292  2.0 0x000000cc             fp <= 0143ca13
     296  2.0 0x000000d0             fp <= 01cf5ad5
     300  2.0 0x000000d4             s3 <= 004a1923
     301  2.0 0x000000d8             fp <= 01f0edc9
     305  2.0 0x000000dc             fp <= 02713e17
     309  2.1 0x000000e0             fp <= 02fcced9
     313  2.1 0x000000e4             s3 <= 02b6d7fa
     314  2.1 0x000000e8             s4 <= 0000038f
     318  2.1 0x000000ec             s1 <= 00219683
     319  2.1 0x000000f0             s2 <= ff7fac23
     320  2.1 0x000000f4             s3 <= 02b6d475
     321  2.1 0x000000f8             s4 <= 0000038f
     325  2.1 0x000000fc             s1 <= 00219a12
     326  2.1 0x00000100             s2 <= 0080576c
     327  2.1 0x00000104             s3 <= 02b6d7fa
     328  2.1 0x00000108             s5 <= 0000038f
     329  2.0 0x0000010c             t0 <= 00000000
     332  2.1 0x00000110             s1 <= 00219da1
     333  2.0 0x00000114             s2 <= 008053dd
     334  2.0 0x00000118             s3 <= 02b6d475
     335  2.0 0x0000011c             s5 <= 0000038f
     336  2.0 0x00000120             t0 <= 00000000
     339  2.0 0x00000124             s1 <= 0021a130
     340  2.0 0x00000128             s2 <= ff7fafb2
     341  2.0 0x0000012c             s3 <= 02b6d7fa
     342  2.0 0x00000130             t1 <= 00000001
     346  2.0 0x00000134               
     351  2.0 0x00000048             fp <= db61e360
     352  2.0 0x0000004c             s1 <= 0bcc11d4
     353  2.0 0x00000050             s2 <= a8aa92a6
     354  2.0 0x00000054             s3 <= 000ca9e1
     355  2.0 0x00000058             s4 <= 803c199d
     356  2.0 0x0000005c             s5 <= 67cda020
     357  2.0 0x00000060             fp <= e72df534
     361  2.0 0x00000064             s2 <= c17c9d72
     362  2.0 0x00000068             s3 <= e7215cd5
     363  2.0 0x0000006c             s4 <= 676a0ed1
     364  1.9 0x00000070             s5 <= 809faaec
     365  1.9 0x00000074             fp <= f2fa0708
     369  2.0 0x00000078             s2 <= 317d6996
     370  1.9 0x0000007c             s3 <= 15db5bdd
     371  1.9 0x00000080             s4 <= 5a6415d9
     372  1.9 0x00000084             s5 <= 725a5c1c
     373  1.9 0x00000088             fp <= 0000038f
     377  1.9 0x0000008c             s2 <= 317d6607
     378  1.9 0x00000090             s3 <= 15db5852
     379  1.9 0x00000094             s4 <= 5a641968
     380  1.9 0x00000098             s5 <= 725a588d
     381  1.9 0x0000009c             fp <= 0000038f
     385  1.9 0x000000a0             s2 <= ce829d88
     386  1.9 0x000000a4             s3 <= 15db5bdd
     387  1.9 0x000000a8             s4 <= 5a641cf7
     388  1.9 0x000000ac             s5 <= 8da5ab02
     389  1.9 0x000000b0             fp <= 0bcc1563
     393  1.9 0x000000b4             fp <= 3d4977db
     397  1.9 0x000000b8             s3 <= 28922c06
     398  1.9 0x000000bc             s6 <= 491589af
     402  1.9 0x000000c0             s6 <= 7a92ec27
     406  1.9 0x000000c4             s3 <= 5200c021
     407  1.9 0x000000c8             fp <= 491589af
     411  2.0 0x000000cc             fp <= 7a92ec27
     415  2.0 0x000000d0             fp <= d4f7091e
     419  2.0 0x000000d4             s3 <= 86f7c93f
     420  2.0 0x000000d8             fp <= e0c31af2
     424  2.0 0x000000dc             fp <= 12407d6a
     428  2.0 0x000000e0             fp <= 6ca49a61
     432  2.0 0x000000e4             s3 <= ea53535e
     433  2.0 0x000000e8             s4 <= 0000038f
     437  2.0 0x000000ec             s1 <= 0bcc1563
     438  2.0 0x000000f0             s2 <= ce8299f9
     439  2.0 0x000000f4             s3 <= ea5350d1
     440  2.0 0x000000f8             s4 <= 0000038f
     444  2.0 0x000000fc             s1 <= 0bcc18f2
     445  2.0 0x00000100             s2 <= 317d6996
     446  2.0 0x00000104             s3 <= ea53535e
     447  2.0 0x00000108             s5 <= 0000038f
     448  2.0 0x0000010c             t0 <= 00000000
     451  2.0 0x00000110             s1 <= 0bcc1c81
     452  2.0 0x00000114             s2 <= 317d6607
     453  2.0 0x00000118             s3 <= ea5350d1
     454  2.0 0x0000011c             s5 <= 0000038f
     455  2.0 0x00000120             t0 <= 00000000
     458  2.0 0x00000124             s1 <= 0bcc2010
     459  2.0 0x00000128             s2 <= ce829d88
     460  2.0 0x0000012c             s3 <= ea53535e
     461  2.0 0x00000130             t1 <= 00000002
     465  2.0 0x00000134               
     466  2.0 0x00000048             fp <= 9c3ad880
     467  2.0 0x0000004c             s1 <= 9020eff0
     468  2.0 0x00000050             s2 <= de85ab82
     469  1.9 0x00000054             s3 <= 000ca9e1
     470  1.9 0x00000058             s4 <= 30d65ec9
     471  1.9 0x0000005c             s5 <= 858cfb80
     472  1.9 0x00000060             fp <= 2c5bc870
     476  1.9 0x00000064             s2 <= b229e312
     477  1.9 0x00000068             s3 <= 2c576191
     478  1.9 0x0000006c             s4 <= 5d322739
     479  1.9 0x00000070             s5 <= 59313310
     480  1.9 0x00000074             fp <= bc7cb860
     484  1.9 0x00000078             s2 <= 0a52d54e
     485  1.9 0x0000007c             s3 <= 902bd9f1
     486  1.9 0x00000080             s4 <= 19aedf99
     487  1.9 0x00000084             s5 <= 634b8550
     488  1.9 0x00000088             fp <= 0000038f
     492  1.9 0x0000008c             s2 <= 0a52d1bf
     493  1.9 0x00000090             s3 <= 902bda7e
     494  1.9 0x00000094             s4 <= 19aee328
     495  1.9 0x00000098             s5 <= 634b81c1
     496  1.9 0x0000009c             fp <= 0000038f
     500  1.9 0x000000a0             s2 <= f5ad31d0
     501  1.9 0x000000a4             s3 <= 902bd9f1
     502  1.9 0x000000a8             s4 <= 19aee6b7
     503  1.9 0x000000ac             s5 <= 9cb481ce
     504  1.9 0x000000b0             fp <= 9020f37f
     508  1.9 0x000000b4             fp <= 9a73c1af
     512  1.9 0x000000b8             s3 <= 0a58185e
     513  1.9 0x000000bc             s6 <= 2a94b19f
     517  1.9 0x000000c0             s6 <= 34e77fcf
     521  1.9 0x000000c4             s3 <= 3ebf6791
     522  1.9 0x000000c8             fp <= 2a94b19f
     526  1.9 0x000000cc             fp <= 34e77fcf
     530  1.9 0x000000d0             fp <= 4e966686
     534  2.0 0x000000d4             s3 <= 70290117
     535  1.9 0x000000d8             fp <= deb75676
     539  2.0 0x000000dc             fp <= e90a24a6
     543  2.0 0x000000e0             fp <= 02b90b5d
     547  2.0 0x000000e4             s3 <= 72900a4a
     548  2.0 0x000000e8             s4 <= 0000038f
     552  2.0 0x000000ec             s1 <= 9020f37f
     553  2.0 0x000000f0             s2 <= f5ad2e41
     554  2.0 0x000000f4             s3 <= 729009c5
     555  2.0 0x000000f8             s4 <= 0000038f
     559  2.0 0x000000fc             s1 <= 9020f70e
     560  2.0 0x00000100             s2 <= 0a52d54e
     561  2.0 0x00000104             s3 <= 72900a4a
     562  2.0 0x00000108             s5 <= 0000038f
     563  2.0 0x0000010c             t0 <= 00000000
     566  2.0 0x00000110             s1 <= 9020fa9d
     567  2.0 0x00000114             s2 <= 0a52d1bf
     568  2.0 0x00000118             s3 <= 729009c5
     569  1.9 0x0000011c             s5 <= 0000038f
     570  1.9 0x00000120             t0 <= 00000000
     573  1.9 0x00000124             s1 <= 9020fe2c
     574  1.9 0x00000128             s2 <= f5ad31d0
     575  1.9 0x0000012c             s3 <= 72900a4a
     576  1.9 0x00000130             t1 <= 00000003
     580  1.9 0x00000134               
     581  1.9 0x00000048             fp <= 4b30efc0
     582  1.9 0x0000004c             s1 <= 6d028620
     583  1.9 0x00000050             s2 <= ae949d56
     584  1.9 0x00000054             s3 <= 000ca9e1
     585  1.9 0x00000058             s4 <= 43cfd1a1
     586  1.9 0x0000005c             s5 <= 69c21c40
     587  1.9 0x00000060             fp <= b83375e0
     591  1.9 0x00000064             s2 <= f6612776
     592  1.9 0x00000068             s3 <= b83fdc01
     593  1.9 0x0000006c             s4 <= fc034781
     594  1.9 0x00000070             s5 <= b18ea660
     595  1.9 0x00000074             fp <= 2535fc00
     599  1.9 0x00000078             s2 <= 2ed4d48a
     600  1.9 0x0000007c             s3 <= 9d0a2001
     601  1.9 0x00000080             s4 <= 21394381
     602  1.9 0x00000084             s5 <= 73a755a0
     603  1.9 0x00000088             fp <= 0000038f
     607  1.9 0x0000008c             s2 <= 2ed4d0fb
     608  1.9 0x00000090             s3 <= 9d0a238e
     609  1.9 0x00000094             s4 <= 21394710
     610  1.9 0x00000098             s5 <= 73a75211
     611  1.9 0x0000009c             fp <= 0000038f
     615  1.9 0x000000a0             s2 <= d12b3294
     616  1.9 0x000000a4             s3 <= 9d0a2001
     617  1.9 0x000000a8             s4 <= 21394a9f
     618  1.9 0x000000ac             s5 <= 8c58b17e
     619  1.9 0x000000b0             fp <= 6d0289af
     623  1.9 0x000000b4             fp <= 9bd7571b
     627  1.9 0x000000b8             s3 <= 06dd771a
     628  1.9 0x000000bc             s6 <= 08d9dd3b
     632  1.9 0x000000c0             s6 <= 37aeaaa7
     636  1.9 0x000000c4             s3 <= 3173ddbd
     637  1.9 0x000000c8             fp <= 08d9dd3b
     641  1.9 0x000000cc             fp <= 37aeaaa7
     645  1.9 0x000000d0             fp <= 58e7f546
     649  1.9 0x000000d4             s3 <= 699428fb
     650  1.9 0x000000d8             fp <= c5ea7b66
     654  1.9 0x000000dc             fp <= f4bf48d2
     658  1.9 0x000000e0             fp <= 15f89371
     662  2.0 0x000000e4             s3 <= 7c6cbb8a
     663  1.9 0x000000e8             s4 <= 0000038f
     667  2.0 0x000000ec             s1 <= 6d0289af
     668  2.0 0x000000f0             s2 <= d12b2f05
     669  1.9 0x000000f4             s3 <= 7c6cb805
     670  1.9 0x000000f8             s4 <= 0000038f
     674  2.0 0x000000fc             s1 <= 6d028d3e
     675  1.9 0x00000100             s2 <= 2ed4d48a
     676  1.9 0x00000104             s3 <= 7c6cbb8a
     677  1.9 0x00000108             s5 <= 0000038f
     678  1.9 0x0000010c             t0 <= 00000000
     681  1.9 0x00000110             s1 <= 6d0290cd
     682  1.9 0x00000114             s2 <= 2ed4d0fb
     683  1.9 0x00000118             s3 <= 7c6cb805
     684  1.9 0x0000011c             s5 <= 0000038f
     685  1.9 0x00000120             t0 <= 00000000
     688  1.9 0x00000124             s1 <= 6d02945c
     689  1.9 0x00000128             s2 <= d12b3294
     690  1.9 0x0000012c             s3 <= 7c6cbb8a
     691  1.9 0x00000130             t1 <= 00000004
     695  1.9 0x00000134               
     696  1.9 0x00000048             fp <= 8debbd30
     697  1.9 0x0000004c             s1 <= 55ab5fc8
     698  1.9 0x00000050             s2 <= c6ef6016
     699  1.9 0x00000054             s3 <= 000ca9e1
     700  1.9 0x00000058             s4 <= 26914849
     701  1.9 0x0000005c             s5 <= 070a4a50
     702  1.9 0x00000060             fp <= e3971cf8
     706  1.9 0x00000064             s2 <= e358431e
     707  1.9 0x00000068             s3 <= e39bb519
     708  1.9 0x0000006c             s4 <= 0a286541
     709  1.9 0x00000070             s5 <= 23732d58
     710  1.9 0x00000074             fp <= 39427cc0
     714  1.9 0x00000078             s2 <= 55ea39a2
     715  1.9 0x0000007c             s3 <= dad9c9d9
     716  1.9 0x00000080             s4 <= 436ae201
     717  1.9 0x00000084             s5 <= 15cf4f68
     718  1.9 0x00000088             fp <= 0000038f
     722  1.9 0x0000008c             s2 <= 55ea3613
     723  1.9 0x00000090             s3 <= dad9ca56
     724  1.9 0x00000094             s4 <= 436ae590
     725  1.9 0x00000098             s5 <= 15cf4bd9
     726  1.9 0x0000009c             fp <= 0000038f
     730  1.9 0x000000a0             s2 <= aa15cd7c
     731  1.9 0x000000a4             s3 <= dad9c9d9
     732  1.9 0x000000a8             s4 <= 436ae91f
     733  1.9 0x000000ac             s5 <= ea30b7b6
     734  1.9 0x000000b0             fp <= 55ab6357
     738  1.9 0x000000b4             fp <= ab9595db
     742  1.9 0x000000b8             s3 <= 714c5c02
     743  1.9 0x000000bc             s6 <= 0140f5a3
     747  1.9 0x000000c0             s6 <= 572b2827
     751  1.9 0x000000c4             s3 <= 26677425
     752  1.9 0x000000c8             fp <= 0140f5a3
     756  1.9 0x000000cc             fp <= 572b2827
     760  1.9 0x000000d0             fp <= 9a961146
     764  1.9 0x000000d4             s3 <= bcf16563
     765  1.9 0x000000d8             fp <= f041710e
     769  1.9 0x000000dc             fp <= 462ba392
     773  1.9 0x000000e0             fp <= 89968cb1
     777  1.9 0x000000e4             s3 <= 3567e9d2
     778  1.9 0x000000e8             s4 <= 0000038f
     782  1.9 0x000000ec             s1 <= 55ab6357
     783  1.9 0x000000f0             s2 <= aa15c9ed
     784  1.9 0x000000f4             s3 <= 3567ea5d
     785  1.9 0x000000f8             s4 <= 0000038f
     789  1.9 0x000000fc             s1 <= 55ab66e6
     790  1.9 0x00000100             s2 <= 55ea39a2
     791  1.9 0x00000104             s3 <= 3567e9d2
     792  1.9 0x00000108             s5 <= 0000038f
     793  1.9 0x0000010c             t0 <= 00000000
     796  1.9 0x00000110             s1 <= 55ab6a75
     797  1.9 0x00000114             s2 <= 55ea3613
     798  1.9 0x00000118             s3 <= 3567ea5d
     799  1.9 0x0000011c             s5 <= 0000038f
     800  1.9 0x00000120             t0 <= 00000000
     803  1.9 0x00000124             s1 <= 55ab6e04
     804  1.9 0x00000128             s2 <= aa15cd7c
     805  1.9 0x0000012c             s3 <= 3567e9d2
     806  1.9 0x00000130             t1 <= 00000005
     810  1.9 0x00000134               
     811  1.9 0x00000048             fp <= 74767df0
     812  1.9 0x0000004c             s1 <= b6cc6bb8
     813  1.9 0x00000050             s2 <= 0cc9124e
     814  1.9 0x00000054             s3 <= 000ca9e1
     815  1.9 0x00000058             s4 <= 3293e2c9
     816  1.9 0x0000005c             s5 <= f90aaf90
     817  1.9 0x00000060             fp <= 2b42e9a8
     821  1.9 0x00000064             s2 <= e18628a6
     822  1.9 0x00000068             s3 <= 2b4e4049
     823  1.9 0x0000006c             s4 <= 5dd6cc71
     824  1.9 0x00000070             s5 <= cdc7c5e8
     825  1.9 0x00000074             fp <= e20f5560
     829  1.9 0x00000078             s2 <= 00892cba
     830  1.9 0x0000007c             s3 <= c9411529
     831  1.9 0x00000080             s4 <= 3fe621d1
     832  1.9 0x00000084             s5 <= 14478f78
     833  1.9 0x00000088             fp <= 0000038f
     837  1.9 0x0000008c             s2 <= 0089292b
     838  1.9 0x00000090             s3 <= c94116a6
     839  1.9 0x00000094             s4 <= 3fe62560
     840  1.9 0x00000098             s5 <= 14478be9
     841  1.9 0x0000009c             fp <= 0000038f
     845  1.9 0x000000a0             s2 <= ff76da64
     846  1.9 0x000000a4             s3 <= c9411529
     847  1.9 0x000000a8             s4 <= 3fe628ef
     848  1.9 0x000000ac             s5 <= ebb877a6
     849  1.9 0x000000b0             fp <= b6cc6f47
     853  1.9 0x000000b4             fp <= b75594e3
     857  1.9 0x000000b8             s3 <= 7e1481ca
     858  1.9 0x000000bc             s6 <= 6e22009b
     862  1.9 0x000000c0             s6 <= 6eab2637
     866  1.9 0x000000c4             s3 <= 10bfa7fd
     867  1.9 0x000000c8             fp <= 6e22009b
     871  1.9 0x000000cc             fp <= 6eab2637
     875  1.9 0x000000d0             fp <= ae914f26
     879  1.9 0x000000d4             s3 <= be2ee8db
     880  1.9 0x000000d8             fp <= 655dbade
     884  1.9 0x000000dc             fp <= 65e6e07a
     888  1.9 0x000000e0             fp <= a5cd0969
     892  1.9 0x000000e4             s3 <= 1be3e1b2
     893  1.9 0x000000e8             s4 <= 0000038f
     897  1.9 0x000000ec             s1 <= b6cc6f47
     898  1.9 0x000000f0             s2 <= ff76d6d5
     899  1.9 0x000000f4             s3 <= 1be3e23d
     900  1.9 0x000000f8             s4 <= 0000038f
     904  1.9 0x000000fc             s1 <= b6cc72d6
     905  1.9 0x00000100             s2 <= 00892cba
     906  1.9 0x00000104             s3 <= 1be3e1b2
     907  1.9 0x00000108             s5 <= 0000038f
     908  1.9 0x0000010c             t0 <= 00000000
     911  1.9 0x00000110             s1 <= b6cc7665
     912  1.9 0x00000114             s2 <= 0089292b
     913  1.9 0x00000118             s3 <= 1be3e23d
     914  1.9 0x0000011c             s5 <= 0000038f
     915  1.9 0x00000120             t0 <= 00000000
     918  1.9 0x00000124             s1 <= b6cc79f4
     919  1.9 0x00000128             s2 <= ff76da64
     920  1.9 0x0000012c             s3 <= 1be3e1b2
     921  1.9 0x00000130             t1 <= 00000006
     925  1.9 0x00000134               
     926  1.9 0x00000048             fp <= ca316b50
     927  1.9 0x0000004c             s1 <= 4941bd88
     928  1.9 0x00000050             s2 <= 3ff0286e
     929  1.9 0x00000054             s3 <= 000ca9e1
     930  1.9 0x00000058             s4 <= d30cfdb9
     931  1.9 0x0000005c             s5 <= d4fbee30
     932  1.9 0x00000060             fp <= 137328d8
     936  1.9 0x00000064             s2 <= 2c7cff96
     937  1.9 0x00000068             s3 <= 137f8139
     938  1.9 0x0000006c             s4 <= e6802691
     939  1.9 0x00000070             s5 <= c188c558
     940  1.9 0x00000074             fp <= 5cb4e660
     944  1.9 0x00000078             s2 <= 3037e6ca
     945  1.9 0x0000007c             s3 <= 4fcb6759
     946  1.9 0x00000080             s4 <= 43350cf1
     947  1.9 0x00000084             s5 <= 9b2c2108
     948  1.9 0x00000088             fp <= 0000038f
     952  1.9 0x0000008c             s2 <= 3037e33b
     953  1.9 0x00000090             s3 <= 4fcb64d6
     954  1.9 0x00000094             s4 <= 43351080
     955  1.9 0x00000098             s5 <= 9b2c1d79
     956  1.9 0x0000009c             fp <= 0000038f
     960  1.9 0x000000a0             s2 <= cfc82054
     961  1.9 0x000000a4             s3 <= 4fcb6759
     962  1.9 0x000000a8             s4 <= 4335140f
     963  1.9 0x000000ac             s5 <= 64d3e616
     964  1.9 0x000000b0             fp <= 4941c117
     968  1.9 0x000000b4             fp <= 7979a0c3
     972  1.9 0x000000b8             s3 <= 36b2c79a
     973  1.9 0x000000bc             s6 <= c2bb5e4b
     977  1.9 0x000000c0             s6 <= f2f33df7
     981  1.9 0x000000c4             s3 <= c441fa6d
     982  1.9 0x000000c8             fp <= c2bb5e4b
     986  1.9 0x000000cc             fp <= f2f33df7
     990  1.9 0x000000d0             fp <= 36285206
     994  1.9 0x000000d4             s3 <= f269a86b
     995  1.9 0x000000d8             fp <= 7f6a0f8e
     999  1.9 0x000000dc             fp <= afa1ef3a
    1003  1.9 0x000000e0             fp <= f2d70349
    1007  1.9 0x000000e4             s3 <= 00beab22
    1008  1.9 0x000000e8             s4 <= 0000038f
    1012  1.9 0x000000ec             s1 <= 4941c117
    1013  1.9 0x000000f0             s2 <= cfc81cc5
    1014  1.9 0x000000f4             s3 <= 00bea8ad
    1015  1.9 0x000000f8             s4 <= 0000038f
    1019  1.9 0x000000fc             s1 <= 4941c4a6
    1020  1.9 0x00000100             s2 <= 3037e6ca
    1021  1.9 0x00000104             s3 <= 00beab22
    1022  1.9 0x00000108             s5 <= 0000038f
    1023  1.9 0x0000010c             t0 <= 00000000
    1026  1.9 0x00000110             s1 <= 4941c835
    1027  1.9 0x00000114             s2 <= 3037e33b
    1028  1.9 0x00000118             s3 <= 00bea8ad
    1029  1.9 0x0000011c             s5 <= 0000038f
    1030  1.9 0x00000120             t0 <= 00000000
    1033  1.9 0x00000124             s1 <= 4941cbc4
    1034  1.9 0x00000128             s2 <= cfc82054
    1035  1.9 0x0000012c             s3 <= 00beab22
    1036  1.9 0x00000130             t1 <= 00000007
    1040  1.9 0x00000134               
    1041  1.9 0x00000048             fp <= f02f5c50
    1042  1.9 0x0000004c             s1 <= 44846728
    1043  1.9 0x00000050             s2 <= a682fdfe
    1044  1.9 0x00000054             s3 <= 000ca9e1
    1045  1.9 0x00000058             s4 <= 8f9981f9
    1046  1.9 0x0000005c             s5 <= 46a12130
    1047  1.9 0x00000060             fp <= 34b3c378
    1051  1.9 0x00000064             s2 <= 71cf3a86
    1052  1.9 0x00000068             s3 <= 34bf6a99
    1053  1.9 0x0000006c             s4 <= c44d4571
    1054  1.9 0x00000070             s5 <= 11ed5db8
    1055  1.9 0x00000074             fp <= 79382aa0
    1059  1.9 0x00000078             s2 <= 0768f01a
    1060  1.9 0x0000007c             s3 <= 4d874039
    1061  1.9 0x00000080             s4 <= 3d857011
    1062  1.9 0x00000084             s5 <= 674acce8
    1063  1.9 0x00000088             fp <= 0000038f
    1067  1.9 0x0000008c             s2 <= 0768ec8b
    1068  1.9 0x00000090             s3 <= 4d8743b6
    1069  1.9 0x00000094             s4 <= 3d8573a0
    1070  1.9 0x00000098             s5 <= 674ac959
    1071  1.9 0x0000009c             fp <= 0000038f
    1075  1.9 0x000000a0             s2 <= f8971704
    1076  1.9 0x000000a4             s3 <= 4d874039
    1077  1.9 0x000000a8             s4 <= 3d85772f
    1078  1.9 0x000000ac             s5 <= 98b53a36
    1079  1.9 0x000000b0             fp <= 44846ab7
    1083  1.9 0x000000b4             fp <= 4bed53b3
    1087  1.9 0x000000b8             s3 <= 066a138a
    1088  1.9 0x000000bc             s6 <= 9071badb
    1092  1.9 0x000000c0             s6 <= 97daa3d7
    1096  1.9 0x000000c4             s3 <= 91b0b05d
    1097  1.9 0x000000c8             fp <= 9071badb
    1101  1.9 0x000000cc             fp <= 97daa3d7
    1105  1.9 0x000000d0             fp <= d5601b06
    1109  1.9 0x000000d4             s3 <= 44d0ab5b
    1110  1.9 0x000000d8             fp <= 19e4822e
    1114  1.9 0x000000dc             fp <= 214d6b2a
    1118  1.9 0x000000e0             fp <= 5ed2e259
    1122  1.9 0x000000e4             s3 <= 1a024902
    1123  1.9 0x000000e8             s4 <= 0000038f
    1127  1.9 0x000000ec             s1 <= 44846ab7
    1128  1.9 0x000000f0             s2 <= f8971375
    1129  1.9 0x000000f4             s3 <= 1a024a8d
    1130  1.9 0x000000f8             s4 <= 0000038f
    1134  1.9 0x000000fc             s1 <= 44846e46
    1135  1.9 0x00000100             s2 <= 0768f01a
    1136  1.9 0x00000104             s3 <= 1a024902
    1137  1.9 0x00000108             s5 <= 0000038f
    1138  1.9 0x0000010c             t0 <= 00000000
    1141  1.9 0x00000110             s1 <= 448471d5
    1142  1.9 0x00000114             s2 <= 0768ec8b
    1143  1.9 0x00000118             s3 <= 1a024a8d
    1144  1.9 0x0000011c             s5 <= 0000038f
    1145  1.9 0x00000120             t0 <= 00000000
    1148  1.9 0x00000124             s1 <= 44847564
    1149  1.9 0x00000128             s2 <= f8971704
    1150  1.9 0x0000012c             s3 <= 1a024902
    1151  1.9 0x00000130             t1 <= 00000008
    1155  1.9 0x00000134               
    1156  1.9 0x00000048             fp <= 1699d190
    1157  1.9 0x0000004c             s1 <= 9cc65208
    1158  1.9 0x00000050             s2 <= 8e21ce1e
    1159  1.9 0x00000054             s3 <= 000ca9e1
    1160  1.9 0x00000058             s4 <= 630d0a19
    1161  1.9 0x0000005c             s5 <= 503daff0
    1162  1.9 0x00000060             fp <= b3602398
    1166  1.9 0x00000064             s2 <= dac1aa86
    1167  1.9 0x00000068             s3 <= b36c8a79
    1168  1.9 0x0000006c             s4 <= 166d2db1
    1169  1.9 0x00000070             s5 <= 9cdd8c58
    1170  1.9 0x00000074             fp <= 502675a0
    1174  1.9 0x00000078             s2 <= 7564cb1a
    1175  1.9 0x0000007c             s3 <= e34affd9
    1176  1.9 0x00000080             s4 <= 6693a351
    1177  1.9 0x00000084             s5 <= b348e948
    1178  1.9 0x00000088             fp <= 0000038f
    1182  1.9 0x0000008c             s2 <= 7564c78b
    1183  1.9 0x00000090             s3 <= e34afc56
    1184  1.9 0x00000094             s4 <= 6693a6e0
    1185  1.9 0x00000098             s5 <= b348e5b9
    1186  1.9 0x0000009c             fp <= 0000038f
    1190  1.9 0x000000a0             s2 <= 8a9b3c04
    1191  1.9 0x000000a4             s3 <= e34affd9
    1192  1.9 0x000000a8             s4 <= 6693aa6f
    1193  1.9 0x000000ac             s5 <= 4cb71dd6
    1194  1.9 0x000000b0             fp <= 9cc65597
    1198  1.9 0x000000b4             fp <= 122b1993
    1202  1.9 0x000000b8             s3 <= f161e64a
    1203  1.9 0x000000bc             s6 <= aef16b9b
    1207  1.9 0x000000c0             s6 <= 24562f97
    1211  1.9 0x000000c4             s3 <= d537c9dd
    1212  1.9 0x000000c8             fp <= aef16b9b
    1216  1.9 0x000000cc             fp <= 24562f97
    1220  1.9 0x000000d0             fp <= 8ae9da06
    1224  1.9 0x000000d4             s3 <= 5fde13db
    1225  1.9 0x000000d8             fp <= 27b02c0e
    1229  1.9 0x000000dc             fp <= 9d14f00a
    1233  1.9 0x000000e0             fp <= 03a89a79
    1237  1.9 0x000000e4             s3 <= 5c7689a2
    1238  1.9 0x000000e8             s4 <= 0000038f
    1242  1.9 0x000000ec             s1 <= 9cc65597
    1243  1.9 0x000000f0             s2 <= 8a9b3875
    1244  1.9 0x000000f4             s3 <= 5c768a2d
    1245  1.9 0x000000f8             s4 <= 0000038f
    1249  1.9 0x000000fc             s1 <= 9cc65926
    1250  1.9 0x00000100             s2 <= 7564cb1a
    1251  1.9 0x00000104             s3 <= 5c7689a2
    1252  1.9 0x00000108             s5 <= 0000038f
    1253  1.9 0x0000010c             t0 <= 00000000
    1256  1.9 0x00000110             s1 <= 9cc65cb5
    1257  1.9 0x00000114             s2 <= 7564c78b
    1258  1.9 0x00000118             s3 <= 5c768a2d
    1259  1.9 0x0000011c             s5 <= 0000038f
    1260  1.9 0x00000120             t0 <= 00000000
    1263  1.9 0x00000124             s1 <= 9cc66044
    1264  1.9 0x00000128             s2 <= 8a9b3c04
    1265  1.9 0x0000012c             s3 <= 5c7689a2
    1266  1.9 0x00000130             t1 <= 00000009
    1270  1.9 0x00000134               
    1271  1.9 0x00000048             fp <= e2d57110
    1272  1.9 0x0000004c             s1 <= e3321e88
    1273  1.9 0x00000050             s2 <= 09d3c77e
    1274  1.9 0x00000054             s3 <= 000ca9e1
    1275  1.9 0x00000058             s4 <= 4eb35a59
    1276  1.9 0x0000005c             s5 <= 3707a070
    1277  1.9 0x00000060             fp <= c6078f98
    1281  1.9 0x00000064             s2 <= 43cc37e6
    1282  1.9 0x00000068             s3 <= c60b2679
    1283  1.9 0x0000006c             s4 <= 14bae9f1
    1284  1.9 0x00000070             s5 <= 710010d8
    1285  1.9 0x00000074             fp <= a939ae20
    1289  1.9 0x00000078             s2 <= 656d763a
    1290  1.9 0x0000007c             s3 <= 6f328859
    1291  1.9 0x00000080             s4 <= bdf49811
    1292  1.9 0x00000084             s5 <= 38399d48
    1293  1.9 0x00000088             fp <= 0000038f
    1297  1.9 0x0000008c             s2 <= 656d72ab
    1298  1.9 0x00000090             s3 <= 6f328bd6
    1299  1.9 0x00000094             s4 <= bdf49ba0
    1300  1.9 0x00000098             s5 <= 383999b9
    1301  1.9 0x0000009c             fp <= 0000038f
    1305  1.9 0x000000a0             s2 <= 9a9290e4
    1306  1.9 0x000000a4             s3 <= 6f328859
    1307  1.9 0x000000a8             s4 <= bdf49f2f
    1308  1.9 0x000000ac             s5 <= c7c669d6
    1309  1.9 0x000000b0             fp <= e3322217
    1313  1.9 0x000000b4             fp <= 489f9133
    1317  1.9 0x000000b8             s3 <= 27ad196a
    1318  1.9 0x000000bc             s6 <= 2bd1afbb
    1322  1.9 0x000000c0             s6 <= 913f1ed7
    1326  1.9 0x000000c4             s3 <= b69207bd
    1327  1.9 0x000000c8             fp <= 2bd1afbb
    1331  1.9 0x000000cc             fp <= 913f1ed7
    1335  1.9 0x000000d0             fp <= 4f33be06
    1339  1.9 0x000000d4             s3 <= f9a1b9bb
    1340  1.9 0x000000d8             fp <= 3265dc8e
    1344  1.9 0x000000dc             fp <= 97d34baa
    1348  1.9 0x000000e0             fp <= 55c7ead9
    1352  1.9 0x000000e4             s3 <= ac665362
    1353  1.9 0x000000e8             s4 <= 0000038f
    1357  1.9 0x000000ec             s1 <= e3322217
    1358  1.9 0x000000f0             s2 <= 9a928d55
    1359  1.9 0x000000f4             s3 <= ac6650ed
    1360  1.9 0x000000f8             s4 <= 0000038f
    1364  1.9 0x000000fc             s1 <= e33225a6
    1365  1.9 0x00000100             s2 <= 656d763a
    1366  1.9 0x00000104             s3 <= ac665362
    1367  1.9 0x00000108             s5 <= 0000038f
    1368  1.9 0x0000010c             t0 <= 00000000
    1371  1.9 0x00000110             s1 <= e3322935
    1372  1.9 0x00000114             s2 <= 656d72ab
    1373  1.9 0x00000118             s3 <= ac6650ed
    1374  1.9 0x0000011c             s5 <= 0000038f
    1375  1.9 0x00000120             t0 <= 00000000
    1378  1.9 0x00000124             s1 <= e3322cc4
    1379  1.9 0x00000128             s2 <= 9a9290e4
    1380  1.9 0x0000012c             s3 <= ac665362
    1381  1.9 0x00000130             t1 <= 0000000a
    1385  1.9 0x00000134               
    1390  1.9 0x00000138             sp <= 00002ffc
    1391  1.9 0x0000013c               
    1396  1.9 0x00000010               
$finish called at time : 26775332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2616 ; free virtual = 19437
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2616 ; free virtual = 19437
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2616 ; free virtual = 19437
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8785.797 ; gain = 0.000 ; free physical = 2668 ; free virtual = 19496
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     204  6.5 0x00000008             sp <= 00002ffc
     205  4.6 0x0000000c             ra <= 00000010
     210  5.0 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     219  4.1 0x00000020               mem[00000fd4] <= 0000038f
     220  3.7 0x00000024             a1 <= 0000000a
     221  3.4 0x00000028             t1 <= 00000000
     222  3.2 0x0000002c             fp <= 000004d2
     223  2.8 0x00000030             s1 <= 00000224
     224  2.6 0x00000034             s2 <= 00001000
     228  2.7 0x00000038             s2 <= 00000911
     229  2.6 0x0000003c             s3 <= 000003b4
     230  2.5 0x00000040             s4 <= 00000306
     231  2.4 0x00000044             s5 <= 000001b0
     232  2.3 0x00000048             fp <= 00136864
     233  2.3 0x0000004c             s1 <= 002192f4
     234  2.2 0x00000050             s2 <= 000b3238
     235  2.1 0x00000054             s3 <= 00051a20
     236  2.1 0x00000058             s4 <= 00000000
     237  2.0 0x0000005c             s5 <= 00000000
     238  2.0 0x00000060             fp <= 0034fb58
     242  2.1 0x00000064             s2 <= ffd636e0
     243  2.0 0x00000068             s3 <= 0031e178
     244  2.0 0x0000006c             s4 <= 0034fb58
     245  2.0 0x00000070             s5 <= ffcb04a8
     246  1.9 0x00000074             fp <= 00568e4c
     247  1.9 0x00000078             s2 <= 005ec478
[        247] Error: wrong result written. Expected to write 0x0080576c, but wrote 0x005ec478
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5983665 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8785.797 ; gain = 0.000 ; free physical = 2589 ; free virtual = 19425
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8807.805 ; gain = 0.000 ; free physical = 2648 ; free virtual = 19493
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[0000038c] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= 002192f4
[        227] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0x002192f4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5650333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8807.805 ; gain = 0.000 ; free physical = 2576 ; free virtual = 19427
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8827.816 ; gain = 0.000 ; free physical = 2631 ; free virtual = 19485
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[0000038c] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= 002192f4
[        227] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0x002192f4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5650333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 8827.816 ; gain = 0.000 ; free physical = 2552 ; free virtual = 19414
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8848.828 ; gain = 0.000 ; free physical = 2619 ; free virtual = 19482
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00000010
[        208] Error: wrong result written. Expected to write 0x00002fd4, but wrote 0x00000010
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5333666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 8848.828 ; gain = 0.000 ; free physical = 2556 ; free virtual = 19428
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2598 ; free virtual = 19475
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     248  1.4 0x000000a0             s2 <= ff7fd868
[        248] Error: wrong result written. Expected to write 0xff7fa894, but wrote 0xff7fd868
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6000332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2525 ; free virtual = 19405
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2606 ; free virtual = 19480
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     248  1.4 0x000000a0             s2 <= ff7fd868
[        248] Error: wrong result written. Expected to write 0xff7fa894, but wrote 0xff7fd868
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6000332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2518 ; free virtual = 19395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8909.859 ; gain = 0.000 ; free physical = 2606 ; free virtual = 19484
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     255  1.6 0x000000a0             s2 <= ff7fa894
     256  1.6 0x000000a4             s3 <= 00676f34
     257  1.6 0x000000a8             s4 <= 008b89a4
     258  1.6 0x000000ac             s5 <= ff74765c
     259  1.6 0x000000b0             fp <= 002192f4
     261  1.6 0x000000b4             fp <= 00a1ea60
     262  1.6 0x000000b8             s3 <= 0046fdc0
[        262] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6233666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8909.859 ; gain = 0.000 ; free physical = 2522 ; free virtual = 19407
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8936.871 ; gain = 0.000 ; free physical = 2590 ; free virtual = 19481
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     255  1.6 0x000000a0             s2 <= ff7fa894
     256  1.6 0x000000a4             s3 <= 00676f34
     257  1.6 0x000000a8             s4 <= 008b89a4
     258  1.6 0x000000ac             s5 <= ff74765c
     259  1.6 0x000000b0             fp <= 002192f4
     261  1.6 0x000000b4             fp <= 00a1ea60
     262  1.6 0x000000b8             s3 <= 0046fdc0
[        262] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6233666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 8936.871 ; gain = 0.000 ; free physical = 2518 ; free virtual = 19414
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8944.875 ; gain = 0.000 ; free physical = 2592 ; free virtual = 19480
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     251  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 0046fdc0
[        257] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8944.875 ; gain = 0.000 ; free physical = 2515 ; free virtual = 19410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8960.883 ; gain = 0.000 ; free physical = 2578 ; free virtual = 19478
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     251  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 0046fdc0
[        257] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 8960.883 ; gain = 0.000 ; free physical = 2511 ; free virtual = 19417
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8976.891 ; gain = 0.000 ; free physical = 2578 ; free virtual = 19476
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     251  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 0046fdc0
[        257] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8976.891 ; gain = 0.000 ; free physical = 2509 ; free virtual = 19412
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8992.898 ; gain = 0.000 ; free physical = 2563 ; free virtual = 19468
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 0046fdc0
[        255] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6116999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 8992.898 ; gain = 0.000 ; free physical = 2486 ; free virtual = 19401
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9008.906 ; gain = 0.000 ; free physical = 2553 ; free virtual = 19465
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 004325e8
[        256] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6133666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9008.906 ; gain = 0.000 ; free physical = 2477 ; free virtual = 19395
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9032.918 ; gain = 0.000 ; free physical = 2539 ; free virtual = 19460
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 00c37d54
     257  1.3 0x000000c0             s6 <= 0143d4c0
     258  1.3 0x000000c4             s3 <= 00c68554
[        258] Error: wrong result written. Expected to write 0x01855194, but wrote 0x00c68554
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6166999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 9032.918 ; gain = 0.000 ; free physical = 2464 ; free virtual = 19388
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2536 ; free virtual = 19462
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2462 ; free virtual = 19393
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2462 ; free virtual = 19393
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2462 ; free virtual = 19393
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2468 ; free virtual = 19429
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2456 ; free virtual = 19426
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
0 0 0

Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     199 x.x 0x00000000             sp <= 00003000
0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     203 12.0 0x00000004             sp <= 00003000
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

0 1 1

0 1 1

0 1 1

     207  8.0 0x00000008             sp <= 00002ffc
0 0 1

0 0 1

     208  4.5 0x0000000c             ra <= 00000010
0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     213  4.6 0x00000014             sp <= 00002fd4
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

0 1 1

     217  4.5 0x00000018             a5 <= 00002fd4
0 0 1

0 0 1

     218  4.0 0x0000001c             a4 <= 0000038f
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 1 0

1 1 0

     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
1 1 1

1 1 1

     223  3.4 0x00000024             a1 <= 0000000a
1 1 1

1 1 1

     224  3.1 0x00000028             t1 <= 00000000
1 1 1

1 1 1

     225  3.0 0x0000002c             fp <= 000004d2
0 1 1

     226  2.8 0x00000030             s1 <= 00000224
0 0 1

     227  2.7 0x00000034             s2 <= 00001000
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 1

1 1 1

     231  2.8 0x00000038             s2 <= 00000911
1 1 1

1 1 1

1 1 1

     232  2.6 0x0000003c             s3 <= 000003b4
1 1 1

1 1 1

1 1 1

     233  2.5 0x00000040             s4 <= 00000306
1 1 1

1 1 1

1 1 1

     234  2.5 0x00000044             s5 <= 000001b0
1 1 1

1 1 1

1 1 1

     235  2.4 0x00000048             fp <= 00136864
1 1 1

1 1 1

1 1 1

     236  2.3 0x0000004c             s1 <= 002192f4
1 1 1

1 1 1

1 1 1

     237  2.2 0x00000050             s2 <= 000b3238
1 1 1

1 1 1

1 1 1

     238  2.2 0x00000054             s3 <= 00051a20
1 1 1

1 1 1

1 1 1

     239  2.1 0x00000058             s4 <= 00000000
0 1 1

     240  2.1 0x0000005c             s5 <= 00000000
0 0 1

     241  2.0 0x00000060             fp <= 0034fb58
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

     245  2.1 0x00000064             s2 <= ffd636e0
1 1 1

1 1 1

1 1 1

     246  2.1 0x00000068             s3 <= 0031e178
1 1 1

1 1 1

1 1 1

     247  2.0 0x0000006c             s4 <= 0034fb58
0 1 1

     248  2.0 0x00000070             s5 <= ffcb04a8
0 0 1

     249  2.0 0x00000074             fp <= 00568e4c
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     253  2.0 0x00000078             s2 <= 0080576c
1 1 1

1 1 1

1 1 1

     254  2.0 0x0000007c             s3 <= 00676f34
1 1 1

1 1 1

1 1 1

     255  1.9 0x00000080             s4 <= 008b89a4
0 1 1

     256  1.9 0x00000084             s5 <= 008b89a4
0 0 1

     257  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

     261  1.9 0x0000008c             s2 <= 008053dd
1 1 1

1 1 1

1 1 1

     262  1.9 0x00000090             s3 <= 00676cbb
1 1 1

1 1 1

1 1 1

     263  1.9 0x00000094             s4 <= 008b8d33
0 1 1

     264  1.9 0x00000098             s5 <= 008b8615
0 0 1

     265  1.8 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     269  1.9 0x000000a0             s2 <= ff7fafb2
1 1 1

1 1 1

1 1 1

     270  1.9 0x000000a4             s3 <= 00676f34
1 1 1

1 1 1

1 1 1

     271  1.8 0x000000a8             s4 <= 008b90c2
0 1 1

     272  1.8 0x000000ac             s5 <= ff747d7a
0 0 1

     273  1.8 0x000000b0             fp <= 00219683
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     277  1.8 0x000000b4             fp <= 00a1e6d1
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     281  1.9 0x000000b8             s3 <= 00c689e5
0 0 1

     282  1.9 0x000000bc             s6 <= 00c379c5
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     286  1.9 0x000000c0             s6 <= 0143ca13
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     290  2.0 0x000000c4             s3 <= 018543f6
0 0 1

     291  1.9 0x000000c8             fp <= 00c379c5
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     295  2.0 0x000000cc             fp <= 0143ca13
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     299  2.0 0x000000d0             fp <= 01cf5ad5
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     303  2.0 0x000000d4             s3 <= 004a1923
0 0 1

     304  2.0 0x000000d8             fp <= 01f0edc9
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     308  2.1 0x000000dc             fp <= 02713e17
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     312  2.1 0x000000e0             fp <= 02fcced9
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     316  2.1 0x000000e4             s3 <= 02b6d7fa
0 0 1

     317  2.1 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     321  2.1 0x000000ec             s1 <= 00219683
1 1 1

1 1 1

1 1 1

     322  2.1 0x000000f0             s2 <= ff7fac23
0 1 1

     323  2.1 0x000000f4             s3 <= 02b6d475
0 0 1

     324  2.1 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     328  2.1 0x000000fc             s1 <= 00219a12
1 1 1

1 1 1

1 1 1

     329  2.1 0x00000100             s2 <= 0080576c
1 1 1

1 1 1

1 1 1

     330  2.1 0x00000104             s3 <= 02b6d7fa
0 1 1

     331  2.0 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     332  2.0 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     335  2.0 0x00000110             s1 <= 00219da1
1 1 1

1 1 1

1 1 1

     336  2.0 0x00000114             s2 <= 008053dd
1 1 1

1 1 1

1 1 1

     337  2.0 0x00000118             s3 <= 02b6d475
0 1 1

     338  2.0 0x0000011c             s5 <= 0000038f
0 0 1

     339  2.0 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     342  2.0 0x00000124             s1 <= 0021a130
1 1 1

1 1 1

1 1 1

     343  2.0 0x00000128             s2 <= ff7fafb2
0 1 1

     344  2.0 0x0000012c             s3 <= 02b6d7fa
0 0 1

     345  2.0 0x00000130             t1 <= 00000001
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 1 0

0 1 0

     349  2.0 0x00000134               
0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     354  2.0 0x00000048             fp <= db61e360
1 1 1

1 1 1

1 1 1

     355  2.0 0x0000004c             s1 <= 0bcc11d4
1 1 1

1 1 1

1 1 1

     356  2.0 0x00000050             s2 <= a8aa92a6
1 1 1

1 1 1

1 1 1

     357  2.0 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     358  2.0 0x00000058             s4 <= 803c199d
0 1 1

     359  2.0 0x0000005c             s5 <= 67cda020
0 0 1

     360  1.9 0x00000060             fp <= e72df534
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     364  2.0 0x00000064             s2 <= c17c9d72
1 1 1

1 1 1

1 1 1

     365  2.0 0x00000068             s3 <= e7215cd5
1 1 1

1 1 1

1 1 1

     366  1.9 0x0000006c             s4 <= 676a0ed1
0 1 1

     367  1.9 0x00000070             s5 <= 809faaec
0 0 1

     368  1.9 0x00000074             fp <= f2fa0708
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     372  1.9 0x00000078             s2 <= 317d6996
1 1 1

1 1 1

1 1 1

     373  1.9 0x0000007c             s3 <= 15db5bdd
1 1 1

1 1 1

1 1 1

     374  1.9 0x00000080             s4 <= 5a6415d9
0 1 1

     375  1.9 0x00000084             s5 <= 725a5c1c
0 0 1

     376  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     380  1.9 0x0000008c             s2 <= 317d6607
1 1 1

1 1 1

1 1 1

     381  1.9 0x00000090             s3 <= 15db5852
1 1 1

1 1 1

1 1 1

     382  1.9 0x00000094             s4 <= 5a641968
0 1 1

     383  1.9 0x00000098             s5 <= 725a588d
0 0 1

     384  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     388  1.9 0x000000a0             s2 <= ce829d88
1 1 1

1 1 1

1 1 1

     389  1.9 0x000000a4             s3 <= 15db5bdd
1 1 1

1 1 1

1 1 1

     390  1.9 0x000000a8             s4 <= 5a641cf7
0 1 1

     391  1.9 0x000000ac             s5 <= 8da5ab02
0 0 1

     392  1.9 0x000000b0             fp <= 0bcc1563
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     396  1.9 0x000000b4             fp <= 3d4977db
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     400  1.9 0x000000b8             s3 <= 28922c06
0 0 1

     401  1.9 0x000000bc             s6 <= 491589af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     405  1.9 0x000000c0             s6 <= 7a92ec27
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     409  1.9 0x000000c4             s3 <= 5200c021
0 0 1

     410  1.9 0x000000c8             fp <= 491589af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     414  1.9 0x000000cc             fp <= 7a92ec27
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     418  2.0 0x000000d0             fp <= d4f7091e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     422  2.0 0x000000d4             s3 <= 86f7c93f
0 0 1

     423  2.0 0x000000d8             fp <= e0c31af2
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     427  2.0 0x000000dc             fp <= 12407d6a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     431  2.0 0x000000e0             fp <= 6ca49a61
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     435  2.0 0x000000e4             s3 <= ea53535e
0 0 1

     436  2.0 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     440  2.0 0x000000ec             s1 <= 0bcc1563
1 1 1

1 1 1

1 1 1

     441  2.0 0x000000f0             s2 <= ce8299f9
0 1 1

     442  2.0 0x000000f4             s3 <= ea5350d1
0 0 1

     443  2.0 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     447  2.0 0x000000fc             s1 <= 0bcc18f2
1 1 1

1 1 1

1 1 1

     448  2.0 0x00000100             s2 <= 317d6996
1 1 1

1 1 1

1 1 1

     449  2.0 0x00000104             s3 <= ea53535e
0 1 1

     450  2.0 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     451  2.0 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     454  2.0 0x00000110             s1 <= 0bcc1c81
1 1 1

1 1 1

1 1 1

     455  2.0 0x00000114             s2 <= 317d6607
1 1 1

1 1 1

1 1 1

     456  2.0 0x00000118             s3 <= ea5350d1
0 1 1

     457  2.0 0x0000011c             s5 <= 0000038f
0 0 1

     458  2.0 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     461  2.0 0x00000124             s1 <= 0bcc2010
1 1 1

1 1 1

1 1 1

     462  2.0 0x00000128             s2 <= ce829d88
0 1 1

     463  1.9 0x0000012c             s3 <= ea53535e
0 0 1

     464  1.9 0x00000130             t1 <= 00000002
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     468  2.0 0x00000134               
1 1 1

1 1 1

1 1 1

     469  1.9 0x00000048             fp <= 9c3ad880
1 1 1

1 1 1

1 1 1

     470  1.9 0x0000004c             s1 <= 9020eff0
1 1 1

1 1 1

1 1 1

     471  1.9 0x00000050             s2 <= de85ab82
1 1 1

1 1 1

1 1 1

     472  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     473  1.9 0x00000058             s4 <= 30d65ec9
0 1 1

     474  1.9 0x0000005c             s5 <= 858cfb80
0 0 1

     475  1.9 0x00000060             fp <= 2c5bc870
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     479  1.9 0x00000064             s2 <= b229e312
1 1 1

1 1 1

1 1 1

     480  1.9 0x00000068             s3 <= 2c576191
1 1 1

1 1 1

1 1 1

     481  1.9 0x0000006c             s4 <= 5d322739
0 1 1

     482  1.9 0x00000070             s5 <= 59313310
0 0 1

     483  1.9 0x00000074             fp <= bc7cb860
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     487  1.9 0x00000078             s2 <= 0a52d54e
1 1 1

1 1 1

1 1 1

     488  1.9 0x0000007c             s3 <= 902bd9f1
1 1 1

1 1 1

1 1 1

     489  1.9 0x00000080             s4 <= 19aedf99
0 1 1

     490  1.9 0x00000084             s5 <= 634b8550
0 0 1

     491  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     495  1.9 0x0000008c             s2 <= 0a52d1bf
1 1 1

1 1 1

1 1 1

     496  1.9 0x00000090             s3 <= 902bda7e
1 1 1

1 1 1

1 1 1

     497  1.9 0x00000094             s4 <= 19aee328
0 1 1

     498  1.9 0x00000098             s5 <= 634b81c1
0 0 1

     499  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     503  1.9 0x000000a0             s2 <= f5ad31d0
1 1 1

1 1 1

1 1 1

     504  1.9 0x000000a4             s3 <= 902bd9f1
1 1 1

1 1 1

1 1 1

     505  1.9 0x000000a8             s4 <= 19aee6b7
0 1 1

     506  1.9 0x000000ac             s5 <= 9cb481ce
0 0 1

     507  1.9 0x000000b0             fp <= 9020f37f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     511  1.9 0x000000b4             fp <= 9a73c1af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     515  1.9 0x000000b8             s3 <= 0a58185e
0 0 1

     516  1.9 0x000000bc             s6 <= 2a94b19f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     520  1.9 0x000000c0             s6 <= 34e77fcf
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     524  1.9 0x000000c4             s3 <= 3ebf6791
0 0 1

     525  1.9 0x000000c8             fp <= 2a94b19f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     529  1.9 0x000000cc             fp <= 34e77fcf
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     533  1.9 0x000000d0             fp <= 4e966686
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     537  1.9 0x000000d4             s3 <= 70290117
0 0 1

     538  1.9 0x000000d8             fp <= deb75676
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     542  1.9 0x000000dc             fp <= e90a24a6
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     546  2.0 0x000000e0             fp <= 02b90b5d
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     550  2.0 0x000000e4             s3 <= 72900a4a
0 0 1

     551  2.0 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     555  2.0 0x000000ec             s1 <= 9020f37f
1 1 1

1 1 1

1 1 1

     556  2.0 0x000000f0             s2 <= f5ad2e41
0 1 1

     557  2.0 0x000000f4             s3 <= 729009c5
0 0 1

     558  2.0 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     562  2.0 0x000000fc             s1 <= 9020f70e
1 1 1

1 1 1

1 1 1

     563  2.0 0x00000100             s2 <= 0a52d54e
1 1 1

1 1 1

1 1 1

     564  2.0 0x00000104             s3 <= 72900a4a
0 1 1

     565  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     566  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     569  1.9 0x00000110             s1 <= 9020fa9d
1 1 1

1 1 1

1 1 1

     570  1.9 0x00000114             s2 <= 0a52d1bf
1 1 1

1 1 1

1 1 1

     571  1.9 0x00000118             s3 <= 729009c5
0 1 1

     572  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     573  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     576  1.9 0x00000124             s1 <= 9020fe2c
1 1 1

1 1 1

1 1 1

     577  1.9 0x00000128             s2 <= f5ad31d0
0 1 1

     578  1.9 0x0000012c             s3 <= 72900a4a
0 0 1

     579  1.9 0x00000130             t1 <= 00000003
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     583  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     584  1.9 0x00000048             fp <= 4b30efc0
1 1 1

1 1 1

1 1 1

     585  1.9 0x0000004c             s1 <= 6d028620
1 1 1

1 1 1

1 1 1

     586  1.9 0x00000050             s2 <= ae949d56
1 1 1

1 1 1

1 1 1

     587  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     588  1.9 0x00000058             s4 <= 43cfd1a1
0 1 1

     589  1.9 0x0000005c             s5 <= 69c21c40
0 0 1

     590  1.9 0x00000060             fp <= b83375e0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     594  1.9 0x00000064             s2 <= f6612776
1 1 1

1 1 1

1 1 1

     595  1.9 0x00000068             s3 <= b83fdc01
1 1 1

1 1 1

1 1 1

     596  1.9 0x0000006c             s4 <= fc034781
0 1 1

     597  1.9 0x00000070             s5 <= b18ea660
0 0 1

     598  1.9 0x00000074             fp <= 2535fc00
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     602  1.9 0x00000078             s2 <= 2ed4d48a
1 1 1

1 1 1

1 1 1

     603  1.9 0x0000007c             s3 <= 9d0a2001
1 1 1

1 1 1

1 1 1

     604  1.9 0x00000080             s4 <= 21394381
0 1 1

     605  1.9 0x00000084             s5 <= 73a755a0
0 0 1

     606  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     610  1.9 0x0000008c             s2 <= 2ed4d0fb
1 1 1

1 1 1

1 1 1

     611  1.9 0x00000090             s3 <= 9d0a238e
1 1 1

1 1 1

1 1 1

     612  1.9 0x00000094             s4 <= 21394710
0 1 1

     613  1.9 0x00000098             s5 <= 73a75211
0 0 1

     614  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     618  1.9 0x000000a0             s2 <= d12b3294
1 1 1

1 1 1

1 1 1

     619  1.9 0x000000a4             s3 <= 9d0a2001
1 1 1

1 1 1

1 1 1

     620  1.9 0x000000a8             s4 <= 21394a9f
0 1 1

     621  1.9 0x000000ac             s5 <= 8c58b17e
0 0 1

     622  1.9 0x000000b0             fp <= 6d0289af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     626  1.9 0x000000b4             fp <= 9bd7571b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     630  1.9 0x000000b8             s3 <= 06dd771a
0 0 1

     631  1.9 0x000000bc             s6 <= 08d9dd3b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     635  1.9 0x000000c0             s6 <= 37aeaaa7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     639  1.9 0x000000c4             s3 <= 3173ddbd
0 0 1

     640  1.9 0x000000c8             fp <= 08d9dd3b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     644  1.9 0x000000cc             fp <= 37aeaaa7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     648  1.9 0x000000d0             fp <= 58e7f546
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     652  1.9 0x000000d4             s3 <= 699428fb
0 0 1

     653  1.9 0x000000d8             fp <= c5ea7b66
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     657  1.9 0x000000dc             fp <= f4bf48d2
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     661  1.9 0x000000e0             fp <= 15f89371
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     665  1.9 0x000000e4             s3 <= 7c6cbb8a
0 0 1

     666  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     670  1.9 0x000000ec             s1 <= 6d0289af
1 1 1

1 1 1

1 1 1

     671  1.9 0x000000f0             s2 <= d12b2f05
0 1 1

     672  1.9 0x000000f4             s3 <= 7c6cb805
0 0 1

     673  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     677  1.9 0x000000fc             s1 <= 6d028d3e
1 1 1

1 1 1

1 1 1

     678  1.9 0x00000100             s2 <= 2ed4d48a
1 1 1

1 1 1

1 1 1

     679  1.9 0x00000104             s3 <= 7c6cbb8a
0 1 1

     680  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     681  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     684  1.9 0x00000110             s1 <= 6d0290cd
1 1 1

1 1 1

1 1 1

     685  1.9 0x00000114             s2 <= 2ed4d0fb
1 1 1

1 1 1

1 1 1

     686  1.9 0x00000118             s3 <= 7c6cb805
0 1 1

     687  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     688  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     691  1.9 0x00000124             s1 <= 6d02945c
1 1 1

1 1 1

1 1 1

     692  1.9 0x00000128             s2 <= d12b3294
0 1 1

     693  1.9 0x0000012c             s3 <= 7c6cbb8a
0 0 1

     694  1.9 0x00000130             t1 <= 00000004
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     698  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     699  1.9 0x00000048             fp <= 8debbd30
1 1 1

1 1 1

1 1 1

     700  1.9 0x0000004c             s1 <= 55ab5fc8
1 1 1

1 1 1

1 1 1

     701  1.9 0x00000050             s2 <= c6ef6016
1 1 1

1 1 1

1 1 1

     702  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     703  1.9 0x00000058             s4 <= 26914849
0 1 1

     704  1.9 0x0000005c             s5 <= 070a4a50
0 0 1

     705  1.9 0x00000060             fp <= e3971cf8
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     709  1.9 0x00000064             s2 <= e358431e
1 1 1

1 1 1

1 1 1

     710  1.9 0x00000068             s3 <= e39bb519
1 1 1

1 1 1

1 1 1

     711  1.9 0x0000006c             s4 <= 0a286541
0 1 1

     712  1.9 0x00000070             s5 <= 23732d58
0 0 1

     713  1.9 0x00000074             fp <= 39427cc0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     717  1.9 0x00000078             s2 <= 55ea39a2
1 1 1

1 1 1

1 1 1

     718  1.9 0x0000007c             s3 <= dad9c9d9
1 1 1

1 1 1

1 1 1

     719  1.9 0x00000080             s4 <= 436ae201
0 1 1

     720  1.9 0x00000084             s5 <= 15cf4f68
0 0 1

     721  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     725  1.9 0x0000008c             s2 <= 55ea3613
1 1 1

1 1 1

1 1 1

     726  1.9 0x00000090             s3 <= dad9ca56
1 1 1

1 1 1

1 1 1

     727  1.9 0x00000094             s4 <= 436ae590
0 1 1

     728  1.9 0x00000098             s5 <= 15cf4bd9
0 0 1

     729  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     733  1.9 0x000000a0             s2 <= aa15cd7c
1 1 1

1 1 1

1 1 1

     734  1.9 0x000000a4             s3 <= dad9c9d9
1 1 1

1 1 1

1 1 1

     735  1.9 0x000000a8             s4 <= 436ae91f
0 1 1

     736  1.9 0x000000ac             s5 <= ea30b7b6
0 0 1

     737  1.9 0x000000b0             fp <= 55ab6357
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     741  1.9 0x000000b4             fp <= ab9595db
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     745  1.9 0x000000b8             s3 <= 714c5c02
0 0 1

     746  1.9 0x000000bc             s6 <= 0140f5a3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     750  1.9 0x000000c0             s6 <= 572b2827
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     754  1.9 0x000000c4             s3 <= 26677425
0 0 1

     755  1.9 0x000000c8             fp <= 0140f5a3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     759  1.9 0x000000cc             fp <= 572b2827
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     763  1.9 0x000000d0             fp <= 9a961146
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     767  1.9 0x000000d4             s3 <= bcf16563
0 0 1

     768  1.9 0x000000d8             fp <= f041710e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     772  1.9 0x000000dc             fp <= 462ba392
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     776  1.9 0x000000e0             fp <= 89968cb1
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     780  1.9 0x000000e4             s3 <= 3567e9d2
0 0 1

     781  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     785  1.9 0x000000ec             s1 <= 55ab6357
1 1 1

1 1 1

1 1 1

     786  1.9 0x000000f0             s2 <= aa15c9ed
0 1 1

     787  1.9 0x000000f4             s3 <= 3567ea5d
0 0 1

     788  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     792  1.9 0x000000fc             s1 <= 55ab66e6
1 1 1

1 1 1

1 1 1

     793  1.9 0x00000100             s2 <= 55ea39a2
1 1 1

1 1 1

1 1 1

     794  1.9 0x00000104             s3 <= 3567e9d2
0 1 1

     795  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     796  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     799  1.9 0x00000110             s1 <= 55ab6a75
1 1 1

1 1 1

1 1 1

     800  1.9 0x00000114             s2 <= 55ea3613
1 1 1

1 1 1

1 1 1

     801  1.9 0x00000118             s3 <= 3567ea5d
0 1 1

     802  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     803  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     806  1.9 0x00000124             s1 <= 55ab6e04
1 1 1

1 1 1

1 1 1

     807  1.9 0x00000128             s2 <= aa15cd7c
0 1 1

     808  1.9 0x0000012c             s3 <= 3567e9d2
0 0 1

     809  1.9 0x00000130             t1 <= 00000005
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     813  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     814  1.9 0x00000048             fp <= 74767df0
1 1 1

1 1 1

1 1 1

     815  1.9 0x0000004c             s1 <= b6cc6bb8
1 1 1

1 1 1

1 1 1

     816  1.9 0x00000050             s2 <= 0cc9124e
1 1 1

1 1 1

1 1 1

     817  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     818  1.9 0x00000058             s4 <= 3293e2c9
0 1 1

     819  1.9 0x0000005c             s5 <= f90aaf90
0 0 1

     820  1.9 0x00000060             fp <= 2b42e9a8
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     824  1.9 0x00000064             s2 <= e18628a6
1 1 1

1 1 1

1 1 1

     825  1.9 0x00000068             s3 <= 2b4e4049
1 1 1

1 1 1

1 1 1

     826  1.9 0x0000006c             s4 <= 5dd6cc71
0 1 1

     827  1.9 0x00000070             s5 <= cdc7c5e8
0 0 1

     828  1.9 0x00000074             fp <= e20f5560
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     832  1.9 0x00000078             s2 <= 00892cba
1 1 1

1 1 1

1 1 1

     833  1.9 0x0000007c             s3 <= c9411529
1 1 1

1 1 1

1 1 1

     834  1.9 0x00000080             s4 <= 3fe621d1
0 1 1

     835  1.9 0x00000084             s5 <= 14478f78
0 0 1

     836  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     840  1.9 0x0000008c             s2 <= 0089292b
1 1 1

1 1 1

1 1 1

     841  1.9 0x00000090             s3 <= c94116a6
1 1 1

1 1 1

1 1 1

     842  1.9 0x00000094             s4 <= 3fe62560
0 1 1

     843  1.9 0x00000098             s5 <= 14478be9
0 0 1

     844  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     848  1.9 0x000000a0             s2 <= ff76da64
1 1 1

1 1 1

1 1 1

     849  1.9 0x000000a4             s3 <= c9411529
1 1 1

1 1 1

1 1 1

     850  1.9 0x000000a8             s4 <= 3fe628ef
0 1 1

     851  1.9 0x000000ac             s5 <= ebb877a6
0 0 1

     852  1.9 0x000000b0             fp <= b6cc6f47
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     856  1.9 0x000000b4             fp <= b75594e3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     860  1.9 0x000000b8             s3 <= 7e1481ca
0 0 1

     861  1.9 0x000000bc             s6 <= 6e22009b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     865  1.9 0x000000c0             s6 <= 6eab2637
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     869  1.9 0x000000c4             s3 <= 10bfa7fd
0 0 1

     870  1.9 0x000000c8             fp <= 6e22009b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     874  1.9 0x000000cc             fp <= 6eab2637
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     878  1.9 0x000000d0             fp <= ae914f26
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     882  1.9 0x000000d4             s3 <= be2ee8db
0 0 1

     883  1.9 0x000000d8             fp <= 655dbade
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     887  1.9 0x000000dc             fp <= 65e6e07a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     891  1.9 0x000000e0             fp <= a5cd0969
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     895  1.9 0x000000e4             s3 <= 1be3e1b2
0 0 1

     896  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     900  1.9 0x000000ec             s1 <= b6cc6f47
1 1 1

1 1 1

1 1 1

     901  1.9 0x000000f0             s2 <= ff76d6d5
0 1 1

     902  1.9 0x000000f4             s3 <= 1be3e23d
0 0 1

     903  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     907  1.9 0x000000fc             s1 <= b6cc72d6
1 1 1

1 1 1

1 1 1

     908  1.9 0x00000100             s2 <= 00892cba
1 1 1

1 1 1

1 1 1

     909  1.9 0x00000104             s3 <= 1be3e1b2
0 1 1

     910  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     911  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     914  1.9 0x00000110             s1 <= b6cc7665
1 1 1

1 1 1

1 1 1

     915  1.9 0x00000114             s2 <= 0089292b
1 1 1

1 1 1

1 1 1

     916  1.9 0x00000118             s3 <= 1be3e23d
0 1 1

     917  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     918  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     921  1.9 0x00000124             s1 <= b6cc79f4
1 1 1

1 1 1

1 1 1

     922  1.9 0x00000128             s2 <= ff76da64
0 1 1

     923  1.9 0x0000012c             s3 <= 1be3e1b2
0 0 1

     924  1.9 0x00000130             t1 <= 00000006
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     928  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     929  1.9 0x00000048             fp <= ca316b50
1 1 1

1 1 1

1 1 1

     930  1.9 0x0000004c             s1 <= 4941bd88
1 1 1

1 1 1

1 1 1

     931  1.9 0x00000050             s2 <= 3ff0286e
1 1 1

1 1 1

1 1 1

     932  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     933  1.9 0x00000058             s4 <= d30cfdb9
0 1 1

     934  1.9 0x0000005c             s5 <= d4fbee30
0 0 1

     935  1.9 0x00000060             fp <= 137328d8
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     939  1.9 0x00000064             s2 <= 2c7cff96
1 1 1

1 1 1

1 1 1

     940  1.9 0x00000068             s3 <= 137f8139
1 1 1

1 1 1

1 1 1

     941  1.9 0x0000006c             s4 <= e6802691
0 1 1

     942  1.9 0x00000070             s5 <= c188c558
0 0 1

     943  1.9 0x00000074             fp <= 5cb4e660
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     947  1.9 0x00000078             s2 <= 3037e6ca
1 1 1

1 1 1

1 1 1

     948  1.9 0x0000007c             s3 <= 4fcb6759
1 1 1

1 1 1

1 1 1

     949  1.9 0x00000080             s4 <= 43350cf1
0 1 1

     950  1.9 0x00000084             s5 <= 9b2c2108
0 0 1

     951  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     955  1.9 0x0000008c             s2 <= 3037e33b
1 1 1

1 1 1

1 1 1

     956  1.9 0x00000090             s3 <= 4fcb64d6
1 1 1

1 1 1

1 1 1

     957  1.9 0x00000094             s4 <= 43351080
0 1 1

     958  1.9 0x00000098             s5 <= 9b2c1d79
0 0 1

     959  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     963  1.9 0x000000a0             s2 <= cfc82054
1 1 1

1 1 1

1 1 1

     964  1.9 0x000000a4             s3 <= 4fcb6759
1 1 1

1 1 1

1 1 1

     965  1.9 0x000000a8             s4 <= 4335140f
0 1 1

     966  1.9 0x000000ac             s5 <= 64d3e616
0 0 1

     967  1.9 0x000000b0             fp <= 4941c117
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     971  1.9 0x000000b4             fp <= 7979a0c3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     975  1.9 0x000000b8             s3 <= 36b2c79a
0 0 1

     976  1.9 0x000000bc             s6 <= c2bb5e4b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     980  1.9 0x000000c0             s6 <= f2f33df7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     984  1.9 0x000000c4             s3 <= c441fa6d
0 0 1

     985  1.9 0x000000c8             fp <= c2bb5e4b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     989  1.9 0x000000cc             fp <= f2f33df7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     993  1.9 0x000000d0             fp <= 36285206
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     997  1.9 0x000000d4             s3 <= f269a86b
0 0 1

     998  1.9 0x000000d8             fp <= 7f6a0f8e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1002  1.9 0x000000dc             fp <= afa1ef3a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1006  1.9 0x000000e0             fp <= f2d70349
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1010  1.9 0x000000e4             s3 <= 00beab22
0 0 1

    1011  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1015  1.9 0x000000ec             s1 <= 4941c117
1 1 1

1 1 1

1 1 1

    1016  1.9 0x000000f0             s2 <= cfc81cc5
0 1 1

    1017  1.9 0x000000f4             s3 <= 00bea8ad
0 0 1

    1018  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1022  1.9 0x000000fc             s1 <= 4941c4a6
1 1 1

1 1 1

1 1 1

    1023  1.9 0x00000100             s2 <= 3037e6ca
1 1 1

1 1 1

1 1 1

    1024  1.9 0x00000104             s3 <= 00beab22
0 1 1

    1025  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1026  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1029  1.9 0x00000110             s1 <= 4941c835
1 1 1

1 1 1

1 1 1

    1030  1.9 0x00000114             s2 <= 3037e33b
1 1 1

1 1 1

1 1 1

    1031  1.9 0x00000118             s3 <= 00bea8ad
0 1 1

    1032  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1033  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1036  1.9 0x00000124             s1 <= 4941cbc4
1 1 1

1 1 1

1 1 1

    1037  1.9 0x00000128             s2 <= cfc82054
0 1 1

    1038  1.9 0x0000012c             s3 <= 00beab22
0 0 1

    1039  1.9 0x00000130             t1 <= 00000007
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1043  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

    1044  1.9 0x00000048             fp <= f02f5c50
1 1 1

1 1 1

1 1 1

    1045  1.9 0x0000004c             s1 <= 44846728
1 1 1

1 1 1

1 1 1

    1046  1.9 0x00000050             s2 <= a682fdfe
1 1 1

1 1 1

1 1 1

    1047  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

    1048  1.9 0x00000058             s4 <= 8f9981f9
0 1 1

    1049  1.9 0x0000005c             s5 <= 46a12130
0 0 1

    1050  1.9 0x00000060             fp <= 34b3c378
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1054  1.9 0x00000064             s2 <= 71cf3a86
1 1 1

1 1 1

1 1 1

    1055  1.9 0x00000068             s3 <= 34bf6a99
1 1 1

1 1 1

1 1 1

    1056  1.9 0x0000006c             s4 <= c44d4571
0 1 1

    1057  1.9 0x00000070             s5 <= 11ed5db8
0 0 1

    1058  1.9 0x00000074             fp <= 79382aa0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1062  1.9 0x00000078             s2 <= 0768f01a
1 1 1

1 1 1

1 1 1

    1063  1.9 0x0000007c             s3 <= 4d874039
1 1 1

1 1 1

1 1 1

    1064  1.9 0x00000080             s4 <= 3d857011
0 1 1

    1065  1.9 0x00000084             s5 <= 674acce8
0 0 1

    1066  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1070  1.9 0x0000008c             s2 <= 0768ec8b
1 1 1

1 1 1

1 1 1

    1071  1.9 0x00000090             s3 <= 4d8743b6
1 1 1

1 1 1

1 1 1

    1072  1.9 0x00000094             s4 <= 3d8573a0
0 1 1

    1073  1.9 0x00000098             s5 <= 674ac959
0 0 1

    1074  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1078  1.9 0x000000a0             s2 <= f8971704
1 1 1

1 1 1

1 1 1

    1079  1.9 0x000000a4             s3 <= 4d874039
1 1 1

1 1 1

1 1 1

    1080  1.9 0x000000a8             s4 <= 3d85772f
0 1 1

    1081  1.9 0x000000ac             s5 <= 98b53a36
0 0 1

    1082  1.9 0x000000b0             fp <= 44846ab7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1086  1.9 0x000000b4             fp <= 4bed53b3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1090  1.9 0x000000b8             s3 <= 066a138a
0 0 1

    1091  1.9 0x000000bc             s6 <= 9071badb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1095  1.9 0x000000c0             s6 <= 97daa3d7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1099  1.9 0x000000c4             s3 <= 91b0b05d
0 0 1

    1100  1.9 0x000000c8             fp <= 9071badb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1104  1.9 0x000000cc             fp <= 97daa3d7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1108  1.9 0x000000d0             fp <= d5601b06
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1112  1.9 0x000000d4             s3 <= 44d0ab5b
0 0 1

    1113  1.9 0x000000d8             fp <= 19e4822e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1117  1.9 0x000000dc             fp <= 214d6b2a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1121  1.9 0x000000e0             fp <= 5ed2e259
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1125  1.9 0x000000e4             s3 <= 1a024902
0 0 1

    1126  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1130  1.9 0x000000ec             s1 <= 44846ab7
1 1 1

1 1 1

1 1 1

    1131  1.9 0x000000f0             s2 <= f8971375
0 1 1

    1132  1.9 0x000000f4             s3 <= 1a024a8d
0 0 1

    1133  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1137  1.9 0x000000fc             s1 <= 44846e46
1 1 1

1 1 1

1 1 1

    1138  1.9 0x00000100             s2 <= 0768f01a
1 1 1

1 1 1

1 1 1

    1139  1.9 0x00000104             s3 <= 1a024902
0 1 1

    1140  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1141  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1144  1.9 0x00000110             s1 <= 448471d5
1 1 1

1 1 1

1 1 1

    1145  1.9 0x00000114             s2 <= 0768ec8b
1 1 1

1 1 1

1 1 1

    1146  1.9 0x00000118             s3 <= 1a024a8d
0 1 1

    1147  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1148  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1151  1.9 0x00000124             s1 <= 44847564
1 1 1

1 1 1

1 1 1

    1152  1.9 0x00000128             s2 <= f8971704
0 1 1

    1153  1.9 0x0000012c             s3 <= 1a024902
0 0 1

    1154  1.9 0x00000130             t1 <= 00000008
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1158  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

    1159  1.9 0x00000048             fp <= 1699d190
1 1 1

1 1 1

1 1 1

    1160  1.9 0x0000004c             s1 <= 9cc65208
1 1 1

1 1 1

1 1 1

    1161  1.9 0x00000050             s2 <= 8e21ce1e
1 1 1

1 1 1

1 1 1

    1162  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

    1163  1.9 0x00000058             s4 <= 630d0a19
0 1 1

    1164  1.9 0x0000005c             s5 <= 503daff0
0 0 1

    1165  1.9 0x00000060             fp <= b3602398
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1169  1.9 0x00000064             s2 <= dac1aa86
1 1 1

1 1 1

1 1 1

    1170  1.9 0x00000068             s3 <= b36c8a79
1 1 1

1 1 1

1 1 1

    1171  1.9 0x0000006c             s4 <= 166d2db1
0 1 1

    1172  1.9 0x00000070             s5 <= 9cdd8c58
0 0 1

    1173  1.9 0x00000074             fp <= 502675a0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1177  1.9 0x00000078             s2 <= 7564cb1a
1 1 1

1 1 1

1 1 1

    1178  1.9 0x0000007c             s3 <= e34affd9
1 1 1

1 1 1

1 1 1

    1179  1.9 0x00000080             s4 <= 6693a351
0 1 1

    1180  1.9 0x00000084             s5 <= b348e948
0 0 1

    1181  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1185  1.9 0x0000008c             s2 <= 7564c78b
1 1 1

1 1 1

1 1 1

    1186  1.9 0x00000090             s3 <= e34afc56
1 1 1

1 1 1

1 1 1

    1187  1.9 0x00000094             s4 <= 6693a6e0
0 1 1

    1188  1.9 0x00000098             s5 <= b348e5b9
0 0 1

    1189  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1193  1.9 0x000000a0             s2 <= 8a9b3c04
1 1 1

1 1 1

1 1 1

    1194  1.9 0x000000a4             s3 <= e34affd9
1 1 1

1 1 1

1 1 1

    1195  1.9 0x000000a8             s4 <= 6693aa6f
0 1 1

    1196  1.9 0x000000ac             s5 <= 4cb71dd6
0 0 1

    1197  1.9 0x000000b0             fp <= 9cc65597
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1201  1.9 0x000000b4             fp <= 122b1993
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1205  1.9 0x000000b8             s3 <= f161e64a
0 0 1

    1206  1.9 0x000000bc             s6 <= aef16b9b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1210  1.9 0x000000c0             s6 <= 24562f97
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1214  1.9 0x000000c4             s3 <= d537c9dd
0 0 1

    1215  1.9 0x000000c8             fp <= aef16b9b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1219  1.9 0x000000cc             fp <= 24562f97
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1223  1.9 0x000000d0             fp <= 8ae9da06
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1227  1.9 0x000000d4             s3 <= 5fde13db
0 0 1

    1228  1.9 0x000000d8             fp <= 27b02c0e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1232  1.9 0x000000dc             fp <= 9d14f00a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1236  1.9 0x000000e0             fp <= 03a89a79
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1240  1.9 0x000000e4             s3 <= 5c7689a2
0 0 1

    1241  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1245  1.9 0x000000ec             s1 <= 9cc65597
1 1 1

1 1 1

1 1 1

    1246  1.9 0x000000f0             s2 <= 8a9b3875
0 1 1

    1247  1.9 0x000000f4             s3 <= 5c768a2d
0 0 1

    1248  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1252  1.9 0x000000fc             s1 <= 9cc65926
1 1 1

1 1 1

1 1 1

    1253  1.9 0x00000100             s2 <= 7564cb1a
1 1 1

1 1 1

1 1 1

    1254  1.9 0x00000104             s3 <= 5c7689a2
0 1 1

    1255  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1256  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1259  1.9 0x00000110             s1 <= 9cc65cb5
1 1 1

1 1 1

1 1 1

    1260  1.9 0x00000114             s2 <= 7564c78b
1 1 1

1 1 1

1 1 1

    1261  1.9 0x00000118             s3 <= 5c768a2d
0 1 1

    1262  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1263  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1266  1.9 0x00000124             s1 <= 9cc66044
1 1 1

1 1 1

1 1 1

    1267  1.9 0x00000128             s2 <= 8a9b3c04
0 1 1

    1268  1.9 0x0000012c             s3 <= 5c7689a2
0 0 1

    1269  1.9 0x00000130             t1 <= 00000009
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1273  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

    1274  1.9 0x00000048             fp <= e2d57110
1 1 1

1 1 1

1 1 1

    1275  1.9 0x0000004c             s1 <= e3321e88
1 1 1

1 1 1

1 1 1

    1276  1.9 0x00000050             s2 <= 09d3c77e
1 1 1

1 1 1

1 1 1

    1277  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

    1278  1.9 0x00000058             s4 <= 4eb35a59
0 1 1

    1279  1.9 0x0000005c             s5 <= 3707a070
0 0 1

    1280  1.9 0x00000060             fp <= c6078f98
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1284  1.9 0x00000064             s2 <= 43cc37e6
1 1 1

1 1 1

1 1 1

    1285  1.9 0x00000068             s3 <= c60b2679
1 1 1

1 1 1

1 1 1

    1286  1.9 0x0000006c             s4 <= 14bae9f1
0 1 1

    1287  1.9 0x00000070             s5 <= 710010d8
0 0 1

    1288  1.9 0x00000074             fp <= a939ae20
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1292  1.9 0x00000078             s2 <= 656d763a
1 1 1

1 1 1

1 1 1

    1293  1.9 0x0000007c             s3 <= 6f328859
1 1 1

1 1 1

1 1 1

    1294  1.9 0x00000080             s4 <= bdf49811
0 1 1

    1295  1.9 0x00000084             s5 <= 38399d48
0 0 1

    1296  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1300  1.9 0x0000008c             s2 <= 656d72ab
1 1 1

1 1 1

1 1 1

    1301  1.9 0x00000090             s3 <= 6f328bd6
1 1 1

1 1 1

1 1 1

    1302  1.9 0x00000094             s4 <= bdf49ba0
0 1 1

    1303  1.9 0x00000098             s5 <= 383999b9
0 0 1

    1304  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1308  1.9 0x000000a0             s2 <= 9a9290e4
1 1 1

1 1 1

1 1 1

    1309  1.9 0x000000a4             s3 <= 6f328859
1 1 1

1 1 1

1 1 1

    1310  1.9 0x000000a8             s4 <= bdf49f2f
0 1 1

    1311  1.9 0x000000ac             s5 <= c7c669d6
0 0 1

    1312  1.9 0x000000b0             fp <= e3322217
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1316  1.9 0x000000b4             fp <= 489f9133
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1320  1.9 0x000000b8             s3 <= 27ad196a
0 0 1

    1321  1.9 0x000000bc             s6 <= 2bd1afbb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1325  1.9 0x000000c0             s6 <= 913f1ed7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1329  1.9 0x000000c4             s3 <= b69207bd
0 0 1

    1330  1.9 0x000000c8             fp <= 2bd1afbb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1334  1.9 0x000000cc             fp <= 913f1ed7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1338  1.9 0x000000d0             fp <= 4f33be06
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1342  1.9 0x000000d4             s3 <= f9a1b9bb
0 0 1

    1343  1.9 0x000000d8             fp <= 3265dc8e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1347  1.9 0x000000dc             fp <= 97d34baa
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1351  1.9 0x000000e0             fp <= 55c7ead9
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1355  1.9 0x000000e4             s3 <= ac665362
0 0 1

    1356  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1360  1.9 0x000000ec             s1 <= e3322217
1 1 1

1 1 1

1 1 1

    1361  1.9 0x000000f0             s2 <= 9a928d55
0 1 1

    1362  1.9 0x000000f4             s3 <= ac6650ed
0 0 1

    1363  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1367  1.9 0x000000fc             s1 <= e33225a6
1 1 1

1 1 1

1 1 1

    1368  1.9 0x00000100             s2 <= 656d763a
1 1 1

1 1 1

1 1 1

    1369  1.9 0x00000104             s3 <= ac665362
0 1 1

    1370  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1371  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1374  1.9 0x00000110             s1 <= e3322935
1 1 1

1 1 1

1 1 1

    1375  1.9 0x00000114             s2 <= 656d72ab
1 1 1

1 1 1

1 1 1

    1376  1.9 0x00000118             s3 <= ac6650ed
0 1 1

    1377  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1378  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1381  1.9 0x00000124             s1 <= e3322cc4
1 1 1

1 1 1

1 1 1

    1382  1.9 0x00000128             s2 <= 9a9290e4
0 1 1

    1383  1.9 0x0000012c             s3 <= ac665362
0 0 1

    1384  1.9 0x00000130             t1 <= 0000000a
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1388  1.9 0x00000134               
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 1 0

0 1 0

0 0 1

    1393  1.9 0x00000138             sp <= 00002ffc
0 0 0

    1394  1.9 0x0000013c               
0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

    1399  1.9 0x00000010               
0 0 0

0 0 0

0 0 0

$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2390 ; free virtual = 19359
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2390 ; free virtual = 19359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2390 ; free virtual = 19359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2445 ; free virtual = 19425
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2379 ; free virtual = 19359
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2379 ; free virtual = 19359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2379 ; free virtual = 19359
