#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun  9 18:16:58 2017
# Process ID: 7684
# Current directory: E:/COD/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10572 E:\COD\lab4\lab4.xpr
# Log file: E:/COD/lab4/vivado.log
# Journal file: E:/COD/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/COD/lab4/lab4.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/lab4/lab4.bd}
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_dma:1.0 my_dma_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/my_dma_0/M00_AXI" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins my_dma_0/S00_AXI]
endgroup
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/lab4/lab4.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/my_dma_0/M00_AXI" intc_ip "/axi_mem_intercon" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
save_bd_design
reset_run synth_1
reset_run lab4_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name my_dma_v1_0_v1_0_project -directory E:/COD/lab4/lab4.tmp/my_dma_v1_0_v1_0_project e:/COD/lab4/ip_repo/my_dma_1.0/component.xml
update_compile_order -fileset sources_1
close_project
file copy -force E:/COD/lab4/lab4.runs/impl_1/lab4_wrapper.sysdef E:/COD/lab4/lab4.sdk/lab4_wrapper.hdf

launch_sdk -workspace E:/COD/lab4/lab4.sdk -hwspec E:/COD/lab4/lab4.sdk/lab4_wrapper.hdf
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/lab4/lab4.bd}
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
make_wrapper -files [get_files E:/COD/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse E:/COD/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force E:/COD/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef E:/COD/lab4/lab4.sdk/design_1_wrapper.hdf

file copy -force E:/COD/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef E:/COD/lab4/lab4.sdk/design_1_wrapper.hdf

open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/COD/lab4/lab4.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/COD/lab4/lab4.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {E:/COD/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0x00000000}] [get_bd_cells my_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_my_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
