// Seed: 4253286322
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout supply1 id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
  assign id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd37
) (
    input tri1 _id_0,
    input wire id_1,
    input supply1 id_2,
    output wor id_3
    , id_5
);
  logic [-1 'b0 : !  -1] id_6[1 : id_0];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3
  );
  inout supply0 id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_4 = 1;
  logic id_7 = id_7;
endmodule
