

================================================================
== Vitis HLS Report for 'gemm_Pipeline_middle'
================================================================
* Date:           Mon Oct  6 23:42:15 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.504 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1344|     1344|  13.440 us|  13.440 us|  1344|  1344|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- middle  |     1342|     1342|       335|         16|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 335


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 335
* Pipeline : 1
  Pipeline-0 : II = 16, D = 335, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 338 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln17_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln17_1"   --->   Operation 339 'read' 'trunc_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%p_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_cast"   --->   Operation 340 'read' 'p_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_258_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_258"   --->   Operation 341 'read' 'tmp_258_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%m1_1_load_63_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_63"   --->   Operation 342 'read' 'm1_1_load_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%m1_0_load_63_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_63"   --->   Operation 343 'read' 'm1_0_load_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%m1_1_load_62_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_62"   --->   Operation 344 'read' 'm1_1_load_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%m1_0_load_62_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_62"   --->   Operation 345 'read' 'm1_0_load_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%m1_1_load_61_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_61"   --->   Operation 346 'read' 'm1_1_load_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%m1_0_load_61_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_61"   --->   Operation 347 'read' 'm1_0_load_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%m1_1_load_60_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_60"   --->   Operation 348 'read' 'm1_1_load_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%m1_0_load_60_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_60"   --->   Operation 349 'read' 'm1_0_load_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%m1_1_load_59_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_59"   --->   Operation 350 'read' 'm1_1_load_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%m1_0_load_59_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_59"   --->   Operation 351 'read' 'm1_0_load_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%m1_1_load_58_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_58"   --->   Operation 352 'read' 'm1_1_load_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%m1_0_load_58_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_58"   --->   Operation 353 'read' 'm1_0_load_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%m1_1_load_57_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_57"   --->   Operation 354 'read' 'm1_1_load_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%m1_0_load_57_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_57"   --->   Operation 355 'read' 'm1_0_load_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%m1_1_load_56_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_56"   --->   Operation 356 'read' 'm1_1_load_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%m1_0_load_56_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_56"   --->   Operation 357 'read' 'm1_0_load_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%m1_1_load_55_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_55"   --->   Operation 358 'read' 'm1_1_load_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%m1_0_load_55_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_55"   --->   Operation 359 'read' 'm1_0_load_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%m1_1_load_54_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_54"   --->   Operation 360 'read' 'm1_1_load_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%m1_0_load_54_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_54"   --->   Operation 361 'read' 'm1_0_load_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%m1_1_load_53_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_53"   --->   Operation 362 'read' 'm1_1_load_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%m1_0_load_53_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_53"   --->   Operation 363 'read' 'm1_0_load_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%m1_1_load_52_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_52"   --->   Operation 364 'read' 'm1_1_load_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%m1_0_load_52_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_52"   --->   Operation 365 'read' 'm1_0_load_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%m1_1_load_51_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_51"   --->   Operation 366 'read' 'm1_1_load_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%m1_0_load_51_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_51"   --->   Operation 367 'read' 'm1_0_load_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%m1_1_load_50_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_50"   --->   Operation 368 'read' 'm1_1_load_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%m1_0_load_50_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_50"   --->   Operation 369 'read' 'm1_0_load_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%m1_1_load_49_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_49"   --->   Operation 370 'read' 'm1_1_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%m1_0_load_49_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_49"   --->   Operation 371 'read' 'm1_0_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%m1_1_load_48_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_48"   --->   Operation 372 'read' 'm1_1_load_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%m1_0_load_48_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_48"   --->   Operation 373 'read' 'm1_0_load_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%m1_1_load_47_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_47"   --->   Operation 374 'read' 'm1_1_load_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%m1_0_load_47_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_47"   --->   Operation 375 'read' 'm1_0_load_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%m1_1_load_46_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_46"   --->   Operation 376 'read' 'm1_1_load_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%m1_0_load_46_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_46"   --->   Operation 377 'read' 'm1_0_load_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%m1_1_load_45_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_45"   --->   Operation 378 'read' 'm1_1_load_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%m1_0_load_45_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_45"   --->   Operation 379 'read' 'm1_0_load_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%m1_1_load_44_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_44"   --->   Operation 380 'read' 'm1_1_load_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%m1_0_load_44_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_44"   --->   Operation 381 'read' 'm1_0_load_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%m1_1_load_43_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_43"   --->   Operation 382 'read' 'm1_1_load_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%m1_0_load_43_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_43"   --->   Operation 383 'read' 'm1_0_load_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%m1_1_load_42_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_42"   --->   Operation 384 'read' 'm1_1_load_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%m1_0_load_42_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_42"   --->   Operation 385 'read' 'm1_0_load_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%m1_1_load_41_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_41"   --->   Operation 386 'read' 'm1_1_load_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%m1_0_load_41_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_41"   --->   Operation 387 'read' 'm1_0_load_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%m1_1_load_40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_40"   --->   Operation 388 'read' 'm1_1_load_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%m1_0_load_40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_40"   --->   Operation 389 'read' 'm1_0_load_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%m1_1_load_39_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_39"   --->   Operation 390 'read' 'm1_1_load_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%m1_0_load_39_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_39"   --->   Operation 391 'read' 'm1_0_load_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%m1_1_load_38_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_38"   --->   Operation 392 'read' 'm1_1_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%m1_0_load_38_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_38"   --->   Operation 393 'read' 'm1_0_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%m1_1_load_37_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_37"   --->   Operation 394 'read' 'm1_1_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%m1_0_load_37_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_37"   --->   Operation 395 'read' 'm1_0_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%m1_1_load_36_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_36"   --->   Operation 396 'read' 'm1_1_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%m1_0_load_36_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_36"   --->   Operation 397 'read' 'm1_0_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%m1_1_load_35_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_35"   --->   Operation 398 'read' 'm1_1_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%m1_0_load_35_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_35"   --->   Operation 399 'read' 'm1_0_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%m1_1_load_34_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_34"   --->   Operation 400 'read' 'm1_1_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%m1_0_load_34_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_34"   --->   Operation 401 'read' 'm1_0_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%m1_1_load_33_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_33"   --->   Operation 402 'read' 'm1_1_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%m1_0_load_33_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_33"   --->   Operation 403 'read' 'm1_0_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%m1_1_load_32_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_32"   --->   Operation 404 'read' 'm1_1_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%m1_0_load_32_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_32"   --->   Operation 405 'read' 'm1_0_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%m1_1_load_31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_31"   --->   Operation 406 'read' 'm1_1_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%m1_0_load_31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_31"   --->   Operation 407 'read' 'm1_0_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%m1_1_load_30_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_30"   --->   Operation 408 'read' 'm1_1_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%m1_0_load_30_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_30"   --->   Operation 409 'read' 'm1_0_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%m1_1_load_29_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_29"   --->   Operation 410 'read' 'm1_1_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%m1_0_load_29_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_29"   --->   Operation 411 'read' 'm1_0_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%m1_1_load_28_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_28"   --->   Operation 412 'read' 'm1_1_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%m1_0_load_28_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_28"   --->   Operation 413 'read' 'm1_0_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%m1_1_load_27_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_27"   --->   Operation 414 'read' 'm1_1_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%m1_0_load_27_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_27"   --->   Operation 415 'read' 'm1_0_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%m1_1_load_26_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_26"   --->   Operation 416 'read' 'm1_1_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%m1_0_load_26_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_26"   --->   Operation 417 'read' 'm1_0_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%m1_1_load_25_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_25"   --->   Operation 418 'read' 'm1_1_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%m1_0_load_25_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_25"   --->   Operation 419 'read' 'm1_0_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%m1_1_load_24_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_24"   --->   Operation 420 'read' 'm1_1_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%m1_0_load_24_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_24"   --->   Operation 421 'read' 'm1_0_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%m1_1_load_23_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_23"   --->   Operation 422 'read' 'm1_1_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%m1_0_load_23_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_23"   --->   Operation 423 'read' 'm1_0_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%m1_1_load_22_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_22"   --->   Operation 424 'read' 'm1_1_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%m1_0_load_22_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_22"   --->   Operation 425 'read' 'm1_0_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%m1_1_load_21_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_21"   --->   Operation 426 'read' 'm1_1_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%m1_0_load_21_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_21"   --->   Operation 427 'read' 'm1_0_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%m1_1_load_20_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_20"   --->   Operation 428 'read' 'm1_1_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%m1_0_load_20_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_20"   --->   Operation 429 'read' 'm1_0_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%m1_1_load_19_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_19"   --->   Operation 430 'read' 'm1_1_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%m1_0_load_19_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_19"   --->   Operation 431 'read' 'm1_0_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%m1_1_load_18_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_18"   --->   Operation 432 'read' 'm1_1_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%m1_0_load_18_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_18"   --->   Operation 433 'read' 'm1_0_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%m1_1_load_17_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_17"   --->   Operation 434 'read' 'm1_1_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%m1_0_load_17_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_17"   --->   Operation 435 'read' 'm1_0_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%m1_1_load_16_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_16"   --->   Operation 436 'read' 'm1_1_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%m1_0_load_16_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_16"   --->   Operation 437 'read' 'm1_0_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%m1_1_load_15_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_15"   --->   Operation 438 'read' 'm1_1_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%m1_0_load_15_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_15"   --->   Operation 439 'read' 'm1_0_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%m1_1_load_14_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_14"   --->   Operation 440 'read' 'm1_1_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%m1_0_load_14_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_14"   --->   Operation 441 'read' 'm1_0_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%m1_1_load_13_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_13"   --->   Operation 442 'read' 'm1_1_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%m1_0_load_13_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_13"   --->   Operation 443 'read' 'm1_0_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%m1_1_load_12_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_12"   --->   Operation 444 'read' 'm1_1_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%m1_0_load_12_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_12"   --->   Operation 445 'read' 'm1_0_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%m1_1_load_11_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_11"   --->   Operation 446 'read' 'm1_1_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%m1_0_load_11_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_11"   --->   Operation 447 'read' 'm1_0_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%m1_1_load_10_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_10"   --->   Operation 448 'read' 'm1_1_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%m1_0_load_10_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_10"   --->   Operation 449 'read' 'm1_0_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%m1_1_load_9_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_9"   --->   Operation 450 'read' 'm1_1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%m1_0_load_9_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_9"   --->   Operation 451 'read' 'm1_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%m1_1_load_8_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_8"   --->   Operation 452 'read' 'm1_1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%m1_0_load_8_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_8"   --->   Operation 453 'read' 'm1_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%m1_1_load_7_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_7"   --->   Operation 454 'read' 'm1_1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%m1_0_load_7_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_7"   --->   Operation 455 'read' 'm1_0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%m1_1_load_6_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_6"   --->   Operation 456 'read' 'm1_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%m1_0_load_6_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_6"   --->   Operation 457 'read' 'm1_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%m1_1_load_5_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_5"   --->   Operation 458 'read' 'm1_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%m1_0_load_5_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_5"   --->   Operation 459 'read' 'm1_0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%m1_1_load_4_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_4"   --->   Operation 460 'read' 'm1_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%m1_0_load_4_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_4"   --->   Operation 461 'read' 'm1_0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%m1_1_load_3_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_3"   --->   Operation 462 'read' 'm1_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%m1_0_load_3_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_3"   --->   Operation 463 'read' 'm1_0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%m1_1_load_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_2"   --->   Operation 464 'read' 'm1_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%m1_0_load_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_2"   --->   Operation 465 'read' 'm1_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%m1_1_load_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_1"   --->   Operation 466 'read' 'm1_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%m1_0_load_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_1"   --->   Operation 467 'read' 'm1_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_260_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_260"   --->   Operation 468 'read' 'tmp_260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%m1_1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load"   --->   Operation 469 'read' 'm1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln14_15_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln14_15"   --->   Operation 470 'read' 'zext_ln14_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%m1_0_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load"   --->   Operation 471 'read' 'm1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %prod_1, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0"   --->   Operation 472 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %prod_0, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0"   --->   Operation 473 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_1, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0"   --->   Operation 474 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_0, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0"   --->   Operation 475 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 476 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 477 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [gemm.c:9]   --->   Operation 478 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.86ns)   --->   "%icmp_ln9 = icmp_eq  i7 %j_1, i7 64" [gemm.c:9]   --->   Operation 479 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %fpga_resource_hint.for.inc.191, void %for.inc19.exitStub" [gemm.c:9]   --->   Operation 480 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %j_1" [gemm.c:9]   --->   Operation 481 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i7 %j_1" [gemm.c:9]   --->   Operation 482 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i7 %j_1" [gemm.c:9]   --->   Operation 483 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 484 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (2.37ns)   --->   "%lshr_ln14 = lshr i128 %m1_0_load_read, i128 %zext_ln14_2" [gemm.c:14]   --->   Operation 485 'lshr' 'lshr_ln14' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i128 %lshr_ln14" [gemm.c:14]   --->   Operation 486 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %trunc_ln14" [gemm.c:14]   --->   Operation 487 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 488 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (2.37ns)   --->   "%lshr_ln14_1 = lshr i128 %m1_1_load_read, i128 %zext_ln14_5" [gemm.c:14]   --->   Operation 489 'lshr' 'lshr_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i128 %lshr_ln14_1" [gemm.c:14]   --->   Operation 490 'trunc' 'trunc_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %trunc_ln14_1" [gemm.c:14]   --->   Operation 491 'bitcast' 'bitcast_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.84ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14, i64 %bitcast_ln14_1, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 492 'mux' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%m2_0_addr = getelementptr i128 %m2_0, i64 0, i64 %zext_ln9" [gemm.c:14]   --->   Operation 493 'getelementptr' 'm2_0_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 494 [2/2] (2.26ns)   --->   "%m2_0_load = load i10 %m2_0_addr" [gemm.c:14]   --->   Operation 494 'load' 'm2_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 495 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (2.37ns)   --->   "%lshr_ln14_2 = lshr i128 %m1_0_load_1_read, i128 %zext_ln14_6" [gemm.c:14]   --->   Operation 496 'lshr' 'lshr_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln14_3 = trunc i128 %lshr_ln14_2" [gemm.c:14]   --->   Operation 497 'trunc' 'trunc_ln14_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln14_3 = bitcast i64 %trunc_ln14_3" [gemm.c:14]   --->   Operation 498 'bitcast' 'bitcast_ln14_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 499 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (2.37ns)   --->   "%lshr_ln14_3 = lshr i128 %m1_1_load_1_read, i128 %zext_ln14_11" [gemm.c:14]   --->   Operation 500 'lshr' 'lshr_ln14_3' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln14_4 = trunc i128 %lshr_ln14_3" [gemm.c:14]   --->   Operation 501 'trunc' 'trunc_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln14_4 = bitcast i64 %trunc_ln14_4" [gemm.c:14]   --->   Operation 502 'bitcast' 'bitcast_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.84ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_3, i64 %bitcast_ln14_4, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 503 'mux' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 504 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %zext_ln" [gemm.c:14]   --->   Operation 505 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%m2_0_addr_1 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14" [gemm.c:14]   --->   Operation 506 'getelementptr' 'm2_0_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 507 [2/2] (2.26ns)   --->   "%m2_0_load_1 = load i10 %m2_0_addr_1" [gemm.c:14]   --->   Operation 507 'load' 'm2_0_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 508 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (2.37ns)   --->   "%lshr_ln14_4 = lshr i128 %m1_0_load_2_read, i128 %zext_ln14_12" [gemm.c:14]   --->   Operation 509 'lshr' 'lshr_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln14_6 = trunc i128 %lshr_ln14_4" [gemm.c:14]   --->   Operation 510 'trunc' 'trunc_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%bitcast_ln14_6 = bitcast i64 %trunc_ln14_6" [gemm.c:14]   --->   Operation 511 'bitcast' 'bitcast_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 512 'zext' 'zext_ln14_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (2.37ns)   --->   "%lshr_ln14_5 = lshr i128 %m1_1_load_2_read, i128 %zext_ln14_13" [gemm.c:14]   --->   Operation 513 'lshr' 'lshr_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln14_7 = trunc i128 %lshr_ln14_5" [gemm.c:14]   --->   Operation 514 'trunc' 'trunc_ln14_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln14_7 = bitcast i64 %trunc_ln14_7" [gemm.c:14]   --->   Operation 515 'bitcast' 'bitcast_ln14_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.84ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_6, i64 %bitcast_ln14_7, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 516 'mux' 'tmp_9' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 517 'zext' 'zext_ln14_16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (2.37ns)   --->   "%lshr_ln14_6 = lshr i128 %m1_0_load_3_read, i128 %zext_ln14_16" [gemm.c:14]   --->   Operation 518 'lshr' 'lshr_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln14_9 = trunc i128 %lshr_ln14_6" [gemm.c:14]   --->   Operation 519 'trunc' 'trunc_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln14_9 = bitcast i64 %trunc_ln14_9" [gemm.c:14]   --->   Operation 520 'bitcast' 'bitcast_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 521 'zext' 'zext_ln14_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (2.37ns)   --->   "%lshr_ln14_7 = lshr i128 %m1_1_load_3_read, i128 %zext_ln14_17" [gemm.c:14]   --->   Operation 522 'lshr' 'lshr_ln14_7' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln14_10 = trunc i128 %lshr_ln14_7" [gemm.c:14]   --->   Operation 523 'trunc' 'trunc_ln14_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln14_10 = bitcast i64 %trunc_ln14_10" [gemm.c:14]   --->   Operation 524 'bitcast' 'bitcast_ln14_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.84ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_9, i64 %bitcast_ln14_10, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 525 'mux' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 526 'zext' 'zext_ln14_19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (2.37ns)   --->   "%lshr_ln14_8 = lshr i128 %m1_0_load_4_read, i128 %zext_ln14_19" [gemm.c:14]   --->   Operation 527 'lshr' 'lshr_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln14_12 = trunc i128 %lshr_ln14_8" [gemm.c:14]   --->   Operation 528 'trunc' 'trunc_ln14_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln14_57 = zext i6 %trunc_ln9" [gemm.c:14]   --->   Operation 529 'zext' 'zext_ln14_57' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.54ns)   --->   "%xor_ln14 = xor i7 %j_1, i7 64" [gemm.c:14]   --->   Operation 530 'xor' 'xor_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln14, i32 6" [gemm.c:14]   --->   Operation 531 'bitselect' 'tmp_46' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%m2_1_addr = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_57" [gemm.c:14]   --->   Operation 532 'getelementptr' 'm2_1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 533 [2/2] (2.26ns)   --->   "%m2_1_load = load i10 %m2_1_addr" [gemm.c:14]   --->   Operation 533 'load' 'm2_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln14_100 = zext i7 %xor_ln14" [gemm.c:14]   --->   Operation 534 'zext' 'zext_ln14_100' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%m2_1_addr_1 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_100" [gemm.c:14]   --->   Operation 535 'getelementptr' 'm2_1_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 536 [2/2] (2.26ns)   --->   "%m2_1_load_1 = load i10 %m2_1_addr_1" [gemm.c:14]   --->   Operation 536 'load' 'm2_1_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_1 : Operation 537 [1/1] (1.33ns)   --->   "%add_ln17 = add i12 %zext_ln9_1, i12 %tmp_258_read" [gemm.c:17]   --->   Operation 537 'add' 'add_ln17' <Predicate = (!icmp_ln9)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln17, i32 11" [gemm.c:17]   --->   Operation 538 'bitselect' 'tmp_95' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %tmp_95, void %arrayidx15137.case.0, void %arrayidx15137.case.1" [gemm.c:17]   --->   Operation 539 'br' 'br_ln17' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 540 [1/2] (2.26ns)   --->   "%m2_0_load = load i10 %m2_0_addr" [gemm.c:14]   --->   Operation 540 'load' 'm2_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln14_2 = trunc i128 %m2_0_load" [gemm.c:14]   --->   Operation 541 'trunc' 'trunc_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 542 [1/2] (2.26ns)   --->   "%m2_0_load_1 = load i10 %m2_0_addr_1" [gemm.c:14]   --->   Operation 542 'load' 'm2_0_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln14_5 = trunc i128 %m2_0_load_1" [gemm.c:14]   --->   Operation 543 'trunc' 'trunc_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln14_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 544 'bitconcatenate' 'zext_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i8 %zext_ln14_1" [gemm.c:14]   --->   Operation 545 'zext' 'zext_ln14_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%m2_0_addr_2 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_14" [gemm.c:14]   --->   Operation 546 'getelementptr' 'm2_0_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 547 [2/2] (2.26ns)   --->   "%m2_0_load_2 = load i10 %m2_0_addr_2" [gemm.c:14]   --->   Operation 547 'load' 'm2_0_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln14 = or i7 %j_1, i7 64" [gemm.c:14]   --->   Operation 548 'or' 'or_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i7 %or_ln14" [gemm.c:14]   --->   Operation 549 'sext' 'sext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i8 %sext_ln14" [gemm.c:14]   --->   Operation 550 'zext' 'zext_ln14_18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%m2_0_addr_3 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_18" [gemm.c:14]   --->   Operation 551 'getelementptr' 'm2_0_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 552 [2/2] (2.26ns)   --->   "%m2_0_load_3 = load i10 %m2_0_addr_3" [gemm.c:14]   --->   Operation 552 'load' 'm2_0_load_3' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln14_12 = bitcast i64 %trunc_ln14_12" [gemm.c:14]   --->   Operation 553 'bitcast' 'bitcast_ln14_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 554 'zext' 'zext_ln14_20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (2.37ns)   --->   "%lshr_ln14_9 = lshr i128 %m1_1_load_4_read, i128 %zext_ln14_20" [gemm.c:14]   --->   Operation 555 'lshr' 'lshr_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln14_13 = trunc i128 %lshr_ln14_9" [gemm.c:14]   --->   Operation 556 'trunc' 'trunc_ln14_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln14_13 = bitcast i64 %trunc_ln14_13" [gemm.c:14]   --->   Operation 557 'bitcast' 'bitcast_ln14_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.84ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_12, i64 %bitcast_ln14_13, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 558 'mux' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 559 'zext' 'zext_ln14_22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (2.37ns)   --->   "%lshr_ln14_10 = lshr i128 %m1_0_load_5_read, i128 %zext_ln14_22" [gemm.c:14]   --->   Operation 560 'lshr' 'lshr_ln14_10' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln14_15 = trunc i128 %lshr_ln14_10" [gemm.c:14]   --->   Operation 561 'trunc' 'trunc_ln14_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln14_15 = bitcast i64 %trunc_ln14_15" [gemm.c:14]   --->   Operation 562 'bitcast' 'bitcast_ln14_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 563 'zext' 'zext_ln14_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (2.37ns)   --->   "%lshr_ln14_11 = lshr i128 %m1_1_load_5_read, i128 %zext_ln14_23" [gemm.c:14]   --->   Operation 564 'lshr' 'lshr_ln14_11' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln14_16 = trunc i128 %lshr_ln14_11" [gemm.c:14]   --->   Operation 565 'trunc' 'trunc_ln14_16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln14_16 = bitcast i64 %trunc_ln14_16" [gemm.c:14]   --->   Operation 566 'bitcast' 'bitcast_ln14_16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.84ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_15, i64 %bitcast_ln14_16, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 567 'mux' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 568 'zext' 'zext_ln14_25' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (2.37ns)   --->   "%lshr_ln14_12 = lshr i128 %m1_0_load_6_read, i128 %zext_ln14_25" [gemm.c:14]   --->   Operation 569 'lshr' 'lshr_ln14_12' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln14_18 = trunc i128 %lshr_ln14_12" [gemm.c:14]   --->   Operation 570 'trunc' 'trunc_ln14_18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%bitcast_ln14_18 = bitcast i64 %trunc_ln14_18" [gemm.c:14]   --->   Operation 571 'bitcast' 'bitcast_ln14_18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln14_26 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 572 'zext' 'zext_ln14_26' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (2.37ns)   --->   "%lshr_ln14_13 = lshr i128 %m1_1_load_6_read, i128 %zext_ln14_26" [gemm.c:14]   --->   Operation 573 'lshr' 'lshr_ln14_13' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln14_19 = trunc i128 %lshr_ln14_13" [gemm.c:14]   --->   Operation 574 'trunc' 'trunc_ln14_19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%bitcast_ln14_19 = bitcast i64 %trunc_ln14_19" [gemm.c:14]   --->   Operation 575 'bitcast' 'bitcast_ln14_19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.84ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_18, i64 %bitcast_ln14_19, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 576 'mux' 'tmp_4' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln14_28 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 577 'zext' 'zext_ln14_28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (2.37ns)   --->   "%lshr_ln14_14 = lshr i128 %m1_0_load_7_read, i128 %zext_ln14_28" [gemm.c:14]   --->   Operation 578 'lshr' 'lshr_ln14_14' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln14_21 = trunc i128 %lshr_ln14_14" [gemm.c:14]   --->   Operation 579 'trunc' 'trunc_ln14_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln14_21 = bitcast i64 %trunc_ln14_21" [gemm.c:14]   --->   Operation 580 'bitcast' 'bitcast_ln14_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln14_29 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 581 'zext' 'zext_ln14_29' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (2.37ns)   --->   "%lshr_ln14_15 = lshr i128 %m1_1_load_7_read, i128 %zext_ln14_29" [gemm.c:14]   --->   Operation 582 'lshr' 'lshr_ln14_15' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln14_22 = trunc i128 %lshr_ln14_15" [gemm.c:14]   --->   Operation 583 'trunc' 'trunc_ln14_22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln14_22 = bitcast i64 %trunc_ln14_22" [gemm.c:14]   --->   Operation 584 'bitcast' 'bitcast_ln14_22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.84ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_21, i64 %bitcast_ln14_22, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 585 'mux' 'tmp_5' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln14_31 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 586 'zext' 'zext_ln14_31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (2.37ns)   --->   "%lshr_ln14_16 = lshr i128 %m1_0_load_8_read, i128 %zext_ln14_31" [gemm.c:14]   --->   Operation 587 'lshr' 'lshr_ln14_16' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln14_24 = trunc i128 %lshr_ln14_16" [gemm.c:14]   --->   Operation 588 'trunc' 'trunc_ln14_24' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%bitcast_ln14_24 = bitcast i64 %trunc_ln14_24" [gemm.c:14]   --->   Operation 589 'bitcast' 'bitcast_ln14_24' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln14_32 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 590 'zext' 'zext_ln14_32' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (2.37ns)   --->   "%lshr_ln14_17 = lshr i128 %m1_1_load_8_read, i128 %zext_ln14_32" [gemm.c:14]   --->   Operation 591 'lshr' 'lshr_ln14_17' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln14_25 = trunc i128 %lshr_ln14_17" [gemm.c:14]   --->   Operation 592 'trunc' 'trunc_ln14_25' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln14_25 = bitcast i64 %trunc_ln14_25" [gemm.c:14]   --->   Operation 593 'bitcast' 'bitcast_ln14_25' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.84ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_24, i64 %bitcast_ln14_25, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 594 'mux' 'tmp_6' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.54ns)   --->   "%xor_ln14_1 = xor i7 %j_1, i7 64" [gemm.c:14]   --->   Operation 595 'xor' 'xor_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln14_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %j_1" [gemm.c:14]   --->   Operation 596 'bitconcatenate' 'zext_ln14_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln14_63 = zext i8 %zext_ln14_10" [gemm.c:14]   --->   Operation 597 'zext' 'zext_ln14_63' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln14_7 = sext i7 %xor_ln14_1" [gemm.c:14]   --->   Operation 598 'sext' 'sext_ln14_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln14_66 = zext i8 %sext_ln14_7" [gemm.c:14]   --->   Operation 599 'zext' 'zext_ln14_66' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 600 [1/2] (2.26ns)   --->   "%m2_1_load = load i10 %m2_1_addr" [gemm.c:14]   --->   Operation 600 'load' 'm2_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln14_83 = trunc i128 %m2_1_load" [gemm.c:14]   --->   Operation 601 'trunc' 'trunc_ln14_83' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 602 [1/2] (2.26ns)   --->   "%m2_1_load_1 = load i10 %m2_1_addr_1" [gemm.c:14]   --->   Operation 602 'load' 'm2_1_load_1' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln14_86 = trunc i128 %m2_1_load_1" [gemm.c:14]   --->   Operation 603 'trunc' 'trunc_ln14_86' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%m2_1_addr_2 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_63" [gemm.c:14]   --->   Operation 604 'getelementptr' 'm2_1_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 605 [2/2] (2.26ns)   --->   "%m2_1_load_2 = load i10 %m2_1_addr_2" [gemm.c:14]   --->   Operation 605 'load' 'm2_1_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%m2_1_addr_3 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_66" [gemm.c:14]   --->   Operation 606 'getelementptr' 'm2_1_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 607 [2/2] (2.26ns)   --->   "%m2_1_load_3 = load i10 %m2_1_addr_3" [gemm.c:14]   --->   Operation 607 'load' 'm2_1_load_3' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i7 %j_1" [gemm.c:9]   --->   Operation 608 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%bitcast_ln14_2 = bitcast i64 %trunc_ln14_2" [gemm.c:14]   --->   Operation 609 'bitcast' 'bitcast_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 610 [5/5] (6.50ns)   --->   "%mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 610 'dmul' 'mult' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln14_5 = bitcast i64 %trunc_ln14_5" [gemm.c:14]   --->   Operation 611 'bitcast' 'bitcast_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 612 [5/5] (6.50ns)   --->   "%mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 612 'dmul' 'mult_1' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/2] (2.26ns)   --->   "%m2_0_load_2 = load i10 %m2_0_addr_2" [gemm.c:14]   --->   Operation 613 'load' 'm2_0_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln14_8 = trunc i128 %m2_0_load_2" [gemm.c:14]   --->   Operation 614 'trunc' 'trunc_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 615 [1/2] (2.26ns)   --->   "%m2_0_load_3 = load i10 %m2_0_addr_3" [gemm.c:14]   --->   Operation 615 'load' 'm2_0_load_3' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln14_11 = trunc i128 %m2_0_load_3" [gemm.c:14]   --->   Operation 616 'trunc' 'trunc_ln14_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln14_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 617 'bitconcatenate' 'zext_ln14_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i9 %zext_ln14_3" [gemm.c:14]   --->   Operation 618 'zext' 'zext_ln14_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%m2_0_addr_4 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_21" [gemm.c:14]   --->   Operation 619 'getelementptr' 'm2_0_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 620 [2/2] (2.26ns)   --->   "%m2_0_load_4 = load i10 %m2_0_addr_4" [gemm.c:14]   --->   Operation 620 'load' 'm2_0_load_4' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln14_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 621 'bitconcatenate' 'zext_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i9 %zext_ln14_4" [gemm.c:14]   --->   Operation 622 'zext' 'zext_ln14_24' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%m2_0_addr_5 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_24" [gemm.c:14]   --->   Operation 623 'getelementptr' 'm2_0_addr_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 624 [2/2] (2.26ns)   --->   "%m2_0_load_5 = load i10 %m2_0_addr_5" [gemm.c:14]   --->   Operation 624 'load' 'm2_0_load_5' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln14_34 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 625 'zext' 'zext_ln14_34' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (2.37ns)   --->   "%lshr_ln14_18 = lshr i128 %m1_0_load_9_read, i128 %zext_ln14_34" [gemm.c:14]   --->   Operation 626 'lshr' 'lshr_ln14_18' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln14_27 = trunc i128 %lshr_ln14_18" [gemm.c:14]   --->   Operation 627 'trunc' 'trunc_ln14_27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln14_27 = bitcast i64 %trunc_ln14_27" [gemm.c:14]   --->   Operation 628 'bitcast' 'bitcast_ln14_27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln14_35 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 629 'zext' 'zext_ln14_35' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (2.37ns)   --->   "%lshr_ln14_19 = lshr i128 %m1_1_load_9_read, i128 %zext_ln14_35" [gemm.c:14]   --->   Operation 630 'lshr' 'lshr_ln14_19' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln14_28 = trunc i128 %lshr_ln14_19" [gemm.c:14]   --->   Operation 631 'trunc' 'trunc_ln14_28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln14_28 = bitcast i64 %trunc_ln14_28" [gemm.c:14]   --->   Operation 632 'bitcast' 'bitcast_ln14_28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.84ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_27, i64 %bitcast_ln14_28, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 633 'mux' 'tmp_8' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln14_37 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 634 'zext' 'zext_ln14_37' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (2.37ns)   --->   "%lshr_ln14_20 = lshr i128 %m1_0_load_10_read, i128 %zext_ln14_37" [gemm.c:14]   --->   Operation 635 'lshr' 'lshr_ln14_20' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln14_30 = trunc i128 %lshr_ln14_20" [gemm.c:14]   --->   Operation 636 'trunc' 'trunc_ln14_30' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%bitcast_ln14_30 = bitcast i64 %trunc_ln14_30" [gemm.c:14]   --->   Operation 637 'bitcast' 'bitcast_ln14_30' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln14_38 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 638 'zext' 'zext_ln14_38' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (2.37ns)   --->   "%lshr_ln14_21 = lshr i128 %m1_1_load_10_read, i128 %zext_ln14_38" [gemm.c:14]   --->   Operation 639 'lshr' 'lshr_ln14_21' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln14_31 = trunc i128 %lshr_ln14_21" [gemm.c:14]   --->   Operation 640 'trunc' 'trunc_ln14_31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln14_31 = bitcast i64 %trunc_ln14_31" [gemm.c:14]   --->   Operation 641 'bitcast' 'bitcast_ln14_31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.84ns)   --->   "%tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_30, i64 %bitcast_ln14_31, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 642 'mux' 'tmp_10' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln14_40 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 643 'zext' 'zext_ln14_40' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (2.37ns)   --->   "%lshr_ln14_22 = lshr i128 %m1_0_load_11_read, i128 %zext_ln14_40" [gemm.c:14]   --->   Operation 644 'lshr' 'lshr_ln14_22' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln14_33 = trunc i128 %lshr_ln14_22" [gemm.c:14]   --->   Operation 645 'trunc' 'trunc_ln14_33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%bitcast_ln14_33 = bitcast i64 %trunc_ln14_33" [gemm.c:14]   --->   Operation 646 'bitcast' 'bitcast_ln14_33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln14_41 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 647 'zext' 'zext_ln14_41' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (2.37ns)   --->   "%lshr_ln14_23 = lshr i128 %m1_1_load_11_read, i128 %zext_ln14_41" [gemm.c:14]   --->   Operation 648 'lshr' 'lshr_ln14_23' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln14_34 = trunc i128 %lshr_ln14_23" [gemm.c:14]   --->   Operation 649 'trunc' 'trunc_ln14_34' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%bitcast_ln14_34 = bitcast i64 %trunc_ln14_34" [gemm.c:14]   --->   Operation 650 'bitcast' 'bitcast_ln14_34' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.84ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_33, i64 %bitcast_ln14_34, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 651 'mux' 'tmp_11' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln14_43 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 652 'zext' 'zext_ln14_43' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (2.37ns)   --->   "%lshr_ln14_24 = lshr i128 %m1_0_load_12_read, i128 %zext_ln14_43" [gemm.c:14]   --->   Operation 653 'lshr' 'lshr_ln14_24' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln14_36 = trunc i128 %lshr_ln14_24" [gemm.c:14]   --->   Operation 654 'trunc' 'trunc_ln14_36' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%bitcast_ln14_36 = bitcast i64 %trunc_ln14_36" [gemm.c:14]   --->   Operation 655 'bitcast' 'bitcast_ln14_36' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln14_44 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 656 'zext' 'zext_ln14_44' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (2.37ns)   --->   "%lshr_ln14_25 = lshr i128 %m1_1_load_12_read, i128 %zext_ln14_44" [gemm.c:14]   --->   Operation 657 'lshr' 'lshr_ln14_25' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln14_37 = trunc i128 %lshr_ln14_25" [gemm.c:14]   --->   Operation 658 'trunc' 'trunc_ln14_37' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln14_37 = bitcast i64 %trunc_ln14_37" [gemm.c:14]   --->   Operation 659 'bitcast' 'bitcast_ln14_37' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.84ns)   --->   "%tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_36, i64 %bitcast_ln14_37, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 660 'mux' 'tmp_12' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln14_46 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 661 'zext' 'zext_ln14_46' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (2.37ns)   --->   "%lshr_ln14_26 = lshr i128 %m1_0_load_13_read, i128 %zext_ln14_46" [gemm.c:14]   --->   Operation 662 'lshr' 'lshr_ln14_26' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln14_39 = trunc i128 %lshr_ln14_26" [gemm.c:14]   --->   Operation 663 'trunc' 'trunc_ln14_39' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln14_69 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %j_1" [gemm.c:14]   --->   Operation 664 'bitconcatenate' 'zext_ln14_69' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln14_70 = zext i9 %zext_ln14_69" [gemm.c:14]   --->   Operation 665 'zext' 'zext_ln14_70' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (1.35ns)   --->   "%add_ln14 = add i9 %zext_ln9_2, i9 320" [gemm.c:14]   --->   Operation 666 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln14_73 = zext i9 %add_ln14" [gemm.c:14]   --->   Operation 667 'zext' 'zext_ln14_73' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 668 [1/2] (2.26ns)   --->   "%m2_1_load_2 = load i10 %m2_1_addr_2" [gemm.c:14]   --->   Operation 668 'load' 'm2_1_load_2' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln14_89 = trunc i128 %m2_1_load_2" [gemm.c:14]   --->   Operation 669 'trunc' 'trunc_ln14_89' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 670 [1/2] (2.26ns)   --->   "%m2_1_load_3 = load i10 %m2_1_addr_3" [gemm.c:14]   --->   Operation 670 'load' 'm2_1_load_3' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln14_92 = trunc i128 %m2_1_load_3" [gemm.c:14]   --->   Operation 671 'trunc' 'trunc_ln14_92' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%m2_1_addr_4 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_70" [gemm.c:14]   --->   Operation 672 'getelementptr' 'm2_1_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 673 [2/2] (2.26ns)   --->   "%m2_1_load_4 = load i10 %m2_1_addr_4" [gemm.c:14]   --->   Operation 673 'load' 'm2_1_load_4' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%m2_1_addr_5 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_73" [gemm.c:14]   --->   Operation 674 'getelementptr' 'm2_1_addr_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 675 [2/2] (2.26ns)   --->   "%m2_1_load_5 = load i10 %m2_1_addr_5" [gemm.c:14]   --->   Operation 675 'load' 'm2_1_load_5' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_2, i32 64, i32 127" [gemm.c:14]   --->   Operation 676 'partselect' 'tmp_68' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_3, i32 64, i32 127" [gemm.c:14]   --->   Operation 677 'partselect' 'tmp_70' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 678 [4/5] (6.50ns)   --->   "%mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 678 'dmul' 'mult' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 679 [4/5] (6.50ns)   --->   "%mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 679 'dmul' 'mult_1' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln14_8 = bitcast i64 %trunc_ln14_8" [gemm.c:14]   --->   Operation 680 'bitcast' 'bitcast_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 681 [5/5] (6.50ns)   --->   "%mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 681 'dmul' 'mult_2' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%bitcast_ln14_11 = bitcast i64 %trunc_ln14_11" [gemm.c:14]   --->   Operation 682 'bitcast' 'bitcast_ln14_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 683 [5/5] (6.50ns)   --->   "%mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 683 'dmul' 'mult_3' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 684 [1/2] (2.26ns)   --->   "%m2_0_load_4 = load i10 %m2_0_addr_4" [gemm.c:14]   --->   Operation 684 'load' 'm2_0_load_4' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln14_14 = trunc i128 %m2_0_load_4" [gemm.c:14]   --->   Operation 685 'trunc' 'trunc_ln14_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 686 [1/2] (2.26ns)   --->   "%m2_0_load_5 = load i10 %m2_0_addr_5" [gemm.c:14]   --->   Operation 686 'load' 'm2_0_load_5' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln14_17 = trunc i128 %m2_0_load_5" [gemm.c:14]   --->   Operation 687 'trunc' 'trunc_ln14_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i8 %zext_ln14_1" [gemm.c:14]   --->   Operation 688 'sext' 'sext_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i9 %sext_ln14_1" [gemm.c:14]   --->   Operation 689 'zext' 'zext_ln14_27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%m2_0_addr_6 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_27" [gemm.c:14]   --->   Operation 690 'getelementptr' 'm2_0_addr_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 691 [2/2] (2.26ns)   --->   "%m2_0_load_6 = load i10 %m2_0_addr_6" [gemm.c:14]   --->   Operation 691 'load' 'm2_0_load_6' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i7 %or_ln14" [gemm.c:14]   --->   Operation 692 'sext' 'sext_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln14_30 = zext i9 %sext_ln14_2" [gemm.c:14]   --->   Operation 693 'zext' 'zext_ln14_30' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%m2_0_addr_7 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_30" [gemm.c:14]   --->   Operation 694 'getelementptr' 'm2_0_addr_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 695 [2/2] (2.26ns)   --->   "%m2_0_load_7 = load i10 %m2_0_addr_7" [gemm.c:14]   --->   Operation 695 'load' 'm2_0_load_7' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln14_39 = bitcast i64 %trunc_ln14_39" [gemm.c:14]   --->   Operation 696 'bitcast' 'bitcast_ln14_39' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln14_47 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 697 'zext' 'zext_ln14_47' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (2.37ns)   --->   "%lshr_ln14_27 = lshr i128 %m1_1_load_13_read, i128 %zext_ln14_47" [gemm.c:14]   --->   Operation 698 'lshr' 'lshr_ln14_27' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln14_40 = trunc i128 %lshr_ln14_27" [gemm.c:14]   --->   Operation 699 'trunc' 'trunc_ln14_40' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%bitcast_ln14_40 = bitcast i64 %trunc_ln14_40" [gemm.c:14]   --->   Operation 700 'bitcast' 'bitcast_ln14_40' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.84ns)   --->   "%tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_39, i64 %bitcast_ln14_40, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 701 'mux' 'tmp_13' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln14_49 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 702 'zext' 'zext_ln14_49' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (2.37ns)   --->   "%lshr_ln14_28 = lshr i128 %m1_0_load_14_read, i128 %zext_ln14_49" [gemm.c:14]   --->   Operation 703 'lshr' 'lshr_ln14_28' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln14_42 = trunc i128 %lshr_ln14_28" [gemm.c:14]   --->   Operation 704 'trunc' 'trunc_ln14_42' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%bitcast_ln14_42 = bitcast i64 %trunc_ln14_42" [gemm.c:14]   --->   Operation 705 'bitcast' 'bitcast_ln14_42' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln14_50 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 706 'zext' 'zext_ln14_50' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (2.37ns)   --->   "%lshr_ln14_29 = lshr i128 %m1_1_load_14_read, i128 %zext_ln14_50" [gemm.c:14]   --->   Operation 707 'lshr' 'lshr_ln14_29' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln14_43 = trunc i128 %lshr_ln14_29" [gemm.c:14]   --->   Operation 708 'trunc' 'trunc_ln14_43' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%bitcast_ln14_43 = bitcast i64 %trunc_ln14_43" [gemm.c:14]   --->   Operation 709 'bitcast' 'bitcast_ln14_43' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 710 [1/1] (0.84ns)   --->   "%tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_42, i64 %bitcast_ln14_43, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 710 'mux' 'tmp_14' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln14_52 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 711 'zext' 'zext_ln14_52' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (2.37ns)   --->   "%lshr_ln14_30 = lshr i128 %m1_0_load_15_read, i128 %zext_ln14_52" [gemm.c:14]   --->   Operation 712 'lshr' 'lshr_ln14_30' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln14_45 = trunc i128 %lshr_ln14_30" [gemm.c:14]   --->   Operation 713 'trunc' 'trunc_ln14_45' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln14_45 = bitcast i64 %trunc_ln14_45" [gemm.c:14]   --->   Operation 714 'bitcast' 'bitcast_ln14_45' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln14_53 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 715 'zext' 'zext_ln14_53' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (2.37ns)   --->   "%lshr_ln14_31 = lshr i128 %m1_1_load_15_read, i128 %zext_ln14_53" [gemm.c:14]   --->   Operation 716 'lshr' 'lshr_ln14_31' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln14_46 = trunc i128 %lshr_ln14_31" [gemm.c:14]   --->   Operation 717 'trunc' 'trunc_ln14_46' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln14_46 = bitcast i64 %trunc_ln14_46" [gemm.c:14]   --->   Operation 718 'bitcast' 'bitcast_ln14_46' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.84ns)   --->   "%tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_45, i64 %bitcast_ln14_46, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 719 'mux' 'tmp_15' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln14_55 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 720 'zext' 'zext_ln14_55' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (2.37ns)   --->   "%lshr_ln14_32 = lshr i128 %m1_0_load_16_read, i128 %zext_ln14_55" [gemm.c:14]   --->   Operation 721 'lshr' 'lshr_ln14_32' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln14_48 = trunc i128 %lshr_ln14_32" [gemm.c:14]   --->   Operation 722 'trunc' 'trunc_ln14_48' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%bitcast_ln14_48 = bitcast i64 %trunc_ln14_48" [gemm.c:14]   --->   Operation 723 'bitcast' 'bitcast_ln14_48' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln14_56 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 724 'zext' 'zext_ln14_56' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 725 [1/1] (2.37ns)   --->   "%lshr_ln14_33 = lshr i128 %m1_1_load_16_read, i128 %zext_ln14_56" [gemm.c:14]   --->   Operation 725 'lshr' 'lshr_ln14_33' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln14_49 = trunc i128 %lshr_ln14_33" [gemm.c:14]   --->   Operation 726 'trunc' 'trunc_ln14_49' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%bitcast_ln14_49 = bitcast i64 %trunc_ln14_49" [gemm.c:14]   --->   Operation 727 'bitcast' 'bitcast_ln14_49' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.84ns)   --->   "%tmp_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_48, i64 %bitcast_ln14_49, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 728 'mux' 'tmp_16' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln14_58 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 729 'zext' 'zext_ln14_58' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (2.37ns)   --->   "%lshr_ln14_34 = lshr i128 %m1_0_load_17_read, i128 %zext_ln14_58" [gemm.c:14]   --->   Operation 730 'lshr' 'lshr_ln14_34' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln14_50 = trunc i128 %lshr_ln14_34" [gemm.c:14]   --->   Operation 731 'trunc' 'trunc_ln14_50' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln14_51 = bitcast i64 %trunc_ln14_50" [gemm.c:14]   --->   Operation 732 'bitcast' 'bitcast_ln14_51' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln14_59 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 733 'zext' 'zext_ln14_59' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (2.37ns)   --->   "%lshr_ln14_35 = lshr i128 %m1_1_load_17_read, i128 %zext_ln14_59" [gemm.c:14]   --->   Operation 734 'lshr' 'lshr_ln14_35' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln14_51 = trunc i128 %lshr_ln14_35" [gemm.c:14]   --->   Operation 735 'trunc' 'trunc_ln14_51' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%bitcast_ln14_52 = bitcast i64 %trunc_ln14_51" [gemm.c:14]   --->   Operation 736 'bitcast' 'bitcast_ln14_52' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (0.84ns)   --->   "%tmp_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_51, i64 %bitcast_ln14_52, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 737 'mux' 'tmp_18' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln14_8 = sext i8 %zext_ln14_10" [gemm.c:14]   --->   Operation 738 'sext' 'sext_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln14_76 = zext i9 %sext_ln14_8" [gemm.c:14]   --->   Operation 739 'zext' 'zext_ln14_76' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln14_9 = sext i7 %xor_ln14_1" [gemm.c:14]   --->   Operation 740 'sext' 'sext_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln14_79 = zext i9 %sext_ln14_9" [gemm.c:14]   --->   Operation 741 'zext' 'zext_ln14_79' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 742 [1/2] (2.26ns)   --->   "%m2_1_load_4 = load i10 %m2_1_addr_4" [gemm.c:14]   --->   Operation 742 'load' 'm2_1_load_4' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln14_95 = trunc i128 %m2_1_load_4" [gemm.c:14]   --->   Operation 743 'trunc' 'trunc_ln14_95' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 744 [1/2] (2.26ns)   --->   "%m2_1_load_5 = load i10 %m2_1_addr_5" [gemm.c:14]   --->   Operation 744 'load' 'm2_1_load_5' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln14_98 = trunc i128 %m2_1_load_5" [gemm.c:14]   --->   Operation 745 'trunc' 'trunc_ln14_98' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%m2_1_addr_6 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_76" [gemm.c:14]   --->   Operation 746 'getelementptr' 'm2_1_addr_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 747 [2/2] (2.26ns)   --->   "%m2_1_load_6 = load i10 %m2_1_addr_6" [gemm.c:14]   --->   Operation 747 'load' 'm2_1_load_6' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%m2_1_addr_7 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_79" [gemm.c:14]   --->   Operation 748 'getelementptr' 'm2_1_addr_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 749 [2/2] (2.26ns)   --->   "%m2_1_load_7 = load i10 %m2_1_addr_7" [gemm.c:14]   --->   Operation 749 'load' 'm2_1_load_7' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_4, i32 64, i32 127" [gemm.c:14]   --->   Operation 750 'partselect' 'tmp_72' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_5, i32 64, i32 127" [gemm.c:14]   --->   Operation 751 'partselect' 'tmp_74' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i7 %j_1" [gemm.c:9]   --->   Operation 752 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 753 [3/5] (6.50ns)   --->   "%mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 753 'dmul' 'mult' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 754 [3/5] (6.50ns)   --->   "%mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 754 'dmul' 'mult_1' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [4/5] (6.50ns)   --->   "%mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 755 'dmul' 'mult_2' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 756 [4/5] (6.50ns)   --->   "%mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 756 'dmul' 'mult_3' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%bitcast_ln14_14 = bitcast i64 %trunc_ln14_14" [gemm.c:14]   --->   Operation 757 'bitcast' 'bitcast_ln14_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 758 [5/5] (6.50ns)   --->   "%mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 758 'dmul' 'mult_4' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%bitcast_ln14_17 = bitcast i64 %trunc_ln14_17" [gemm.c:14]   --->   Operation 759 'bitcast' 'bitcast_ln14_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 760 [5/5] (6.50ns)   --->   "%mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 760 'dmul' 'mult_5' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 761 [1/2] (2.26ns)   --->   "%m2_0_load_6 = load i10 %m2_0_addr_6" [gemm.c:14]   --->   Operation 761 'load' 'm2_0_load_6' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln14_20 = trunc i128 %m2_0_load_6" [gemm.c:14]   --->   Operation 762 'trunc' 'trunc_ln14_20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 763 [1/2] (2.26ns)   --->   "%m2_0_load_7 = load i10 %m2_0_addr_7" [gemm.c:14]   --->   Operation 763 'load' 'm2_0_load_7' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln14_23 = trunc i128 %m2_0_load_7" [gemm.c:14]   --->   Operation 764 'trunc' 'trunc_ln14_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln14_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 765 'bitconcatenate' 'zext_ln14_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln14_33 = zext i10 %zext_ln14_7" [gemm.c:14]   --->   Operation 766 'zext' 'zext_ln14_33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%m2_0_addr_8 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_33" [gemm.c:14]   --->   Operation 767 'getelementptr' 'm2_0_addr_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 768 [2/2] (2.26ns)   --->   "%m2_0_load_8 = load i10 %m2_0_addr_8" [gemm.c:14]   --->   Operation 768 'load' 'm2_0_load_8' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln14_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 769 'bitconcatenate' 'zext_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln14_36 = zext i10 %zext_ln14_8" [gemm.c:14]   --->   Operation 770 'zext' 'zext_ln14_36' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 771 [1/1] (0.00ns)   --->   "%m2_0_addr_9 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_36" [gemm.c:14]   --->   Operation 771 'getelementptr' 'm2_0_addr_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 772 [2/2] (2.26ns)   --->   "%m2_0_load_9 = load i10 %m2_0_addr_9" [gemm.c:14]   --->   Operation 772 'load' 'm2_0_load_9' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln14_61 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 773 'zext' 'zext_ln14_61' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (2.37ns)   --->   "%lshr_ln14_36 = lshr i128 %m1_0_load_18_read, i128 %zext_ln14_61" [gemm.c:14]   --->   Operation 774 'lshr' 'lshr_ln14_36' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln14_52 = trunc i128 %lshr_ln14_36" [gemm.c:14]   --->   Operation 775 'trunc' 'trunc_ln14_52' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (0.00ns)   --->   "%bitcast_ln14_54 = bitcast i64 %trunc_ln14_52" [gemm.c:14]   --->   Operation 776 'bitcast' 'bitcast_ln14_54' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln14_62 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 777 'zext' 'zext_ln14_62' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (2.37ns)   --->   "%lshr_ln14_37 = lshr i128 %m1_1_load_18_read, i128 %zext_ln14_62" [gemm.c:14]   --->   Operation 778 'lshr' 'lshr_ln14_37' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln14_53 = trunc i128 %lshr_ln14_37" [gemm.c:14]   --->   Operation 779 'trunc' 'trunc_ln14_53' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (0.00ns)   --->   "%bitcast_ln14_55 = bitcast i64 %trunc_ln14_53" [gemm.c:14]   --->   Operation 780 'bitcast' 'bitcast_ln14_55' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 781 [1/1] (0.84ns)   --->   "%tmp_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_54, i64 %bitcast_ln14_55, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 781 'mux' 'tmp_20' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln14_64 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 782 'zext' 'zext_ln14_64' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 783 [1/1] (2.37ns)   --->   "%lshr_ln14_38 = lshr i128 %m1_0_load_19_read, i128 %zext_ln14_64" [gemm.c:14]   --->   Operation 783 'lshr' 'lshr_ln14_38' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln14_54 = trunc i128 %lshr_ln14_38" [gemm.c:14]   --->   Operation 784 'trunc' 'trunc_ln14_54' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln14_57 = bitcast i64 %trunc_ln14_54" [gemm.c:14]   --->   Operation 785 'bitcast' 'bitcast_ln14_57' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln14_65 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 786 'zext' 'zext_ln14_65' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 787 [1/1] (2.37ns)   --->   "%lshr_ln14_39 = lshr i128 %m1_1_load_19_read, i128 %zext_ln14_65" [gemm.c:14]   --->   Operation 787 'lshr' 'lshr_ln14_39' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln14_55 = trunc i128 %lshr_ln14_39" [gemm.c:14]   --->   Operation 788 'trunc' 'trunc_ln14_55' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%bitcast_ln14_58 = bitcast i64 %trunc_ln14_55" [gemm.c:14]   --->   Operation 789 'bitcast' 'bitcast_ln14_58' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.84ns)   --->   "%tmp_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_57, i64 %bitcast_ln14_58, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 790 'mux' 'tmp_22' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln14_67 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 791 'zext' 'zext_ln14_67' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (2.37ns)   --->   "%lshr_ln14_40 = lshr i128 %m1_0_load_20_read, i128 %zext_ln14_67" [gemm.c:14]   --->   Operation 792 'lshr' 'lshr_ln14_40' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln14_56 = trunc i128 %lshr_ln14_40" [gemm.c:14]   --->   Operation 793 'trunc' 'trunc_ln14_56' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%bitcast_ln14_60 = bitcast i64 %trunc_ln14_56" [gemm.c:14]   --->   Operation 794 'bitcast' 'bitcast_ln14_60' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln14_68 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 795 'zext' 'zext_ln14_68' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (2.37ns)   --->   "%lshr_ln14_41 = lshr i128 %m1_1_load_20_read, i128 %zext_ln14_68" [gemm.c:14]   --->   Operation 796 'lshr' 'lshr_ln14_41' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln14_57 = trunc i128 %lshr_ln14_41" [gemm.c:14]   --->   Operation 797 'trunc' 'trunc_ln14_57' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln14_61 = bitcast i64 %trunc_ln14_57" [gemm.c:14]   --->   Operation 798 'bitcast' 'bitcast_ln14_61' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.84ns)   --->   "%tmp_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_60, i64 %bitcast_ln14_61, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 799 'mux' 'tmp_24' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln14_71 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 800 'zext' 'zext_ln14_71' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (2.37ns)   --->   "%lshr_ln14_42 = lshr i128 %m1_0_load_21_read, i128 %zext_ln14_71" [gemm.c:14]   --->   Operation 801 'lshr' 'lshr_ln14_42' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln14_58 = trunc i128 %lshr_ln14_42" [gemm.c:14]   --->   Operation 802 'trunc' 'trunc_ln14_58' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%bitcast_ln14_63 = bitcast i64 %trunc_ln14_58" [gemm.c:14]   --->   Operation 803 'bitcast' 'bitcast_ln14_63' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln14_72 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 804 'zext' 'zext_ln14_72' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (2.37ns)   --->   "%lshr_ln14_43 = lshr i128 %m1_1_load_21_read, i128 %zext_ln14_72" [gemm.c:14]   --->   Operation 805 'lshr' 'lshr_ln14_43' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln14_59 = trunc i128 %lshr_ln14_43" [gemm.c:14]   --->   Operation 806 'trunc' 'trunc_ln14_59' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%bitcast_ln14_64 = bitcast i64 %trunc_ln14_59" [gemm.c:14]   --->   Operation 807 'bitcast' 'bitcast_ln14_64' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.84ns)   --->   "%tmp_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_63, i64 %bitcast_ln14_64, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 808 'mux' 'tmp_26' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln14_74 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 809 'zext' 'zext_ln14_74' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (2.37ns)   --->   "%lshr_ln14_44 = lshr i128 %m1_0_load_22_read, i128 %zext_ln14_74" [gemm.c:14]   --->   Operation 810 'lshr' 'lshr_ln14_44' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln14_60 = trunc i128 %lshr_ln14_44" [gemm.c:14]   --->   Operation 811 'trunc' 'trunc_ln14_60' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln14_88_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %j_1" [gemm.c:14]   --->   Operation 812 'bitconcatenate' 'zext_ln14_88_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln14_82 = zext i10 %zext_ln14_88_cast" [gemm.c:14]   --->   Operation 813 'zext' 'zext_ln14_82' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 814 [1/1] (1.34ns)   --->   "%add_ln14_1 = add i10 %zext_ln9_3, i10 576" [gemm.c:14]   --->   Operation 814 'add' 'add_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln14_85 = zext i10 %add_ln14_1" [gemm.c:14]   --->   Operation 815 'zext' 'zext_ln14_85' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 816 [1/2] (2.26ns)   --->   "%m2_1_load_6 = load i10 %m2_1_addr_6" [gemm.c:14]   --->   Operation 816 'load' 'm2_1_load_6' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln14_101 = trunc i128 %m2_1_load_6" [gemm.c:14]   --->   Operation 817 'trunc' 'trunc_ln14_101' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 818 [1/2] (2.26ns)   --->   "%m2_1_load_7 = load i10 %m2_1_addr_7" [gemm.c:14]   --->   Operation 818 'load' 'm2_1_load_7' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln14_104 = trunc i128 %m2_1_load_7" [gemm.c:14]   --->   Operation 819 'trunc' 'trunc_ln14_104' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%m2_1_addr_8 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_82" [gemm.c:14]   --->   Operation 820 'getelementptr' 'm2_1_addr_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 821 [2/2] (2.26ns)   --->   "%m2_1_load_8 = load i10 %m2_1_addr_8" [gemm.c:14]   --->   Operation 821 'load' 'm2_1_load_8' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%m2_1_addr_9 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_85" [gemm.c:14]   --->   Operation 822 'getelementptr' 'm2_1_addr_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 823 [2/2] (2.26ns)   --->   "%m2_1_load_9 = load i10 %m2_1_addr_9" [gemm.c:14]   --->   Operation 823 'load' 'm2_1_load_9' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_6, i32 64, i32 127" [gemm.c:14]   --->   Operation 824 'partselect' 'tmp_76' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_7, i32 64, i32 127" [gemm.c:14]   --->   Operation 825 'partselect' 'tmp_78' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 826 [2/5] (6.50ns)   --->   "%mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 826 'dmul' 'mult' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 827 [2/5] (6.50ns)   --->   "%mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 827 'dmul' 'mult_1' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 828 [3/5] (6.50ns)   --->   "%mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 828 'dmul' 'mult_2' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 829 [3/5] (6.50ns)   --->   "%mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 829 'dmul' 'mult_3' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 830 [4/5] (6.50ns)   --->   "%mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 830 'dmul' 'mult_4' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 831 [4/5] (6.50ns)   --->   "%mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 831 'dmul' 'mult_5' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln14_20 = bitcast i64 %trunc_ln14_20" [gemm.c:14]   --->   Operation 832 'bitcast' 'bitcast_ln14_20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 833 [5/5] (6.50ns)   --->   "%mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 833 'dmul' 'mult_6' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln14_23 = bitcast i64 %trunc_ln14_23" [gemm.c:14]   --->   Operation 834 'bitcast' 'bitcast_ln14_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 835 [5/5] (6.50ns)   --->   "%mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 835 'dmul' 'mult_7' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 836 [1/2] (2.26ns)   --->   "%m2_0_load_8 = load i10 %m2_0_addr_8" [gemm.c:14]   --->   Operation 836 'load' 'm2_0_load_8' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln14_26 = trunc i128 %m2_0_load_8" [gemm.c:14]   --->   Operation 837 'trunc' 'trunc_ln14_26' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 838 [1/2] (2.26ns)   --->   "%m2_0_load_9 = load i10 %m2_0_addr_9" [gemm.c:14]   --->   Operation 838 'load' 'm2_0_load_9' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln14_29 = trunc i128 %m2_0_load_9" [gemm.c:14]   --->   Operation 839 'trunc' 'trunc_ln14_29' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln14_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 840 'bitconcatenate' 'zext_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln14_39 = zext i10 %zext_ln14_9" [gemm.c:14]   --->   Operation 841 'zext' 'zext_ln14_39' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%m2_0_addr_10 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_39" [gemm.c:14]   --->   Operation 842 'getelementptr' 'm2_0_addr_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 843 [2/2] (2.26ns)   --->   "%m2_0_load_10 = load i10 %m2_0_addr_10" [gemm.c:14]   --->   Operation 843 'load' 'm2_0_load_10' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln14_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln9" [gemm.c:14]   --->   Operation 844 'bitconcatenate' 'zext_ln14_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln14_42 = zext i10 %zext_ln14_s" [gemm.c:14]   --->   Operation 845 'zext' 'zext_ln14_42' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 846 [1/1] (0.00ns)   --->   "%m2_0_addr_11 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_42" [gemm.c:14]   --->   Operation 846 'getelementptr' 'm2_0_addr_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 847 [2/2] (2.26ns)   --->   "%m2_0_load_11 = load i10 %m2_0_addr_11" [gemm.c:14]   --->   Operation 847 'load' 'm2_0_load_11' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln14_66 = bitcast i64 %trunc_ln14_60" [gemm.c:14]   --->   Operation 848 'bitcast' 'bitcast_ln14_66' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln14_75 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 849 'zext' 'zext_ln14_75' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (2.37ns)   --->   "%lshr_ln14_45 = lshr i128 %m1_1_load_22_read, i128 %zext_ln14_75" [gemm.c:14]   --->   Operation 850 'lshr' 'lshr_ln14_45' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln14_61 = trunc i128 %lshr_ln14_45" [gemm.c:14]   --->   Operation 851 'trunc' 'trunc_ln14_61' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%bitcast_ln14_67 = bitcast i64 %trunc_ln14_61" [gemm.c:14]   --->   Operation 852 'bitcast' 'bitcast_ln14_67' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 853 [1/1] (0.84ns)   --->   "%tmp_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_66, i64 %bitcast_ln14_67, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 853 'mux' 'tmp_28' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln14_77 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 854 'zext' 'zext_ln14_77' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 855 [1/1] (2.37ns)   --->   "%lshr_ln14_46 = lshr i128 %m1_0_load_23_read, i128 %zext_ln14_77" [gemm.c:14]   --->   Operation 855 'lshr' 'lshr_ln14_46' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln14_62 = trunc i128 %lshr_ln14_46" [gemm.c:14]   --->   Operation 856 'trunc' 'trunc_ln14_62' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln14_69 = bitcast i64 %trunc_ln14_62" [gemm.c:14]   --->   Operation 857 'bitcast' 'bitcast_ln14_69' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln14_78 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 858 'zext' 'zext_ln14_78' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 859 [1/1] (2.37ns)   --->   "%lshr_ln14_47 = lshr i128 %m1_1_load_23_read, i128 %zext_ln14_78" [gemm.c:14]   --->   Operation 859 'lshr' 'lshr_ln14_47' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln14_63 = trunc i128 %lshr_ln14_47" [gemm.c:14]   --->   Operation 860 'trunc' 'trunc_ln14_63' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 861 [1/1] (0.00ns)   --->   "%bitcast_ln14_70 = bitcast i64 %trunc_ln14_63" [gemm.c:14]   --->   Operation 861 'bitcast' 'bitcast_ln14_70' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 862 [1/1] (0.84ns)   --->   "%tmp_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_69, i64 %bitcast_ln14_70, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 862 'mux' 'tmp_30' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln14_80 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 863 'zext' 'zext_ln14_80' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 864 [1/1] (2.37ns)   --->   "%lshr_ln14_48 = lshr i128 %m1_0_load_24_read, i128 %zext_ln14_80" [gemm.c:14]   --->   Operation 864 'lshr' 'lshr_ln14_48' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln14_64 = trunc i128 %lshr_ln14_48" [gemm.c:14]   --->   Operation 865 'trunc' 'trunc_ln14_64' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln14_72 = bitcast i64 %trunc_ln14_64" [gemm.c:14]   --->   Operation 866 'bitcast' 'bitcast_ln14_72' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln14_81 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 867 'zext' 'zext_ln14_81' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 868 [1/1] (2.37ns)   --->   "%lshr_ln14_49 = lshr i128 %m1_1_load_24_read, i128 %zext_ln14_81" [gemm.c:14]   --->   Operation 868 'lshr' 'lshr_ln14_49' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln14_65 = trunc i128 %lshr_ln14_49" [gemm.c:14]   --->   Operation 869 'trunc' 'trunc_ln14_65' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 870 [1/1] (0.00ns)   --->   "%bitcast_ln14_73 = bitcast i64 %trunc_ln14_65" [gemm.c:14]   --->   Operation 870 'bitcast' 'bitcast_ln14_73' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 871 [1/1] (0.84ns)   --->   "%tmp_32 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_72, i64 %bitcast_ln14_73, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 871 'mux' 'tmp_32' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln14_83 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 872 'zext' 'zext_ln14_83' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 873 [1/1] (2.37ns)   --->   "%lshr_ln14_50 = lshr i128 %m1_0_load_25_read, i128 %zext_ln14_83" [gemm.c:14]   --->   Operation 873 'lshr' 'lshr_ln14_50' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln14_66 = trunc i128 %lshr_ln14_50" [gemm.c:14]   --->   Operation 874 'trunc' 'trunc_ln14_66' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 875 [1/1] (0.00ns)   --->   "%bitcast_ln14_75 = bitcast i64 %trunc_ln14_66" [gemm.c:14]   --->   Operation 875 'bitcast' 'bitcast_ln14_75' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln14_84 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 876 'zext' 'zext_ln14_84' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 877 [1/1] (2.37ns)   --->   "%lshr_ln14_51 = lshr i128 %m1_1_load_25_read, i128 %zext_ln14_84" [gemm.c:14]   --->   Operation 877 'lshr' 'lshr_ln14_51' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln14_67 = trunc i128 %lshr_ln14_51" [gemm.c:14]   --->   Operation 878 'trunc' 'trunc_ln14_67' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 879 [1/1] (0.00ns)   --->   "%bitcast_ln14_76 = bitcast i64 %trunc_ln14_67" [gemm.c:14]   --->   Operation 879 'bitcast' 'bitcast_ln14_76' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 880 [1/1] (0.84ns)   --->   "%tmp_34 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_75, i64 %bitcast_ln14_76, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 880 'mux' 'tmp_34' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln14_86 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 881 'zext' 'zext_ln14_86' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 882 [1/1] (2.37ns)   --->   "%lshr_ln14_52 = lshr i128 %m1_0_load_26_read, i128 %zext_ln14_86" [gemm.c:14]   --->   Operation 882 'lshr' 'lshr_ln14_52' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln14_68 = trunc i128 %lshr_ln14_52" [gemm.c:14]   --->   Operation 883 'trunc' 'trunc_ln14_68' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 884 [1/1] (0.00ns)   --->   "%bitcast_ln14_78 = bitcast i64 %trunc_ln14_68" [gemm.c:14]   --->   Operation 884 'bitcast' 'bitcast_ln14_78' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln14_87 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 885 'zext' 'zext_ln14_87' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 886 [1/1] (2.37ns)   --->   "%lshr_ln14_53 = lshr i128 %m1_1_load_26_read, i128 %zext_ln14_87" [gemm.c:14]   --->   Operation 886 'lshr' 'lshr_ln14_53' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln14_69 = trunc i128 %lshr_ln14_53" [gemm.c:14]   --->   Operation 887 'trunc' 'trunc_ln14_69' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 888 [1/1] (0.00ns)   --->   "%bitcast_ln14_79 = bitcast i64 %trunc_ln14_69" [gemm.c:14]   --->   Operation 888 'bitcast' 'bitcast_ln14_79' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 889 [1/1] (0.84ns)   --->   "%tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_78, i64 %bitcast_ln14_79, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 889 'mux' 'tmp_35' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln14_91_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %j_1" [gemm.c:14]   --->   Operation 890 'bitconcatenate' 'zext_ln14_91_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln14_88 = zext i10 %zext_ln14_91_cast" [gemm.c:14]   --->   Operation 891 'zext' 'zext_ln14_88' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 892 [1/1] (1.34ns)   --->   "%add_ln14_2 = add i10 %zext_ln9_3, i10 704" [gemm.c:14]   --->   Operation 892 'add' 'add_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln14_91 = zext i10 %add_ln14_2" [gemm.c:14]   --->   Operation 893 'zext' 'zext_ln14_91' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 894 [1/2] (2.26ns)   --->   "%m2_1_load_8 = load i10 %m2_1_addr_8" [gemm.c:14]   --->   Operation 894 'load' 'm2_1_load_8' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln14_107 = trunc i128 %m2_1_load_8" [gemm.c:14]   --->   Operation 895 'trunc' 'trunc_ln14_107' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 896 [1/2] (2.26ns)   --->   "%m2_1_load_9 = load i10 %m2_1_addr_9" [gemm.c:14]   --->   Operation 896 'load' 'm2_1_load_9' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln14_110 = trunc i128 %m2_1_load_9" [gemm.c:14]   --->   Operation 897 'trunc' 'trunc_ln14_110' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 898 [1/1] (0.00ns)   --->   "%m2_1_addr_10 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_88" [gemm.c:14]   --->   Operation 898 'getelementptr' 'm2_1_addr_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 899 [2/2] (2.26ns)   --->   "%m2_1_load_10 = load i10 %m2_1_addr_10" [gemm.c:14]   --->   Operation 899 'load' 'm2_1_load_10' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 900 [1/1] (0.00ns)   --->   "%m2_1_addr_11 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_91" [gemm.c:14]   --->   Operation 900 'getelementptr' 'm2_1_addr_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 901 [2/2] (2.26ns)   --->   "%m2_1_load_11 = load i10 %m2_1_addr_11" [gemm.c:14]   --->   Operation 901 'load' 'm2_1_load_11' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_6 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_8, i32 64, i32 127" [gemm.c:14]   --->   Operation 902 'partselect' 'tmp_80' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_9, i32 64, i32 127" [gemm.c:14]   --->   Operation 903 'partselect' 'tmp_82' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_6 : Operation 904 [1/1] (1.34ns)   --->   "%add_ln17_1 = add i10 %zext_ln9_3, i10 %p_cast_read" [gemm.c:17]   --->   Operation 904 'add' 'add_ln17_1' <Predicate = (!icmp_ln9)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 905 [1/5] (6.50ns)   --->   "%mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 905 'dmul' 'mult' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 906 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 906 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 907 [1/5] (6.50ns)   --->   "%mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 907 'dmul' 'mult_1' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 908 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_1, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 908 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 909 [2/5] (6.50ns)   --->   "%mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 909 'dmul' 'mult_2' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 910 [2/5] (6.50ns)   --->   "%mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 910 'dmul' 'mult_3' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 911 [3/5] (6.50ns)   --->   "%mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 911 'dmul' 'mult_4' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 912 [3/5] (6.50ns)   --->   "%mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 912 'dmul' 'mult_5' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 913 [4/5] (6.50ns)   --->   "%mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 913 'dmul' 'mult_6' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 914 [4/5] (6.50ns)   --->   "%mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 914 'dmul' 'mult_7' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln14_26 = bitcast i64 %trunc_ln14_26" [gemm.c:14]   --->   Operation 915 'bitcast' 'bitcast_ln14_26' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 916 [5/5] (6.50ns)   --->   "%mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 916 'dmul' 'mult_8' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 917 [1/1] (0.00ns)   --->   "%bitcast_ln14_29 = bitcast i64 %trunc_ln14_29" [gemm.c:14]   --->   Operation 917 'bitcast' 'bitcast_ln14_29' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 918 [5/5] (6.50ns)   --->   "%mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 918 'dmul' 'mult_9' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 919 [1/2] (2.26ns)   --->   "%m2_0_load_10 = load i10 %m2_0_addr_10" [gemm.c:14]   --->   Operation 919 'load' 'm2_0_load_10' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln14_32 = trunc i128 %m2_0_load_10" [gemm.c:14]   --->   Operation 920 'trunc' 'trunc_ln14_32' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 921 [1/2] (2.26ns)   --->   "%m2_0_load_11 = load i10 %m2_0_addr_11" [gemm.c:14]   --->   Operation 921 'load' 'm2_0_load_11' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln14_35 = trunc i128 %m2_0_load_11" [gemm.c:14]   --->   Operation 922 'trunc' 'trunc_ln14_35' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i9 %zext_ln14_3" [gemm.c:14]   --->   Operation 923 'sext' 'sext_ln14_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln14_45 = zext i10 %sext_ln14_3" [gemm.c:14]   --->   Operation 924 'zext' 'zext_ln14_45' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 925 [1/1] (0.00ns)   --->   "%m2_0_addr_12 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_45" [gemm.c:14]   --->   Operation 925 'getelementptr' 'm2_0_addr_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 926 [2/2] (2.26ns)   --->   "%m2_0_load_12 = load i10 %m2_0_addr_12" [gemm.c:14]   --->   Operation 926 'load' 'm2_0_load_12' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 927 [1/1] (0.00ns)   --->   "%or_ln14_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %or_ln14" [gemm.c:14]   --->   Operation 927 'bitconcatenate' 'or_ln14_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln14_4 = sext i9 %or_ln14_s" [gemm.c:14]   --->   Operation 928 'sext' 'sext_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln14_48 = zext i10 %sext_ln14_4" [gemm.c:14]   --->   Operation 929 'zext' 'zext_ln14_48' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 930 [1/1] (0.00ns)   --->   "%m2_0_addr_13 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_48" [gemm.c:14]   --->   Operation 930 'getelementptr' 'm2_0_addr_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 931 [2/2] (2.26ns)   --->   "%m2_0_load_13 = load i10 %m2_0_addr_13" [gemm.c:14]   --->   Operation 931 'load' 'm2_0_load_13' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln14_89 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 932 'zext' 'zext_ln14_89' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 933 [1/1] (2.37ns)   --->   "%lshr_ln14_54 = lshr i128 %m1_0_load_27_read, i128 %zext_ln14_89" [gemm.c:14]   --->   Operation 933 'lshr' 'lshr_ln14_54' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln14_70 = trunc i128 %lshr_ln14_54" [gemm.c:14]   --->   Operation 934 'trunc' 'trunc_ln14_70' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 935 [1/1] (0.00ns)   --->   "%bitcast_ln14_81 = bitcast i64 %trunc_ln14_70" [gemm.c:14]   --->   Operation 935 'bitcast' 'bitcast_ln14_81' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln14_90 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 936 'zext' 'zext_ln14_90' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 937 [1/1] (2.37ns)   --->   "%lshr_ln14_55 = lshr i128 %m1_1_load_27_read, i128 %zext_ln14_90" [gemm.c:14]   --->   Operation 937 'lshr' 'lshr_ln14_55' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln14_71 = trunc i128 %lshr_ln14_55" [gemm.c:14]   --->   Operation 938 'trunc' 'trunc_ln14_71' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 939 [1/1] (0.00ns)   --->   "%bitcast_ln14_82 = bitcast i64 %trunc_ln14_71" [gemm.c:14]   --->   Operation 939 'bitcast' 'bitcast_ln14_82' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 940 [1/1] (0.84ns)   --->   "%tmp_37 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_81, i64 %bitcast_ln14_82, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 940 'mux' 'tmp_37' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln14_92 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 941 'zext' 'zext_ln14_92' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 942 [1/1] (2.37ns)   --->   "%lshr_ln14_56 = lshr i128 %m1_0_load_28_read, i128 %zext_ln14_92" [gemm.c:14]   --->   Operation 942 'lshr' 'lshr_ln14_56' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln14_72 = trunc i128 %lshr_ln14_56" [gemm.c:14]   --->   Operation 943 'trunc' 'trunc_ln14_72' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%bitcast_ln14_84 = bitcast i64 %trunc_ln14_72" [gemm.c:14]   --->   Operation 944 'bitcast' 'bitcast_ln14_84' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln14_93 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 945 'zext' 'zext_ln14_93' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 946 [1/1] (2.37ns)   --->   "%lshr_ln14_57 = lshr i128 %m1_1_load_28_read, i128 %zext_ln14_93" [gemm.c:14]   --->   Operation 946 'lshr' 'lshr_ln14_57' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln14_73 = trunc i128 %lshr_ln14_57" [gemm.c:14]   --->   Operation 947 'trunc' 'trunc_ln14_73' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln14_85 = bitcast i64 %trunc_ln14_73" [gemm.c:14]   --->   Operation 948 'bitcast' 'bitcast_ln14_85' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 949 [1/1] (0.84ns)   --->   "%tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_84, i64 %bitcast_ln14_85, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 949 'mux' 'tmp_39' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln14_10 = sext i9 %zext_ln14_69" [gemm.c:14]   --->   Operation 950 'sext' 'sext_ln14_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln14_94 = zext i10 %sext_ln14_10" [gemm.c:14]   --->   Operation 951 'zext' 'zext_ln14_94' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln14_95 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 952 'zext' 'zext_ln14_95' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 953 [1/1] (2.37ns)   --->   "%lshr_ln14_58 = lshr i128 %m1_0_load_29_read, i128 %zext_ln14_95" [gemm.c:14]   --->   Operation 953 'lshr' 'lshr_ln14_58' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln14_74 = trunc i128 %lshr_ln14_58" [gemm.c:14]   --->   Operation 954 'trunc' 'trunc_ln14_74' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 955 [1/1] (0.00ns)   --->   "%bitcast_ln14_87 = bitcast i64 %trunc_ln14_74" [gemm.c:14]   --->   Operation 955 'bitcast' 'bitcast_ln14_87' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln14_96 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 956 'zext' 'zext_ln14_96' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 957 [1/1] (2.37ns)   --->   "%lshr_ln14_59 = lshr i128 %m1_1_load_29_read, i128 %zext_ln14_96" [gemm.c:14]   --->   Operation 957 'lshr' 'lshr_ln14_59' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln14_75 = trunc i128 %lshr_ln14_59" [gemm.c:14]   --->   Operation 958 'trunc' 'trunc_ln14_75' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 959 [1/1] (0.00ns)   --->   "%bitcast_ln14_88 = bitcast i64 %trunc_ln14_75" [gemm.c:14]   --->   Operation 959 'bitcast' 'bitcast_ln14_88' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 960 [1/1] (0.84ns)   --->   "%tmp_41 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_87, i64 %bitcast_ln14_88, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 960 'mux' 'tmp_41' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln14_11 = sext i9 %add_ln14" [gemm.c:14]   --->   Operation 961 'sext' 'sext_ln14_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln14_97 = zext i10 %sext_ln14_11" [gemm.c:14]   --->   Operation 962 'zext' 'zext_ln14_97' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln14_98 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 963 'zext' 'zext_ln14_98' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 964 [1/1] (2.37ns)   --->   "%lshr_ln14_60 = lshr i128 %m1_0_load_30_read, i128 %zext_ln14_98" [gemm.c:14]   --->   Operation 964 'lshr' 'lshr_ln14_60' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln14_76 = trunc i128 %lshr_ln14_60" [gemm.c:14]   --->   Operation 965 'trunc' 'trunc_ln14_76' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 966 [1/1] (0.00ns)   --->   "%bitcast_ln14_90 = bitcast i64 %trunc_ln14_76" [gemm.c:14]   --->   Operation 966 'bitcast' 'bitcast_ln14_90' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln14_99 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 967 'zext' 'zext_ln14_99' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 968 [1/1] (2.37ns)   --->   "%lshr_ln14_61 = lshr i128 %m1_1_load_30_read, i128 %zext_ln14_99" [gemm.c:14]   --->   Operation 968 'lshr' 'lshr_ln14_61' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln14_77 = trunc i128 %lshr_ln14_61" [gemm.c:14]   --->   Operation 969 'trunc' 'trunc_ln14_77' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 970 [1/1] (0.00ns)   --->   "%bitcast_ln14_91 = bitcast i64 %trunc_ln14_77" [gemm.c:14]   --->   Operation 970 'bitcast' 'bitcast_ln14_91' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 971 [1/1] (0.84ns)   --->   "%tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_90, i64 %bitcast_ln14_91, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 971 'mux' 'tmp_43' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 972 [1/2] (2.26ns)   --->   "%m2_1_load_10 = load i10 %m2_1_addr_10" [gemm.c:14]   --->   Operation 972 'load' 'm2_1_load_10' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln14_113 = trunc i128 %m2_1_load_10" [gemm.c:14]   --->   Operation 973 'trunc' 'trunc_ln14_113' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 974 [1/2] (2.26ns)   --->   "%m2_1_load_11 = load i10 %m2_1_addr_11" [gemm.c:14]   --->   Operation 974 'load' 'm2_1_load_11' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln14_116 = trunc i128 %m2_1_load_11" [gemm.c:14]   --->   Operation 975 'trunc' 'trunc_ln14_116' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 976 [1/1] (0.00ns)   --->   "%m2_1_addr_12 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_94" [gemm.c:14]   --->   Operation 976 'getelementptr' 'm2_1_addr_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 977 [2/2] (2.26ns)   --->   "%m2_1_load_12 = load i10 %m2_1_addr_12" [gemm.c:14]   --->   Operation 977 'load' 'm2_1_load_12' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 978 [1/1] (0.00ns)   --->   "%m2_1_addr_13 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_97" [gemm.c:14]   --->   Operation 978 'getelementptr' 'm2_1_addr_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 979 [2/2] (2.26ns)   --->   "%m2_1_load_13 = load i10 %m2_1_addr_13" [gemm.c:14]   --->   Operation 979 'load' 'm2_1_load_13' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_7 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_10, i32 64, i32 127" [gemm.c:14]   --->   Operation 980 'partselect' 'tmp_84' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_11, i32 64, i32 127" [gemm.c:14]   --->   Operation 981 'partselect' 'tmp_86' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 982 [5/5] (5.86ns)   --->   "%sum = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 982 'dadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 983 [1/5] (6.50ns)   --->   "%mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 983 'dmul' 'mult_2' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 984 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_2, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 984 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 985 [1/5] (6.50ns)   --->   "%mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 985 'dmul' 'mult_3' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 986 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_3, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 986 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 987 [2/5] (6.50ns)   --->   "%mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 987 'dmul' 'mult_4' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 988 [2/5] (6.50ns)   --->   "%mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 988 'dmul' 'mult_5' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 989 [3/5] (6.50ns)   --->   "%mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 989 'dmul' 'mult_6' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 990 [3/5] (6.50ns)   --->   "%mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 990 'dmul' 'mult_7' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 991 [4/5] (6.50ns)   --->   "%mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 991 'dmul' 'mult_8' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 992 [4/5] (6.50ns)   --->   "%mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 992 'dmul' 'mult_9' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln14_32 = bitcast i64 %trunc_ln14_32" [gemm.c:14]   --->   Operation 993 'bitcast' 'bitcast_ln14_32' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 994 [5/5] (6.50ns)   --->   "%mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 994 'dmul' 'mult_10' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 995 [1/1] (0.00ns)   --->   "%bitcast_ln14_35 = bitcast i64 %trunc_ln14_35" [gemm.c:14]   --->   Operation 995 'bitcast' 'bitcast_ln14_35' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 996 [5/5] (6.50ns)   --->   "%mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 996 'dmul' 'mult_11' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 997 [1/2] (2.26ns)   --->   "%m2_0_load_12 = load i10 %m2_0_addr_12" [gemm.c:14]   --->   Operation 997 'load' 'm2_0_load_12' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln14_38 = trunc i128 %m2_0_load_12" [gemm.c:14]   --->   Operation 998 'trunc' 'trunc_ln14_38' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 999 [1/2] (2.26ns)   --->   "%m2_0_load_13 = load i10 %m2_0_addr_13" [gemm.c:14]   --->   Operation 999 'load' 'm2_0_load_13' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln14_41 = trunc i128 %m2_0_load_13" [gemm.c:14]   --->   Operation 1000 'trunc' 'trunc_ln14_41' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln14_5 = sext i8 %zext_ln14_1" [gemm.c:14]   --->   Operation 1001 'sext' 'sext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln14_51 = zext i10 %sext_ln14_5" [gemm.c:14]   --->   Operation 1002 'zext' 'zext_ln14_51' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1003 [1/1] (0.00ns)   --->   "%m2_0_addr_14 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_51" [gemm.c:14]   --->   Operation 1003 'getelementptr' 'm2_0_addr_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1004 [2/2] (2.26ns)   --->   "%m2_0_load_14 = load i10 %m2_0_addr_14" [gemm.c:14]   --->   Operation 1004 'load' 'm2_0_load_14' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln14_6 = sext i7 %or_ln14" [gemm.c:14]   --->   Operation 1005 'sext' 'sext_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln14_54 = zext i10 %sext_ln14_6" [gemm.c:14]   --->   Operation 1006 'zext' 'zext_ln14_54' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1007 [1/1] (0.00ns)   --->   "%m2_0_addr_15 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_54" [gemm.c:14]   --->   Operation 1007 'getelementptr' 'm2_0_addr_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1008 [2/2] (2.26ns)   --->   "%m2_0_load_15 = load i10 %m2_0_addr_15" [gemm.c:14]   --->   Operation 1008 'load' 'm2_0_load_15' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln14_12 = sext i8 %zext_ln14_10" [gemm.c:14]   --->   Operation 1009 'sext' 'sext_ln14_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln14_101 = zext i10 %sext_ln14_12" [gemm.c:14]   --->   Operation 1010 'zext' 'zext_ln14_101' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln14_106 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1011 'zext' 'zext_ln14_106' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1012 [1/1] (2.37ns)   --->   "%lshr_ln14_65 = lshr i128 %m1_0_load_32_read, i128 %zext_ln14_106" [gemm.c:14]   --->   Operation 1012 'lshr' 'lshr_ln14_65' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln14_81 = trunc i128 %lshr_ln14_65" [gemm.c:14]   --->   Operation 1013 'trunc' 'trunc_ln14_81' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1014 [1/1] (0.00ns)   --->   "%bitcast_ln14_96 = bitcast i64 %trunc_ln14_81" [gemm.c:14]   --->   Operation 1014 'bitcast' 'bitcast_ln14_96' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln14_107 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1015 'zext' 'zext_ln14_107' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1016 [1/1] (2.37ns)   --->   "%lshr_ln14_66 = lshr i128 %m1_1_load_32_read, i128 %zext_ln14_107" [gemm.c:14]   --->   Operation 1016 'lshr' 'lshr_ln14_66' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln14_82 = trunc i128 %lshr_ln14_66" [gemm.c:14]   --->   Operation 1017 'trunc' 'trunc_ln14_82' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1018 [1/1] (0.00ns)   --->   "%bitcast_ln14_97 = bitcast i64 %trunc_ln14_82" [gemm.c:14]   --->   Operation 1018 'bitcast' 'bitcast_ln14_97' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1019 [1/1] (0.84ns)   --->   "%tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_96, i64 %bitcast_ln14_97, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1019 'mux' 'tmp_47' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln14_108 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1020 'zext' 'zext_ln14_108' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1021 [1/1] (2.37ns)   --->   "%lshr_ln14_67 = lshr i128 %m1_0_load_33_read, i128 %zext_ln14_108" [gemm.c:14]   --->   Operation 1021 'lshr' 'lshr_ln14_67' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln14_84 = trunc i128 %lshr_ln14_67" [gemm.c:14]   --->   Operation 1022 'trunc' 'trunc_ln14_84' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1023 [1/1] (0.00ns)   --->   "%bitcast_ln14_99 = bitcast i64 %trunc_ln14_84" [gemm.c:14]   --->   Operation 1023 'bitcast' 'bitcast_ln14_99' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln14_109 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1024 'zext' 'zext_ln14_109' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1025 [1/1] (2.37ns)   --->   "%lshr_ln14_68 = lshr i128 %m1_1_load_33_read, i128 %zext_ln14_109" [gemm.c:14]   --->   Operation 1025 'lshr' 'lshr_ln14_68' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln14_85 = trunc i128 %lshr_ln14_68" [gemm.c:14]   --->   Operation 1026 'trunc' 'trunc_ln14_85' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln14_100 = bitcast i64 %trunc_ln14_85" [gemm.c:14]   --->   Operation 1027 'bitcast' 'bitcast_ln14_100' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1028 [1/1] (0.84ns)   --->   "%tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_99, i64 %bitcast_ln14_100, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1028 'mux' 'tmp_48' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln14_110 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1029 'zext' 'zext_ln14_110' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1030 [1/1] (2.37ns)   --->   "%lshr_ln14_69 = lshr i128 %m1_0_load_34_read, i128 %zext_ln14_110" [gemm.c:14]   --->   Operation 1030 'lshr' 'lshr_ln14_69' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln14_87 = trunc i128 %lshr_ln14_69" [gemm.c:14]   --->   Operation 1031 'trunc' 'trunc_ln14_87' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1032 [1/1] (0.00ns)   --->   "%bitcast_ln14_102 = bitcast i64 %trunc_ln14_87" [gemm.c:14]   --->   Operation 1032 'bitcast' 'bitcast_ln14_102' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln14_111 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1033 'zext' 'zext_ln14_111' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1034 [1/1] (2.37ns)   --->   "%lshr_ln14_70 = lshr i128 %m1_1_load_34_read, i128 %zext_ln14_111" [gemm.c:14]   --->   Operation 1034 'lshr' 'lshr_ln14_70' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln14_88 = trunc i128 %lshr_ln14_70" [gemm.c:14]   --->   Operation 1035 'trunc' 'trunc_ln14_88' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1036 [1/1] (0.00ns)   --->   "%bitcast_ln14_103 = bitcast i64 %trunc_ln14_88" [gemm.c:14]   --->   Operation 1036 'bitcast' 'bitcast_ln14_103' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1037 [1/1] (0.84ns)   --->   "%tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_102, i64 %bitcast_ln14_103, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1037 'mux' 'tmp_49' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln14_112 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1038 'zext' 'zext_ln14_112' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1039 [1/1] (2.37ns)   --->   "%lshr_ln14_71 = lshr i128 %m1_0_load_35_read, i128 %zext_ln14_112" [gemm.c:14]   --->   Operation 1039 'lshr' 'lshr_ln14_71' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln14_90 = trunc i128 %lshr_ln14_71" [gemm.c:14]   --->   Operation 1040 'trunc' 'trunc_ln14_90' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1041 [1/2] (2.26ns)   --->   "%m2_1_load_12 = load i10 %m2_1_addr_12" [gemm.c:14]   --->   Operation 1041 'load' 'm2_1_load_12' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln14_119 = trunc i128 %m2_1_load_12" [gemm.c:14]   --->   Operation 1042 'trunc' 'trunc_ln14_119' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1043 [1/2] (2.26ns)   --->   "%m2_1_load_13 = load i10 %m2_1_addr_13" [gemm.c:14]   --->   Operation 1043 'load' 'm2_1_load_13' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln14_122 = trunc i128 %m2_1_load_13" [gemm.c:14]   --->   Operation 1044 'trunc' 'trunc_ln14_122' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1045 [1/1] (0.00ns)   --->   "%m2_1_addr_14 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_101" [gemm.c:14]   --->   Operation 1045 'getelementptr' 'm2_1_addr_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1046 [2/2] (2.26ns)   --->   "%m2_1_load_14 = load i10 %m2_1_addr_14" [gemm.c:14]   --->   Operation 1046 'load' 'm2_1_load_14' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln14_14 = sext i7 %xor_ln14_1" [gemm.c:14]   --->   Operation 1047 'sext' 'sext_ln14_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln14_138 = zext i10 %sext_ln14_14" [gemm.c:14]   --->   Operation 1048 'zext' 'zext_ln14_138' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1049 [1/1] (0.00ns)   --->   "%m2_1_addr_15 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_138" [gemm.c:14]   --->   Operation 1049 'getelementptr' 'm2_1_addr_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1050 [2/2] (2.26ns)   --->   "%m2_1_load_15 = load i10 %m2_1_addr_15" [gemm.c:14]   --->   Operation 1050 'load' 'm2_1_load_15' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_8 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_12, i32 64, i32 127" [gemm.c:14]   --->   Operation 1051 'partselect' 'tmp_88' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_13, i32 64, i32 127" [gemm.c:14]   --->   Operation 1052 'partselect' 'tmp_90' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 1053 [4/5] (5.86ns)   --->   "%sum = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 1053 'dadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1054 [1/5] (6.50ns)   --->   "%mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 1054 'dmul' 'mult_4' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1055 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_4, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1055 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1056 [1/5] (6.50ns)   --->   "%mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 1056 'dmul' 'mult_5' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1057 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_5, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1057 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1058 [2/5] (6.50ns)   --->   "%mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 1058 'dmul' 'mult_6' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1059 [2/5] (6.50ns)   --->   "%mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 1059 'dmul' 'mult_7' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1060 [3/5] (6.50ns)   --->   "%mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 1060 'dmul' 'mult_8' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1061 [3/5] (6.50ns)   --->   "%mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 1061 'dmul' 'mult_9' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1062 [4/5] (6.50ns)   --->   "%mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1062 'dmul' 'mult_10' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1063 [4/5] (6.50ns)   --->   "%mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1063 'dmul' 'mult_11' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1064 [1/1] (0.00ns)   --->   "%bitcast_ln14_38 = bitcast i64 %trunc_ln14_38" [gemm.c:14]   --->   Operation 1064 'bitcast' 'bitcast_ln14_38' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1065 [5/5] (6.50ns)   --->   "%mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1065 'dmul' 'mult_12' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1066 [1/1] (0.00ns)   --->   "%bitcast_ln14_41 = bitcast i64 %trunc_ln14_41" [gemm.c:14]   --->   Operation 1066 'bitcast' 'bitcast_ln14_41' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1067 [5/5] (6.50ns)   --->   "%mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1067 'dmul' 'mult_13' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1068 [1/2] (2.26ns)   --->   "%m2_0_load_14 = load i10 %m2_0_addr_14" [gemm.c:14]   --->   Operation 1068 'load' 'm2_0_load_14' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln14_44 = trunc i128 %m2_0_load_14" [gemm.c:14]   --->   Operation 1069 'trunc' 'trunc_ln14_44' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1070 [1/2] (2.26ns)   --->   "%m2_0_load_15 = load i10 %m2_0_addr_15" [gemm.c:14]   --->   Operation 1070 'load' 'm2_0_load_15' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln14_47 = trunc i128 %m2_0_load_15" [gemm.c:14]   --->   Operation 1071 'trunc' 'trunc_ln14_47' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1072 [1/1] (0.00ns)   --->   "%m2_0_addr_16 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_57" [gemm.c:14]   --->   Operation 1072 'getelementptr' 'm2_0_addr_16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1073 [2/2] (2.26ns)   --->   "%m2_0_load_16 = load i10 %m2_0_addr_16" [gemm.c:14]   --->   Operation 1073 'load' 'm2_0_load_16' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln14_60 = zext i7 %xor_ln14_1" [gemm.c:14]   --->   Operation 1074 'zext' 'zext_ln14_60' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1075 [1/1] (0.00ns)   --->   "%m2_0_addr_17 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_60" [gemm.c:14]   --->   Operation 1075 'getelementptr' 'm2_0_addr_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1076 [2/2] (2.26ns)   --->   "%m2_0_load_17 = load i10 %m2_0_addr_17" [gemm.c:14]   --->   Operation 1076 'load' 'm2_0_load_17' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1077 [1/1] (0.00ns)   --->   "%bitcast_ln14_98 = bitcast i64 %trunc_ln14_83" [gemm.c:14]   --->   Operation 1077 'bitcast' 'bitcast_ln14_98' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1078 [5/5] (6.50ns)   --->   "%mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98" [gemm.c:14]   --->   Operation 1078 'dmul' 'mult_32' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1079 [1/1] (0.00ns)   --->   "%bitcast_ln14_105 = bitcast i64 %trunc_ln14_90" [gemm.c:14]   --->   Operation 1079 'bitcast' 'bitcast_ln14_105' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln14_113 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1080 'zext' 'zext_ln14_113' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1081 [1/1] (2.37ns)   --->   "%lshr_ln14_72 = lshr i128 %m1_1_load_35_read, i128 %zext_ln14_113" [gemm.c:14]   --->   Operation 1081 'lshr' 'lshr_ln14_72' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln14_91 = trunc i128 %lshr_ln14_72" [gemm.c:14]   --->   Operation 1082 'trunc' 'trunc_ln14_91' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln14_106 = bitcast i64 %trunc_ln14_91" [gemm.c:14]   --->   Operation 1083 'bitcast' 'bitcast_ln14_106' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1084 [1/1] (0.84ns)   --->   "%tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_105, i64 %bitcast_ln14_106, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1084 'mux' 'tmp_50' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln14_114 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1085 'zext' 'zext_ln14_114' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1086 [1/1] (2.37ns)   --->   "%lshr_ln14_73 = lshr i128 %m1_0_load_36_read, i128 %zext_ln14_114" [gemm.c:14]   --->   Operation 1086 'lshr' 'lshr_ln14_73' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln14_93 = trunc i128 %lshr_ln14_73" [gemm.c:14]   --->   Operation 1087 'trunc' 'trunc_ln14_93' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln14_108 = bitcast i64 %trunc_ln14_93" [gemm.c:14]   --->   Operation 1088 'bitcast' 'bitcast_ln14_108' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln14_115 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1089 'zext' 'zext_ln14_115' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1090 [1/1] (2.37ns)   --->   "%lshr_ln14_74 = lshr i128 %m1_1_load_36_read, i128 %zext_ln14_115" [gemm.c:14]   --->   Operation 1090 'lshr' 'lshr_ln14_74' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln14_94 = trunc i128 %lshr_ln14_74" [gemm.c:14]   --->   Operation 1091 'trunc' 'trunc_ln14_94' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1092 [1/1] (0.00ns)   --->   "%bitcast_ln14_109 = bitcast i64 %trunc_ln14_94" [gemm.c:14]   --->   Operation 1092 'bitcast' 'bitcast_ln14_109' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1093 [1/1] (0.84ns)   --->   "%tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_108, i64 %bitcast_ln14_109, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1093 'mux' 'tmp_51' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln14_116 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1094 'zext' 'zext_ln14_116' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1095 [1/1] (2.37ns)   --->   "%lshr_ln14_75 = lshr i128 %m1_0_load_37_read, i128 %zext_ln14_116" [gemm.c:14]   --->   Operation 1095 'lshr' 'lshr_ln14_75' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln14_96 = trunc i128 %lshr_ln14_75" [gemm.c:14]   --->   Operation 1096 'trunc' 'trunc_ln14_96' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1097 [1/1] (0.00ns)   --->   "%bitcast_ln14_111 = bitcast i64 %trunc_ln14_96" [gemm.c:14]   --->   Operation 1097 'bitcast' 'bitcast_ln14_111' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln14_117 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1098 'zext' 'zext_ln14_117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1099 [1/1] (2.37ns)   --->   "%lshr_ln14_76 = lshr i128 %m1_1_load_37_read, i128 %zext_ln14_117" [gemm.c:14]   --->   Operation 1099 'lshr' 'lshr_ln14_76' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln14_97 = trunc i128 %lshr_ln14_76" [gemm.c:14]   --->   Operation 1100 'trunc' 'trunc_ln14_97' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1101 [1/1] (0.00ns)   --->   "%bitcast_ln14_112 = bitcast i64 %trunc_ln14_97" [gemm.c:14]   --->   Operation 1101 'bitcast' 'bitcast_ln14_112' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1102 [1/1] (0.84ns)   --->   "%tmp_52 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_111, i64 %bitcast_ln14_112, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1102 'mux' 'tmp_52' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln14_118 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1103 'zext' 'zext_ln14_118' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1104 [1/1] (2.37ns)   --->   "%lshr_ln14_77 = lshr i128 %m1_0_load_38_read, i128 %zext_ln14_118" [gemm.c:14]   --->   Operation 1104 'lshr' 'lshr_ln14_77' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln14_99 = trunc i128 %lshr_ln14_77" [gemm.c:14]   --->   Operation 1105 'trunc' 'trunc_ln14_99' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1106 [1/1] (0.00ns)   --->   "%bitcast_ln14_114 = bitcast i64 %trunc_ln14_99" [gemm.c:14]   --->   Operation 1106 'bitcast' 'bitcast_ln14_114' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln14_119 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1107 'zext' 'zext_ln14_119' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1108 [1/1] (2.37ns)   --->   "%lshr_ln14_78 = lshr i128 %m1_1_load_38_read, i128 %zext_ln14_119" [gemm.c:14]   --->   Operation 1108 'lshr' 'lshr_ln14_78' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln14_100 = trunc i128 %lshr_ln14_78" [gemm.c:14]   --->   Operation 1109 'trunc' 'trunc_ln14_100' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1110 [1/1] (0.00ns)   --->   "%bitcast_ln14_115 = bitcast i64 %trunc_ln14_100" [gemm.c:14]   --->   Operation 1110 'bitcast' 'bitcast_ln14_115' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1111 [1/1] (0.84ns)   --->   "%tmp_53 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_114, i64 %bitcast_ln14_115, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1111 'mux' 'tmp_53' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln14_120 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1112 'zext' 'zext_ln14_120' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1113 [1/1] (2.37ns)   --->   "%lshr_ln14_79 = lshr i128 %m1_0_load_39_read, i128 %zext_ln14_120" [gemm.c:14]   --->   Operation 1113 'lshr' 'lshr_ln14_79' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln14_102 = trunc i128 %lshr_ln14_79" [gemm.c:14]   --->   Operation 1114 'trunc' 'trunc_ln14_102' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1115 [1/1] (0.00ns)   --->   "%bitcast_ln14_117 = bitcast i64 %trunc_ln14_102" [gemm.c:14]   --->   Operation 1115 'bitcast' 'bitcast_ln14_117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln14_121 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1116 'zext' 'zext_ln14_121' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1117 [1/1] (2.37ns)   --->   "%lshr_ln14_80 = lshr i128 %m1_1_load_39_read, i128 %zext_ln14_121" [gemm.c:14]   --->   Operation 1117 'lshr' 'lshr_ln14_80' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln14_103 = trunc i128 %lshr_ln14_80" [gemm.c:14]   --->   Operation 1118 'trunc' 'trunc_ln14_103' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1119 [1/1] (0.00ns)   --->   "%bitcast_ln14_118 = bitcast i64 %trunc_ln14_103" [gemm.c:14]   --->   Operation 1119 'bitcast' 'bitcast_ln14_118' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1120 [1/1] (0.84ns)   --->   "%tmp_54 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_117, i64 %bitcast_ln14_118, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1120 'mux' 'tmp_54' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1121 [1/2] (2.26ns)   --->   "%m2_1_load_14 = load i10 %m2_1_addr_14" [gemm.c:14]   --->   Operation 1121 'load' 'm2_1_load_14' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln14_125 = trunc i128 %m2_1_load_14" [gemm.c:14]   --->   Operation 1122 'trunc' 'trunc_ln14_125' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1123 [1/2] (2.26ns)   --->   "%m2_1_load_15 = load i10 %m2_1_addr_15" [gemm.c:14]   --->   Operation 1123 'load' 'm2_1_load_15' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln14_128 = trunc i128 %m2_1_load_15" [gemm.c:14]   --->   Operation 1124 'trunc' 'trunc_ln14_128' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1125 [1/1] (0.00ns)   --->   "%m2_1_addr_16 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln9" [gemm.c:14]   --->   Operation 1125 'getelementptr' 'm2_1_addr_16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1126 [2/2] (2.26ns)   --->   "%m2_1_load_16 = load i10 %m2_1_addr_16" [gemm.c:14]   --->   Operation 1126 'load' 'm2_1_load_16' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1127 [1/1] (0.00ns)   --->   "%m2_1_addr_17 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_60" [gemm.c:14]   --->   Operation 1127 'getelementptr' 'm2_1_addr_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 1128 [2/2] (2.26ns)   --->   "%m2_1_load_17 = load i10 %m2_1_addr_17" [gemm.c:14]   --->   Operation 1128 'load' 'm2_1_load_17' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_9 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_14, i32 64, i32 127" [gemm.c:14]   --->   Operation 1129 'partselect' 'tmp_92' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 1130 [3/5] (5.86ns)   --->   "%sum = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 1130 'dadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1131 [1/5] (6.50ns)   --->   "%mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 1131 'dmul' 'mult_6' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1132 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_6, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1132 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1133 [1/5] (6.50ns)   --->   "%mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 1133 'dmul' 'mult_7' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1134 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_7, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1134 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1135 [2/5] (6.50ns)   --->   "%mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 1135 'dmul' 'mult_8' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1136 [2/5] (6.50ns)   --->   "%mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 1136 'dmul' 'mult_9' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1137 [3/5] (6.50ns)   --->   "%mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1137 'dmul' 'mult_10' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1138 [3/5] (6.50ns)   --->   "%mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1138 'dmul' 'mult_11' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1139 [4/5] (6.50ns)   --->   "%mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1139 'dmul' 'mult_12' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1140 [4/5] (6.50ns)   --->   "%mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1140 'dmul' 'mult_13' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1141 [1/1] (0.00ns)   --->   "%bitcast_ln14_44 = bitcast i64 %trunc_ln14_44" [gemm.c:14]   --->   Operation 1141 'bitcast' 'bitcast_ln14_44' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1142 [5/5] (6.50ns)   --->   "%mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1142 'dmul' 'mult_14' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1143 [1/1] (0.00ns)   --->   "%bitcast_ln14_47 = bitcast i64 %trunc_ln14_47" [gemm.c:14]   --->   Operation 1143 'bitcast' 'bitcast_ln14_47' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1144 [5/5] (6.50ns)   --->   "%mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1144 'dmul' 'mult_15' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1145 [1/2] (2.26ns)   --->   "%m2_0_load_16 = load i10 %m2_0_addr_16" [gemm.c:14]   --->   Operation 1145 'load' 'm2_0_load_16' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_10 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_16, i32 64, i32 127" [gemm.c:14]   --->   Operation 1146 'partselect' 'tmp_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1147 [1/2] (2.26ns)   --->   "%m2_0_load_17 = load i10 %m2_0_addr_17" [gemm.c:14]   --->   Operation 1147 'load' 'm2_0_load_17' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_10 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_17, i32 64, i32 127" [gemm.c:14]   --->   Operation 1148 'partselect' 'tmp_19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1149 [1/1] (0.00ns)   --->   "%m2_0_addr_18 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_63" [gemm.c:14]   --->   Operation 1149 'getelementptr' 'm2_0_addr_18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1150 [2/2] (2.26ns)   --->   "%m2_0_load_18 = load i10 %m2_0_addr_18" [gemm.c:14]   --->   Operation 1150 'load' 'm2_0_load_18' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_10 : Operation 1151 [1/1] (0.00ns)   --->   "%m2_0_addr_19 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_66" [gemm.c:14]   --->   Operation 1151 'getelementptr' 'm2_0_addr_19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1152 [2/2] (2.26ns)   --->   "%m2_0_load_19 = load i10 %m2_0_addr_19" [gemm.c:14]   --->   Operation 1152 'load' 'm2_0_load_19' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_10 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln14_13 = sext i7 %xor_ln14" [gemm.c:14]   --->   Operation 1153 'sext' 'sext_ln14_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln14_104 = zext i10 %sext_ln14_13" [gemm.c:14]   --->   Operation 1154 'zext' 'zext_ln14_104' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1155 [4/5] (6.50ns)   --->   "%mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98" [gemm.c:14]   --->   Operation 1155 'dmul' 'mult_32' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1156 [1/1] (0.00ns)   --->   "%bitcast_ln14_101 = bitcast i64 %trunc_ln14_86" [gemm.c:14]   --->   Operation 1156 'bitcast' 'bitcast_ln14_101' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1157 [5/5] (6.50ns)   --->   "%mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101" [gemm.c:14]   --->   Operation 1157 'dmul' 'mult_33' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1158 [1/1] (0.00ns)   --->   "%bitcast_ln14_104 = bitcast i64 %trunc_ln14_89" [gemm.c:14]   --->   Operation 1158 'bitcast' 'bitcast_ln14_104' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1159 [5/5] (6.50ns)   --->   "%mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104" [gemm.c:14]   --->   Operation 1159 'dmul' 'mult_34' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln14_122 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1160 'zext' 'zext_ln14_122' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1161 [1/1] (2.37ns)   --->   "%lshr_ln14_81 = lshr i128 %m1_0_load_40_read, i128 %zext_ln14_122" [gemm.c:14]   --->   Operation 1161 'lshr' 'lshr_ln14_81' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln14_105 = trunc i128 %lshr_ln14_81" [gemm.c:14]   --->   Operation 1162 'trunc' 'trunc_ln14_105' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1163 [1/1] (0.00ns)   --->   "%bitcast_ln14_120 = bitcast i64 %trunc_ln14_105" [gemm.c:14]   --->   Operation 1163 'bitcast' 'bitcast_ln14_120' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln14_123 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1164 'zext' 'zext_ln14_123' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1165 [1/1] (2.37ns)   --->   "%lshr_ln14_82 = lshr i128 %m1_1_load_40_read, i128 %zext_ln14_123" [gemm.c:14]   --->   Operation 1165 'lshr' 'lshr_ln14_82' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln14_106 = trunc i128 %lshr_ln14_82" [gemm.c:14]   --->   Operation 1166 'trunc' 'trunc_ln14_106' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1167 [1/1] (0.00ns)   --->   "%bitcast_ln14_121 = bitcast i64 %trunc_ln14_106" [gemm.c:14]   --->   Operation 1167 'bitcast' 'bitcast_ln14_121' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1168 [1/1] (0.84ns)   --->   "%tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_120, i64 %bitcast_ln14_121, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1168 'mux' 'tmp_55' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln14_124 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1169 'zext' 'zext_ln14_124' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1170 [1/1] (2.37ns)   --->   "%lshr_ln14_83 = lshr i128 %m1_0_load_41_read, i128 %zext_ln14_124" [gemm.c:14]   --->   Operation 1170 'lshr' 'lshr_ln14_83' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln14_108 = trunc i128 %lshr_ln14_83" [gemm.c:14]   --->   Operation 1171 'trunc' 'trunc_ln14_108' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1172 [1/1] (0.00ns)   --->   "%bitcast_ln14_123 = bitcast i64 %trunc_ln14_108" [gemm.c:14]   --->   Operation 1172 'bitcast' 'bitcast_ln14_123' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln14_125 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1173 'zext' 'zext_ln14_125' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1174 [1/1] (2.37ns)   --->   "%lshr_ln14_84 = lshr i128 %m1_1_load_41_read, i128 %zext_ln14_125" [gemm.c:14]   --->   Operation 1174 'lshr' 'lshr_ln14_84' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln14_109 = trunc i128 %lshr_ln14_84" [gemm.c:14]   --->   Operation 1175 'trunc' 'trunc_ln14_109' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1176 [1/1] (0.00ns)   --->   "%bitcast_ln14_124 = bitcast i64 %trunc_ln14_109" [gemm.c:14]   --->   Operation 1176 'bitcast' 'bitcast_ln14_124' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1177 [1/1] (0.84ns)   --->   "%tmp_56 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_123, i64 %bitcast_ln14_124, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1177 'mux' 'tmp_56' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln14_126 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1178 'zext' 'zext_ln14_126' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1179 [1/1] (2.37ns)   --->   "%lshr_ln14_85 = lshr i128 %m1_0_load_42_read, i128 %zext_ln14_126" [gemm.c:14]   --->   Operation 1179 'lshr' 'lshr_ln14_85' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln14_111 = trunc i128 %lshr_ln14_85" [gemm.c:14]   --->   Operation 1180 'trunc' 'trunc_ln14_111' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1181 [1/1] (0.00ns)   --->   "%bitcast_ln14_126 = bitcast i64 %trunc_ln14_111" [gemm.c:14]   --->   Operation 1181 'bitcast' 'bitcast_ln14_126' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln14_127 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1182 'zext' 'zext_ln14_127' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1183 [1/1] (2.37ns)   --->   "%lshr_ln14_86 = lshr i128 %m1_1_load_42_read, i128 %zext_ln14_127" [gemm.c:14]   --->   Operation 1183 'lshr' 'lshr_ln14_86' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln14_112 = trunc i128 %lshr_ln14_86" [gemm.c:14]   --->   Operation 1184 'trunc' 'trunc_ln14_112' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1185 [1/1] (0.00ns)   --->   "%bitcast_ln14_127 = bitcast i64 %trunc_ln14_112" [gemm.c:14]   --->   Operation 1185 'bitcast' 'bitcast_ln14_127' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1186 [1/1] (0.84ns)   --->   "%tmp_57 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_126, i64 %bitcast_ln14_127, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1186 'mux' 'tmp_57' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln14_128 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1187 'zext' 'zext_ln14_128' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1188 [1/1] (2.37ns)   --->   "%lshr_ln14_87 = lshr i128 %m1_0_load_43_read, i128 %zext_ln14_128" [gemm.c:14]   --->   Operation 1188 'lshr' 'lshr_ln14_87' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln14_114 = trunc i128 %lshr_ln14_87" [gemm.c:14]   --->   Operation 1189 'trunc' 'trunc_ln14_114' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1190 [1/1] (0.00ns)   --->   "%bitcast_ln14_129 = bitcast i64 %trunc_ln14_114" [gemm.c:14]   --->   Operation 1190 'bitcast' 'bitcast_ln14_129' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln14_129 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1191 'zext' 'zext_ln14_129' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1192 [1/1] (2.37ns)   --->   "%lshr_ln14_88 = lshr i128 %m1_1_load_43_read, i128 %zext_ln14_129" [gemm.c:14]   --->   Operation 1192 'lshr' 'lshr_ln14_88' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln14_115 = trunc i128 %lshr_ln14_88" [gemm.c:14]   --->   Operation 1193 'trunc' 'trunc_ln14_115' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1194 [1/1] (0.00ns)   --->   "%bitcast_ln14_130 = bitcast i64 %trunc_ln14_115" [gemm.c:14]   --->   Operation 1194 'bitcast' 'bitcast_ln14_130' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1195 [1/1] (0.84ns)   --->   "%tmp_58 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_129, i64 %bitcast_ln14_130, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1195 'mux' 'tmp_58' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln14_130 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1196 'zext' 'zext_ln14_130' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1197 [1/1] (2.37ns)   --->   "%lshr_ln14_89 = lshr i128 %m1_0_load_44_read, i128 %zext_ln14_130" [gemm.c:14]   --->   Operation 1197 'lshr' 'lshr_ln14_89' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln14_117 = trunc i128 %lshr_ln14_89" [gemm.c:14]   --->   Operation 1198 'trunc' 'trunc_ln14_117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1199 [1/2] (2.26ns)   --->   "%m2_1_load_16 = load i10 %m2_1_addr_16" [gemm.c:14]   --->   Operation 1199 'load' 'm2_1_load_16' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_10 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_16, i32 64, i32 127" [gemm.c:14]   --->   Operation 1200 'partselect' 'tmp_64' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1201 [1/2] (2.26ns)   --->   "%m2_1_load_17 = load i10 %m2_1_addr_17" [gemm.c:14]   --->   Operation 1201 'load' 'm2_1_load_17' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_10 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_17, i32 64, i32 127" [gemm.c:14]   --->   Operation 1202 'partselect' 'tmp_66' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1203 [1/1] (0.00ns)   --->   "%m2_1_addr_18 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_104" [gemm.c:14]   --->   Operation 1203 'getelementptr' 'm2_1_addr_18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_10 : Operation 1204 [2/2] (2.26ns)   --->   "%m2_1_load_18 = load i10 %m2_1_addr_18" [gemm.c:14]   --->   Operation 1204 'load' 'm2_1_load_18' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 6.50>
ST_11 : Operation 1205 [2/5] (5.86ns)   --->   "%sum = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 1205 'dadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1206 [1/5] (6.50ns)   --->   "%mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 1206 'dmul' 'mult_8' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1207 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_8, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1207 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1208 [1/5] (6.50ns)   --->   "%mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 1208 'dmul' 'mult_9' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1209 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_9, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1209 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1210 [2/5] (6.50ns)   --->   "%mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1210 'dmul' 'mult_10' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1211 [2/5] (6.50ns)   --->   "%mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1211 'dmul' 'mult_11' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1212 [3/5] (6.50ns)   --->   "%mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1212 'dmul' 'mult_12' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1213 [3/5] (6.50ns)   --->   "%mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1213 'dmul' 'mult_13' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1214 [4/5] (6.50ns)   --->   "%mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1214 'dmul' 'mult_14' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1215 [4/5] (6.50ns)   --->   "%mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1215 'dmul' 'mult_15' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1216 [1/1] (0.00ns)   --->   "%bitcast_ln14_50 = bitcast i64 %tmp_17" [gemm.c:14]   --->   Operation 1216 'bitcast' 'bitcast_ln14_50' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1217 [5/5] (6.50ns)   --->   "%mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1217 'dmul' 'mult_16' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1218 [1/1] (0.00ns)   --->   "%bitcast_ln14_53 = bitcast i64 %tmp_19" [gemm.c:14]   --->   Operation 1218 'bitcast' 'bitcast_ln14_53' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1219 [5/5] (6.50ns)   --->   "%mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1219 'dmul' 'mult_17' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1220 [1/2] (2.26ns)   --->   "%m2_0_load_18 = load i10 %m2_0_addr_18" [gemm.c:14]   --->   Operation 1220 'load' 'm2_0_load_18' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_11 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_18, i32 64, i32 127" [gemm.c:14]   --->   Operation 1221 'partselect' 'tmp_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1222 [1/2] (2.26ns)   --->   "%m2_0_load_19 = load i10 %m2_0_addr_19" [gemm.c:14]   --->   Operation 1222 'load' 'm2_0_load_19' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_11 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_19, i32 64, i32 127" [gemm.c:14]   --->   Operation 1223 'partselect' 'tmp_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1224 [1/1] (0.00ns)   --->   "%m2_0_addr_20 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_70" [gemm.c:14]   --->   Operation 1224 'getelementptr' 'm2_0_addr_20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1225 [2/2] (2.26ns)   --->   "%m2_0_load_20 = load i10 %m2_0_addr_20" [gemm.c:14]   --->   Operation 1225 'load' 'm2_0_load_20' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_11 : Operation 1226 [1/1] (0.00ns)   --->   "%m2_0_addr_21 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_73" [gemm.c:14]   --->   Operation 1226 'getelementptr' 'm2_0_addr_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1227 [2/2] (2.26ns)   --->   "%m2_0_load_21 = load i10 %m2_0_addr_21" [gemm.c:14]   --->   Operation 1227 'load' 'm2_0_load_21' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_11 : Operation 1228 [3/5] (6.50ns)   --->   "%mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98" [gemm.c:14]   --->   Operation 1228 'dmul' 'mult_32' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1229 [4/5] (6.50ns)   --->   "%mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101" [gemm.c:14]   --->   Operation 1229 'dmul' 'mult_33' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1230 [4/5] (6.50ns)   --->   "%mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104" [gemm.c:14]   --->   Operation 1230 'dmul' 'mult_34' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1231 [1/1] (0.00ns)   --->   "%bitcast_ln14_107 = bitcast i64 %trunc_ln14_92" [gemm.c:14]   --->   Operation 1231 'bitcast' 'bitcast_ln14_107' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1232 [5/5] (6.50ns)   --->   "%mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107" [gemm.c:14]   --->   Operation 1232 'dmul' 'mult_35' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1233 [1/1] (0.00ns)   --->   "%bitcast_ln14_110 = bitcast i64 %trunc_ln14_95" [gemm.c:14]   --->   Operation 1233 'bitcast' 'bitcast_ln14_110' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1234 [5/5] (6.50ns)   --->   "%mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110" [gemm.c:14]   --->   Operation 1234 'dmul' 'mult_36' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1235 [1/1] (0.00ns)   --->   "%bitcast_ln14_132 = bitcast i64 %trunc_ln14_117" [gemm.c:14]   --->   Operation 1235 'bitcast' 'bitcast_ln14_132' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln14_131 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1236 'zext' 'zext_ln14_131' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1237 [1/1] (2.37ns)   --->   "%lshr_ln14_90 = lshr i128 %m1_1_load_44_read, i128 %zext_ln14_131" [gemm.c:14]   --->   Operation 1237 'lshr' 'lshr_ln14_90' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln14_118 = trunc i128 %lshr_ln14_90" [gemm.c:14]   --->   Operation 1238 'trunc' 'trunc_ln14_118' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1239 [1/1] (0.00ns)   --->   "%bitcast_ln14_133 = bitcast i64 %trunc_ln14_118" [gemm.c:14]   --->   Operation 1239 'bitcast' 'bitcast_ln14_133' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1240 [1/1] (0.84ns)   --->   "%tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_132, i64 %bitcast_ln14_133, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1240 'mux' 'tmp_59' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln14_132 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1241 'zext' 'zext_ln14_132' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1242 [1/1] (2.37ns)   --->   "%lshr_ln14_91 = lshr i128 %m1_0_load_45_read, i128 %zext_ln14_132" [gemm.c:14]   --->   Operation 1242 'lshr' 'lshr_ln14_91' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln14_120 = trunc i128 %lshr_ln14_91" [gemm.c:14]   --->   Operation 1243 'trunc' 'trunc_ln14_120' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1244 [1/1] (0.00ns)   --->   "%bitcast_ln14_135 = bitcast i64 %trunc_ln14_120" [gemm.c:14]   --->   Operation 1244 'bitcast' 'bitcast_ln14_135' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln14_133 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1245 'zext' 'zext_ln14_133' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1246 [1/1] (2.37ns)   --->   "%lshr_ln14_92 = lshr i128 %m1_1_load_45_read, i128 %zext_ln14_133" [gemm.c:14]   --->   Operation 1246 'lshr' 'lshr_ln14_92' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln14_121 = trunc i128 %lshr_ln14_92" [gemm.c:14]   --->   Operation 1247 'trunc' 'trunc_ln14_121' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1248 [1/1] (0.00ns)   --->   "%bitcast_ln14_136 = bitcast i64 %trunc_ln14_121" [gemm.c:14]   --->   Operation 1248 'bitcast' 'bitcast_ln14_136' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1249 [1/1] (0.84ns)   --->   "%tmp_60 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_135, i64 %bitcast_ln14_136, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1249 'mux' 'tmp_60' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln14_134 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1250 'zext' 'zext_ln14_134' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1251 [1/1] (2.37ns)   --->   "%lshr_ln14_93 = lshr i128 %m1_0_load_46_read, i128 %zext_ln14_134" [gemm.c:14]   --->   Operation 1251 'lshr' 'lshr_ln14_93' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln14_123 = trunc i128 %lshr_ln14_93" [gemm.c:14]   --->   Operation 1252 'trunc' 'trunc_ln14_123' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1253 [1/1] (0.00ns)   --->   "%bitcast_ln14_138 = bitcast i64 %trunc_ln14_123" [gemm.c:14]   --->   Operation 1253 'bitcast' 'bitcast_ln14_138' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln14_135 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1254 'zext' 'zext_ln14_135' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1255 [1/1] (2.37ns)   --->   "%lshr_ln14_94 = lshr i128 %m1_1_load_46_read, i128 %zext_ln14_135" [gemm.c:14]   --->   Operation 1255 'lshr' 'lshr_ln14_94' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln14_124 = trunc i128 %lshr_ln14_94" [gemm.c:14]   --->   Operation 1256 'trunc' 'trunc_ln14_124' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1257 [1/1] (0.00ns)   --->   "%bitcast_ln14_139 = bitcast i64 %trunc_ln14_124" [gemm.c:14]   --->   Operation 1257 'bitcast' 'bitcast_ln14_139' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1258 [1/1] (0.84ns)   --->   "%tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_138, i64 %bitcast_ln14_139, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1258 'mux' 'tmp_61' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln14_136 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1259 'zext' 'zext_ln14_136' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1260 [1/1] (2.37ns)   --->   "%lshr_ln14_95 = lshr i128 %m1_0_load_47_read, i128 %zext_ln14_136" [gemm.c:14]   --->   Operation 1260 'lshr' 'lshr_ln14_95' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln14_126 = trunc i128 %lshr_ln14_95" [gemm.c:14]   --->   Operation 1261 'trunc' 'trunc_ln14_126' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1262 [1/1] (0.00ns)   --->   "%bitcast_ln14_141 = bitcast i64 %trunc_ln14_126" [gemm.c:14]   --->   Operation 1262 'bitcast' 'bitcast_ln14_141' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln14_137 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1263 'zext' 'zext_ln14_137' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1264 [1/1] (2.37ns)   --->   "%lshr_ln14_96 = lshr i128 %m1_1_load_47_read, i128 %zext_ln14_137" [gemm.c:14]   --->   Operation 1264 'lshr' 'lshr_ln14_96' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln14_127 = trunc i128 %lshr_ln14_96" [gemm.c:14]   --->   Operation 1265 'trunc' 'trunc_ln14_127' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1266 [1/1] (0.00ns)   --->   "%bitcast_ln14_142 = bitcast i64 %trunc_ln14_127" [gemm.c:14]   --->   Operation 1266 'bitcast' 'bitcast_ln14_142' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1267 [1/1] (0.84ns)   --->   "%tmp_62 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_141, i64 %bitcast_ln14_142, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1267 'mux' 'tmp_62' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln14_139 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1268 'zext' 'zext_ln14_139' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1269 [1/1] (2.37ns)   --->   "%lshr_ln14_97 = lshr i128 %m1_0_load_48_read, i128 %zext_ln14_139" [gemm.c:14]   --->   Operation 1269 'lshr' 'lshr_ln14_97' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln14_129 = trunc i128 %lshr_ln14_97" [gemm.c:14]   --->   Operation 1270 'trunc' 'trunc_ln14_129' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1271 [1/1] (0.00ns)   --->   "%bitcast_ln14_144 = bitcast i64 %trunc_ln14_129" [gemm.c:14]   --->   Operation 1271 'bitcast' 'bitcast_ln14_144' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln14_140 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1272 'zext' 'zext_ln14_140' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1273 [1/1] (2.37ns)   --->   "%lshr_ln14_98 = lshr i128 %m1_1_load_48_read, i128 %zext_ln14_140" [gemm.c:14]   --->   Operation 1273 'lshr' 'lshr_ln14_98' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1274 [1/1] (0.00ns)   --->   "%trunc_ln14_130 = trunc i128 %lshr_ln14_98" [gemm.c:14]   --->   Operation 1274 'trunc' 'trunc_ln14_130' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1275 [1/1] (0.00ns)   --->   "%bitcast_ln14_145 = bitcast i64 %trunc_ln14_130" [gemm.c:14]   --->   Operation 1275 'bitcast' 'bitcast_ln14_145' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 1276 [1/1] (0.84ns)   --->   "%tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_144, i64 %bitcast_ln14_145, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1276 'mux' 'tmp_63' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1277 [1/2] (2.26ns)   --->   "%m2_1_load_18 = load i10 %m2_1_addr_18" [gemm.c:14]   --->   Operation 1277 'load' 'm2_1_load_18' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 1278 [1/5] (5.86ns)   --->   "%sum = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 1278 'dadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1279 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1279 'specfucore' 'specfucore_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1280 [1/5] (6.50ns)   --->   "%mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1280 'dmul' 'mult_10' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1281 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_10, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1281 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1282 [1/5] (6.50ns)   --->   "%mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1282 'dmul' 'mult_11' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1283 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_11, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1283 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1284 [2/5] (6.50ns)   --->   "%mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1284 'dmul' 'mult_12' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1285 [2/5] (6.50ns)   --->   "%mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1285 'dmul' 'mult_13' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1286 [3/5] (6.50ns)   --->   "%mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1286 'dmul' 'mult_14' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1287 [3/5] (6.50ns)   --->   "%mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1287 'dmul' 'mult_15' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1288 [4/5] (6.50ns)   --->   "%mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1288 'dmul' 'mult_16' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1289 [4/5] (6.50ns)   --->   "%mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1289 'dmul' 'mult_17' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1290 [1/1] (0.00ns)   --->   "%bitcast_ln14_56 = bitcast i64 %tmp_21" [gemm.c:14]   --->   Operation 1290 'bitcast' 'bitcast_ln14_56' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1291 [5/5] (6.50ns)   --->   "%mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1291 'dmul' 'mult_18' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1292 [1/1] (0.00ns)   --->   "%bitcast_ln14_59 = bitcast i64 %tmp_23" [gemm.c:14]   --->   Operation 1292 'bitcast' 'bitcast_ln14_59' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1293 [5/5] (6.50ns)   --->   "%mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1293 'dmul' 'mult_19' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1294 [1/2] (2.26ns)   --->   "%m2_0_load_20 = load i10 %m2_0_addr_20" [gemm.c:14]   --->   Operation 1294 'load' 'm2_0_load_20' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_12 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_20, i32 64, i32 127" [gemm.c:14]   --->   Operation 1295 'partselect' 'tmp_25' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1296 [1/2] (2.26ns)   --->   "%m2_0_load_21 = load i10 %m2_0_addr_21" [gemm.c:14]   --->   Operation 1296 'load' 'm2_0_load_21' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_12 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_21, i32 64, i32 127" [gemm.c:14]   --->   Operation 1297 'partselect' 'tmp_27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1298 [1/1] (0.00ns)   --->   "%m2_0_addr_22 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_76" [gemm.c:14]   --->   Operation 1298 'getelementptr' 'm2_0_addr_22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1299 [2/2] (2.26ns)   --->   "%m2_0_load_22 = load i10 %m2_0_addr_22" [gemm.c:14]   --->   Operation 1299 'load' 'm2_0_load_22' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_12 : Operation 1300 [1/1] (0.00ns)   --->   "%m2_0_addr_23 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_79" [gemm.c:14]   --->   Operation 1300 'getelementptr' 'm2_0_addr_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1301 [2/2] (2.26ns)   --->   "%m2_0_load_23 = load i10 %m2_0_addr_23" [gemm.c:14]   --->   Operation 1301 'load' 'm2_0_load_23' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_12 : Operation 1302 [2/5] (6.50ns)   --->   "%mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98" [gemm.c:14]   --->   Operation 1302 'dmul' 'mult_32' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1303 [3/5] (6.50ns)   --->   "%mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101" [gemm.c:14]   --->   Operation 1303 'dmul' 'mult_33' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1304 [3/5] (6.50ns)   --->   "%mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104" [gemm.c:14]   --->   Operation 1304 'dmul' 'mult_34' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1305 [4/5] (6.50ns)   --->   "%mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107" [gemm.c:14]   --->   Operation 1305 'dmul' 'mult_35' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1306 [4/5] (6.50ns)   --->   "%mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110" [gemm.c:14]   --->   Operation 1306 'dmul' 'mult_36' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1307 [1/1] (0.00ns)   --->   "%bitcast_ln14_113 = bitcast i64 %trunc_ln14_98" [gemm.c:14]   --->   Operation 1307 'bitcast' 'bitcast_ln14_113' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1308 [5/5] (6.50ns)   --->   "%mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113" [gemm.c:14]   --->   Operation 1308 'dmul' 'mult_37' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1309 [1/1] (0.00ns)   --->   "%bitcast_ln14_116 = bitcast i64 %trunc_ln14_101" [gemm.c:14]   --->   Operation 1309 'bitcast' 'bitcast_ln14_116' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1310 [5/5] (6.50ns)   --->   "%mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116" [gemm.c:14]   --->   Operation 1310 'dmul' 'mult_38' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln14_141 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1311 'zext' 'zext_ln14_141' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1312 [1/1] (2.37ns)   --->   "%lshr_ln14_99 = lshr i128 %m1_0_load_49_read, i128 %zext_ln14_141" [gemm.c:14]   --->   Operation 1312 'lshr' 'lshr_ln14_99' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln14_131 = trunc i128 %lshr_ln14_99" [gemm.c:14]   --->   Operation 1313 'trunc' 'trunc_ln14_131' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1314 [1/1] (0.00ns)   --->   "%bitcast_ln14_147 = bitcast i64 %trunc_ln14_131" [gemm.c:14]   --->   Operation 1314 'bitcast' 'bitcast_ln14_147' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln14_142 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1315 'zext' 'zext_ln14_142' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1316 [1/1] (2.37ns)   --->   "%lshr_ln14_100 = lshr i128 %m1_1_load_49_read, i128 %zext_ln14_142" [gemm.c:14]   --->   Operation 1316 'lshr' 'lshr_ln14_100' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln14_132 = trunc i128 %lshr_ln14_100" [gemm.c:14]   --->   Operation 1317 'trunc' 'trunc_ln14_132' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1318 [1/1] (0.00ns)   --->   "%bitcast_ln14_148 = bitcast i64 %trunc_ln14_132" [gemm.c:14]   --->   Operation 1318 'bitcast' 'bitcast_ln14_148' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1319 [1/1] (0.84ns)   --->   "%tmp_65 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_147, i64 %bitcast_ln14_148, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1319 'mux' 'tmp_65' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln14_143 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1320 'zext' 'zext_ln14_143' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1321 [1/1] (2.37ns)   --->   "%lshr_ln14_101 = lshr i128 %m1_0_load_50_read, i128 %zext_ln14_143" [gemm.c:14]   --->   Operation 1321 'lshr' 'lshr_ln14_101' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln14_133 = trunc i128 %lshr_ln14_101" [gemm.c:14]   --->   Operation 1322 'trunc' 'trunc_ln14_133' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1323 [1/1] (0.00ns)   --->   "%bitcast_ln14_150 = bitcast i64 %trunc_ln14_133" [gemm.c:14]   --->   Operation 1323 'bitcast' 'bitcast_ln14_150' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln14_144 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1324 'zext' 'zext_ln14_144' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1325 [1/1] (2.37ns)   --->   "%lshr_ln14_102 = lshr i128 %m1_1_load_50_read, i128 %zext_ln14_144" [gemm.c:14]   --->   Operation 1325 'lshr' 'lshr_ln14_102' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln14_134 = trunc i128 %lshr_ln14_102" [gemm.c:14]   --->   Operation 1326 'trunc' 'trunc_ln14_134' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln14_151 = bitcast i64 %trunc_ln14_134" [gemm.c:14]   --->   Operation 1327 'bitcast' 'bitcast_ln14_151' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1328 [1/1] (0.84ns)   --->   "%tmp_67 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_150, i64 %bitcast_ln14_151, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1328 'mux' 'tmp_67' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln14_145 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1329 'zext' 'zext_ln14_145' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1330 [1/1] (2.37ns)   --->   "%lshr_ln14_103 = lshr i128 %m1_0_load_51_read, i128 %zext_ln14_145" [gemm.c:14]   --->   Operation 1330 'lshr' 'lshr_ln14_103' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln14_135 = trunc i128 %lshr_ln14_103" [gemm.c:14]   --->   Operation 1331 'trunc' 'trunc_ln14_135' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1332 [1/1] (0.00ns)   --->   "%bitcast_ln14_153 = bitcast i64 %trunc_ln14_135" [gemm.c:14]   --->   Operation 1332 'bitcast' 'bitcast_ln14_153' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln14_146 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1333 'zext' 'zext_ln14_146' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1334 [1/1] (2.37ns)   --->   "%lshr_ln14_104 = lshr i128 %m1_1_load_51_read, i128 %zext_ln14_146" [gemm.c:14]   --->   Operation 1334 'lshr' 'lshr_ln14_104' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1335 [1/1] (0.00ns)   --->   "%trunc_ln14_136 = trunc i128 %lshr_ln14_104" [gemm.c:14]   --->   Operation 1335 'trunc' 'trunc_ln14_136' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1336 [1/1] (0.00ns)   --->   "%bitcast_ln14_154 = bitcast i64 %trunc_ln14_136" [gemm.c:14]   --->   Operation 1336 'bitcast' 'bitcast_ln14_154' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1337 [1/1] (0.84ns)   --->   "%tmp_69 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_153, i64 %bitcast_ln14_154, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1337 'mux' 'tmp_69' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln14_147 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1338 'zext' 'zext_ln14_147' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1339 [1/1] (2.37ns)   --->   "%lshr_ln14_105 = lshr i128 %m1_0_load_52_read, i128 %zext_ln14_147" [gemm.c:14]   --->   Operation 1339 'lshr' 'lshr_ln14_105' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln14_137 = trunc i128 %lshr_ln14_105" [gemm.c:14]   --->   Operation 1340 'trunc' 'trunc_ln14_137' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1341 [1/1] (0.00ns)   --->   "%bitcast_ln14_156 = bitcast i64 %trunc_ln14_137" [gemm.c:14]   --->   Operation 1341 'bitcast' 'bitcast_ln14_156' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln14_148 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1342 'zext' 'zext_ln14_148' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1343 [1/1] (2.37ns)   --->   "%lshr_ln14_106 = lshr i128 %m1_1_load_52_read, i128 %zext_ln14_148" [gemm.c:14]   --->   Operation 1343 'lshr' 'lshr_ln14_106' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln14_138 = trunc i128 %lshr_ln14_106" [gemm.c:14]   --->   Operation 1344 'trunc' 'trunc_ln14_138' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1345 [1/1] (0.00ns)   --->   "%bitcast_ln14_157 = bitcast i64 %trunc_ln14_138" [gemm.c:14]   --->   Operation 1345 'bitcast' 'bitcast_ln14_157' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1346 [1/1] (0.84ns)   --->   "%tmp_71 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_156, i64 %bitcast_ln14_157, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1346 'mux' 'tmp_71' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln14_149 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1347 'zext' 'zext_ln14_149' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 1348 [1/1] (2.37ns)   --->   "%lshr_ln14_107 = lshr i128 %m1_0_load_53_read, i128 %zext_ln14_149" [gemm.c:14]   --->   Operation 1348 'lshr' 'lshr_ln14_107' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln14_139 = trunc i128 %lshr_ln14_107" [gemm.c:14]   --->   Operation 1349 'trunc' 'trunc_ln14_139' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.50>
ST_13 : Operation 1350 [5/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult_1" [gemm.c:15]   --->   Operation 1350 'dadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1351 [1/5] (6.50ns)   --->   "%mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1351 'dmul' 'mult_12' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1352 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_12, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1352 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1353 [1/5] (6.50ns)   --->   "%mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1353 'dmul' 'mult_13' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1354 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_13, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1354 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1355 [2/5] (6.50ns)   --->   "%mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1355 'dmul' 'mult_14' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1356 [2/5] (6.50ns)   --->   "%mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1356 'dmul' 'mult_15' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1357 [3/5] (6.50ns)   --->   "%mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1357 'dmul' 'mult_16' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1358 [3/5] (6.50ns)   --->   "%mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1358 'dmul' 'mult_17' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1359 [4/5] (6.50ns)   --->   "%mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1359 'dmul' 'mult_18' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1360 [4/5] (6.50ns)   --->   "%mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1360 'dmul' 'mult_19' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1361 [1/1] (0.00ns)   --->   "%bitcast_ln14_62 = bitcast i64 %tmp_25" [gemm.c:14]   --->   Operation 1361 'bitcast' 'bitcast_ln14_62' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1362 [5/5] (6.50ns)   --->   "%mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1362 'dmul' 'mult_20' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1363 [1/1] (0.00ns)   --->   "%bitcast_ln14_65 = bitcast i64 %tmp_27" [gemm.c:14]   --->   Operation 1363 'bitcast' 'bitcast_ln14_65' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1364 [5/5] (6.50ns)   --->   "%mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65" [gemm.c:14]   --->   Operation 1364 'dmul' 'mult_21' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1365 [1/2] (2.26ns)   --->   "%m2_0_load_22 = load i10 %m2_0_addr_22" [gemm.c:14]   --->   Operation 1365 'load' 'm2_0_load_22' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_13 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_22, i32 64, i32 127" [gemm.c:14]   --->   Operation 1366 'partselect' 'tmp_29' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1367 [1/2] (2.26ns)   --->   "%m2_0_load_23 = load i10 %m2_0_addr_23" [gemm.c:14]   --->   Operation 1367 'load' 'm2_0_load_23' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_13 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_23, i32 64, i32 127" [gemm.c:14]   --->   Operation 1368 'partselect' 'tmp_31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1369 [1/1] (0.00ns)   --->   "%m2_0_addr_24 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_82" [gemm.c:14]   --->   Operation 1369 'getelementptr' 'm2_0_addr_24' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1370 [2/2] (2.26ns)   --->   "%m2_0_load_24 = load i10 %m2_0_addr_24" [gemm.c:14]   --->   Operation 1370 'load' 'm2_0_load_24' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_13 : Operation 1371 [1/1] (0.00ns)   --->   "%m2_0_addr_25 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_85" [gemm.c:14]   --->   Operation 1371 'getelementptr' 'm2_0_addr_25' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1372 [2/2] (2.26ns)   --->   "%m2_0_load_25 = load i10 %m2_0_addr_25" [gemm.c:14]   --->   Operation 1372 'load' 'm2_0_load_25' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_13 : Operation 1373 [1/5] (6.50ns)   --->   "%mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98" [gemm.c:14]   --->   Operation 1373 'dmul' 'mult_32' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1374 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_32, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1374 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1375 [2/5] (6.50ns)   --->   "%mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101" [gemm.c:14]   --->   Operation 1375 'dmul' 'mult_33' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1376 [2/5] (6.50ns)   --->   "%mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104" [gemm.c:14]   --->   Operation 1376 'dmul' 'mult_34' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1377 [3/5] (6.50ns)   --->   "%mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107" [gemm.c:14]   --->   Operation 1377 'dmul' 'mult_35' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1378 [3/5] (6.50ns)   --->   "%mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110" [gemm.c:14]   --->   Operation 1378 'dmul' 'mult_36' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1379 [4/5] (6.50ns)   --->   "%mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113" [gemm.c:14]   --->   Operation 1379 'dmul' 'mult_37' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1380 [4/5] (6.50ns)   --->   "%mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116" [gemm.c:14]   --->   Operation 1380 'dmul' 'mult_38' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1381 [1/1] (0.00ns)   --->   "%bitcast_ln14_119 = bitcast i64 %trunc_ln14_104" [gemm.c:14]   --->   Operation 1381 'bitcast' 'bitcast_ln14_119' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1382 [5/5] (6.50ns)   --->   "%mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119" [gemm.c:14]   --->   Operation 1382 'dmul' 'mult_39' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1383 [1/1] (0.00ns)   --->   "%bitcast_ln14_122 = bitcast i64 %trunc_ln14_107" [gemm.c:14]   --->   Operation 1383 'bitcast' 'bitcast_ln14_122' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1384 [5/5] (6.50ns)   --->   "%mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122" [gemm.c:14]   --->   Operation 1384 'dmul' 'mult_40' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1385 [1/1] (0.00ns)   --->   "%bitcast_ln14_159 = bitcast i64 %trunc_ln14_139" [gemm.c:14]   --->   Operation 1385 'bitcast' 'bitcast_ln14_159' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln14_150 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1386 'zext' 'zext_ln14_150' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1387 [1/1] (2.37ns)   --->   "%lshr_ln14_108 = lshr i128 %m1_1_load_53_read, i128 %zext_ln14_150" [gemm.c:14]   --->   Operation 1387 'lshr' 'lshr_ln14_108' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln14_140 = trunc i128 %lshr_ln14_108" [gemm.c:14]   --->   Operation 1388 'trunc' 'trunc_ln14_140' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1389 [1/1] (0.00ns)   --->   "%bitcast_ln14_160 = bitcast i64 %trunc_ln14_140" [gemm.c:14]   --->   Operation 1389 'bitcast' 'bitcast_ln14_160' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1390 [1/1] (0.84ns)   --->   "%tmp_73 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_159, i64 %bitcast_ln14_160, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1390 'mux' 'tmp_73' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln14_151 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1391 'zext' 'zext_ln14_151' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1392 [1/1] (2.37ns)   --->   "%lshr_ln14_109 = lshr i128 %m1_0_load_54_read, i128 %zext_ln14_151" [gemm.c:14]   --->   Operation 1392 'lshr' 'lshr_ln14_109' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln14_141 = trunc i128 %lshr_ln14_109" [gemm.c:14]   --->   Operation 1393 'trunc' 'trunc_ln14_141' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1394 [1/1] (0.00ns)   --->   "%bitcast_ln14_162 = bitcast i64 %trunc_ln14_141" [gemm.c:14]   --->   Operation 1394 'bitcast' 'bitcast_ln14_162' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln14_152 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1395 'zext' 'zext_ln14_152' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1396 [1/1] (2.37ns)   --->   "%lshr_ln14_110 = lshr i128 %m1_1_load_54_read, i128 %zext_ln14_152" [gemm.c:14]   --->   Operation 1396 'lshr' 'lshr_ln14_110' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1397 [1/1] (0.00ns)   --->   "%trunc_ln14_142 = trunc i128 %lshr_ln14_110" [gemm.c:14]   --->   Operation 1397 'trunc' 'trunc_ln14_142' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1398 [1/1] (0.00ns)   --->   "%bitcast_ln14_163 = bitcast i64 %trunc_ln14_142" [gemm.c:14]   --->   Operation 1398 'bitcast' 'bitcast_ln14_163' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1399 [1/1] (0.84ns)   --->   "%tmp_75 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_162, i64 %bitcast_ln14_163, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1399 'mux' 'tmp_75' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln14_153 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1400 'zext' 'zext_ln14_153' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1401 [1/1] (2.37ns)   --->   "%lshr_ln14_111 = lshr i128 %m1_0_load_55_read, i128 %zext_ln14_153" [gemm.c:14]   --->   Operation 1401 'lshr' 'lshr_ln14_111' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln14_143 = trunc i128 %lshr_ln14_111" [gemm.c:14]   --->   Operation 1402 'trunc' 'trunc_ln14_143' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1403 [1/1] (0.00ns)   --->   "%bitcast_ln14_165 = bitcast i64 %trunc_ln14_143" [gemm.c:14]   --->   Operation 1403 'bitcast' 'bitcast_ln14_165' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln14_154 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1404 'zext' 'zext_ln14_154' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1405 [1/1] (2.37ns)   --->   "%lshr_ln14_112 = lshr i128 %m1_1_load_55_read, i128 %zext_ln14_154" [gemm.c:14]   --->   Operation 1405 'lshr' 'lshr_ln14_112' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln14_144 = trunc i128 %lshr_ln14_112" [gemm.c:14]   --->   Operation 1406 'trunc' 'trunc_ln14_144' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1407 [1/1] (0.00ns)   --->   "%bitcast_ln14_166 = bitcast i64 %trunc_ln14_144" [gemm.c:14]   --->   Operation 1407 'bitcast' 'bitcast_ln14_166' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1408 [1/1] (0.84ns)   --->   "%tmp_77 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_165, i64 %bitcast_ln14_166, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1408 'mux' 'tmp_77' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln14_155 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1409 'zext' 'zext_ln14_155' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1410 [1/1] (2.37ns)   --->   "%lshr_ln14_113 = lshr i128 %m1_0_load_56_read, i128 %zext_ln14_155" [gemm.c:14]   --->   Operation 1410 'lshr' 'lshr_ln14_113' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln14_145 = trunc i128 %lshr_ln14_113" [gemm.c:14]   --->   Operation 1411 'trunc' 'trunc_ln14_145' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln14_168 = bitcast i64 %trunc_ln14_145" [gemm.c:14]   --->   Operation 1412 'bitcast' 'bitcast_ln14_168' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln14_156 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1413 'zext' 'zext_ln14_156' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1414 [1/1] (2.37ns)   --->   "%lshr_ln14_114 = lshr i128 %m1_1_load_56_read, i128 %zext_ln14_156" [gemm.c:14]   --->   Operation 1414 'lshr' 'lshr_ln14_114' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln14_146 = trunc i128 %lshr_ln14_114" [gemm.c:14]   --->   Operation 1415 'trunc' 'trunc_ln14_146' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1416 [1/1] (0.00ns)   --->   "%bitcast_ln14_169 = bitcast i64 %trunc_ln14_146" [gemm.c:14]   --->   Operation 1416 'bitcast' 'bitcast_ln14_169' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1417 [1/1] (0.84ns)   --->   "%tmp_79 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_168, i64 %bitcast_ln14_169, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1417 'mux' 'tmp_79' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln14_157 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1418 'zext' 'zext_ln14_157' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1419 [1/1] (2.37ns)   --->   "%lshr_ln14_115 = lshr i128 %m1_0_load_57_read, i128 %zext_ln14_157" [gemm.c:14]   --->   Operation 1419 'lshr' 'lshr_ln14_115' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1420 [1/1] (0.00ns)   --->   "%trunc_ln14_147 = trunc i128 %lshr_ln14_115" [gemm.c:14]   --->   Operation 1420 'trunc' 'trunc_ln14_147' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1421 [1/1] (0.00ns)   --->   "%bitcast_ln14_171 = bitcast i64 %trunc_ln14_147" [gemm.c:14]   --->   Operation 1421 'bitcast' 'bitcast_ln14_171' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln14_158 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1422 'zext' 'zext_ln14_158' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1423 [1/1] (2.37ns)   --->   "%lshr_ln14_116 = lshr i128 %m1_1_load_57_read, i128 %zext_ln14_158" [gemm.c:14]   --->   Operation 1423 'lshr' 'lshr_ln14_116' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln14_148 = trunc i128 %lshr_ln14_116" [gemm.c:14]   --->   Operation 1424 'trunc' 'trunc_ln14_148' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1425 [1/1] (0.00ns)   --->   "%bitcast_ln14_172 = bitcast i64 %trunc_ln14_148" [gemm.c:14]   --->   Operation 1425 'bitcast' 'bitcast_ln14_172' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 1426 [1/1] (0.84ns)   --->   "%tmp_81 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_171, i64 %bitcast_ln14_172, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1426 'mux' 'tmp_81' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 1427 [4/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult_1" [gemm.c:15]   --->   Operation 1427 'dadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1428 [1/5] (6.50ns)   --->   "%mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1428 'dmul' 'mult_14' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1429 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_14, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1429 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1430 [1/5] (6.50ns)   --->   "%mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1430 'dmul' 'mult_15' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1431 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_15, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1431 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1432 [2/5] (6.50ns)   --->   "%mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1432 'dmul' 'mult_16' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1433 [2/5] (6.50ns)   --->   "%mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1433 'dmul' 'mult_17' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1434 [3/5] (6.50ns)   --->   "%mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1434 'dmul' 'mult_18' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1435 [3/5] (6.50ns)   --->   "%mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1435 'dmul' 'mult_19' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1436 [4/5] (6.50ns)   --->   "%mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1436 'dmul' 'mult_20' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1437 [4/5] (6.50ns)   --->   "%mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65" [gemm.c:14]   --->   Operation 1437 'dmul' 'mult_21' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1438 [1/1] (0.00ns)   --->   "%bitcast_ln14_68 = bitcast i64 %tmp_29" [gemm.c:14]   --->   Operation 1438 'bitcast' 'bitcast_ln14_68' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1439 [5/5] (6.50ns)   --->   "%mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68" [gemm.c:14]   --->   Operation 1439 'dmul' 'mult_22' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1440 [1/1] (0.00ns)   --->   "%bitcast_ln14_71 = bitcast i64 %tmp_31" [gemm.c:14]   --->   Operation 1440 'bitcast' 'bitcast_ln14_71' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1441 [5/5] (6.50ns)   --->   "%mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71" [gemm.c:14]   --->   Operation 1441 'dmul' 'mult_23' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1442 [1/2] (2.26ns)   --->   "%m2_0_load_24 = load i10 %m2_0_addr_24" [gemm.c:14]   --->   Operation 1442 'load' 'm2_0_load_24' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_24, i32 64, i32 127" [gemm.c:14]   --->   Operation 1443 'partselect' 'tmp_33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1444 [1/2] (2.26ns)   --->   "%m2_0_load_25 = load i10 %m2_0_addr_25" [gemm.c:14]   --->   Operation 1444 'load' 'm2_0_load_25' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_25, i32 64, i32 127" [gemm.c:14]   --->   Operation 1445 'partselect' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1446 [1/1] (0.00ns)   --->   "%m2_0_addr_26 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_88" [gemm.c:14]   --->   Operation 1446 'getelementptr' 'm2_0_addr_26' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1447 [2/2] (2.26ns)   --->   "%m2_0_load_26 = load i10 %m2_0_addr_26" [gemm.c:14]   --->   Operation 1447 'load' 'm2_0_load_26' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 1448 [1/1] (0.00ns)   --->   "%m2_0_addr_27 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_91" [gemm.c:14]   --->   Operation 1448 'getelementptr' 'm2_0_addr_27' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1449 [2/2] (2.26ns)   --->   "%m2_0_load_27 = load i10 %m2_0_addr_27" [gemm.c:14]   --->   Operation 1449 'load' 'm2_0_load_27' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 1450 [1/5] (6.50ns)   --->   "%mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101" [gemm.c:14]   --->   Operation 1450 'dmul' 'mult_33' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1451 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_33, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1451 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1452 [1/5] (6.50ns)   --->   "%mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104" [gemm.c:14]   --->   Operation 1452 'dmul' 'mult_34' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1453 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_34, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1453 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1454 [2/5] (6.50ns)   --->   "%mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107" [gemm.c:14]   --->   Operation 1454 'dmul' 'mult_35' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1455 [2/5] (6.50ns)   --->   "%mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110" [gemm.c:14]   --->   Operation 1455 'dmul' 'mult_36' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1456 [3/5] (6.50ns)   --->   "%mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113" [gemm.c:14]   --->   Operation 1456 'dmul' 'mult_37' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1457 [3/5] (6.50ns)   --->   "%mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116" [gemm.c:14]   --->   Operation 1457 'dmul' 'mult_38' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1458 [4/5] (6.50ns)   --->   "%mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119" [gemm.c:14]   --->   Operation 1458 'dmul' 'mult_39' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1459 [4/5] (6.50ns)   --->   "%mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122" [gemm.c:14]   --->   Operation 1459 'dmul' 'mult_40' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1460 [1/1] (0.00ns)   --->   "%bitcast_ln14_125 = bitcast i64 %trunc_ln14_110" [gemm.c:14]   --->   Operation 1460 'bitcast' 'bitcast_ln14_125' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1461 [5/5] (6.50ns)   --->   "%mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125" [gemm.c:14]   --->   Operation 1461 'dmul' 'mult_41' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1462 [1/1] (0.00ns)   --->   "%bitcast_ln14_128 = bitcast i64 %trunc_ln14_113" [gemm.c:14]   --->   Operation 1462 'bitcast' 'bitcast_ln14_128' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1463 [5/5] (6.50ns)   --->   "%mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128" [gemm.c:14]   --->   Operation 1463 'dmul' 'mult_42' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln14_159 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1464 'zext' 'zext_ln14_159' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1465 [1/1] (2.37ns)   --->   "%lshr_ln14_117 = lshr i128 %m1_0_load_58_read, i128 %zext_ln14_159" [gemm.c:14]   --->   Operation 1465 'lshr' 'lshr_ln14_117' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln14_149 = trunc i128 %lshr_ln14_117" [gemm.c:14]   --->   Operation 1466 'trunc' 'trunc_ln14_149' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1467 [1/1] (0.00ns)   --->   "%bitcast_ln14_174 = bitcast i64 %trunc_ln14_149" [gemm.c:14]   --->   Operation 1467 'bitcast' 'bitcast_ln14_174' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln14_160 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1468 'zext' 'zext_ln14_160' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1469 [1/1] (2.37ns)   --->   "%lshr_ln14_118 = lshr i128 %m1_1_load_58_read, i128 %zext_ln14_160" [gemm.c:14]   --->   Operation 1469 'lshr' 'lshr_ln14_118' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln14_150 = trunc i128 %lshr_ln14_118" [gemm.c:14]   --->   Operation 1470 'trunc' 'trunc_ln14_150' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1471 [1/1] (0.00ns)   --->   "%bitcast_ln14_175 = bitcast i64 %trunc_ln14_150" [gemm.c:14]   --->   Operation 1471 'bitcast' 'bitcast_ln14_175' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1472 [1/1] (0.84ns)   --->   "%tmp_83 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_174, i64 %bitcast_ln14_175, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1472 'mux' 'tmp_83' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln14_161 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1473 'zext' 'zext_ln14_161' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1474 [1/1] (2.37ns)   --->   "%lshr_ln14_119 = lshr i128 %m1_0_load_59_read, i128 %zext_ln14_161" [gemm.c:14]   --->   Operation 1474 'lshr' 'lshr_ln14_119' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln14_151 = trunc i128 %lshr_ln14_119" [gemm.c:14]   --->   Operation 1475 'trunc' 'trunc_ln14_151' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1476 [1/1] (0.00ns)   --->   "%bitcast_ln14_177 = bitcast i64 %trunc_ln14_151" [gemm.c:14]   --->   Operation 1476 'bitcast' 'bitcast_ln14_177' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln14_162 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1477 'zext' 'zext_ln14_162' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1478 [1/1] (2.37ns)   --->   "%lshr_ln14_120 = lshr i128 %m1_1_load_59_read, i128 %zext_ln14_162" [gemm.c:14]   --->   Operation 1478 'lshr' 'lshr_ln14_120' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln14_152 = trunc i128 %lshr_ln14_120" [gemm.c:14]   --->   Operation 1479 'trunc' 'trunc_ln14_152' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1480 [1/1] (0.00ns)   --->   "%bitcast_ln14_178 = bitcast i64 %trunc_ln14_152" [gemm.c:14]   --->   Operation 1480 'bitcast' 'bitcast_ln14_178' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1481 [1/1] (0.84ns)   --->   "%tmp_85 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_177, i64 %bitcast_ln14_178, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1481 'mux' 'tmp_85' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln14_163 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1482 'zext' 'zext_ln14_163' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1483 [1/1] (2.37ns)   --->   "%lshr_ln14_121 = lshr i128 %m1_0_load_60_read, i128 %zext_ln14_163" [gemm.c:14]   --->   Operation 1483 'lshr' 'lshr_ln14_121' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln14_153 = trunc i128 %lshr_ln14_121" [gemm.c:14]   --->   Operation 1484 'trunc' 'trunc_ln14_153' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1485 [1/1] (0.00ns)   --->   "%bitcast_ln14_180 = bitcast i64 %trunc_ln14_153" [gemm.c:14]   --->   Operation 1485 'bitcast' 'bitcast_ln14_180' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln14_164 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1486 'zext' 'zext_ln14_164' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1487 [1/1] (2.37ns)   --->   "%lshr_ln14_122 = lshr i128 %m1_1_load_60_read, i128 %zext_ln14_164" [gemm.c:14]   --->   Operation 1487 'lshr' 'lshr_ln14_122' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln14_154 = trunc i128 %lshr_ln14_122" [gemm.c:14]   --->   Operation 1488 'trunc' 'trunc_ln14_154' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1489 [1/1] (0.00ns)   --->   "%bitcast_ln14_181 = bitcast i64 %trunc_ln14_154" [gemm.c:14]   --->   Operation 1489 'bitcast' 'bitcast_ln14_181' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1490 [1/1] (0.84ns)   --->   "%tmp_87 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_180, i64 %bitcast_ln14_181, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1490 'mux' 'tmp_87' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln14_165 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1491 'zext' 'zext_ln14_165' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1492 [1/1] (2.37ns)   --->   "%lshr_ln14_123 = lshr i128 %m1_0_load_61_read, i128 %zext_ln14_165" [gemm.c:14]   --->   Operation 1492 'lshr' 'lshr_ln14_123' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1493 [1/1] (0.00ns)   --->   "%trunc_ln14_155 = trunc i128 %lshr_ln14_123" [gemm.c:14]   --->   Operation 1493 'trunc' 'trunc_ln14_155' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1494 [1/1] (0.00ns)   --->   "%bitcast_ln14_183 = bitcast i64 %trunc_ln14_155" [gemm.c:14]   --->   Operation 1494 'bitcast' 'bitcast_ln14_183' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln14_166 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1495 'zext' 'zext_ln14_166' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1496 [1/1] (2.37ns)   --->   "%lshr_ln14_124 = lshr i128 %m1_1_load_61_read, i128 %zext_ln14_166" [gemm.c:14]   --->   Operation 1496 'lshr' 'lshr_ln14_124' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln14_156 = trunc i128 %lshr_ln14_124" [gemm.c:14]   --->   Operation 1497 'trunc' 'trunc_ln14_156' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1498 [1/1] (0.00ns)   --->   "%bitcast_ln14_184 = bitcast i64 %trunc_ln14_156" [gemm.c:14]   --->   Operation 1498 'bitcast' 'bitcast_ln14_184' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1499 [1/1] (0.84ns)   --->   "%tmp_89 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_183, i64 %bitcast_ln14_184, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1499 'mux' 'tmp_89' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln14_167 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1500 'zext' 'zext_ln14_167' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 1501 [1/1] (2.37ns)   --->   "%lshr_ln14_125 = lshr i128 %m1_0_load_62_read, i128 %zext_ln14_167" [gemm.c:14]   --->   Operation 1501 'lshr' 'lshr_ln14_125' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln14_157 = trunc i128 %lshr_ln14_125" [gemm.c:14]   --->   Operation 1502 'trunc' 'trunc_ln14_157' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.50>
ST_15 : Operation 1503 [3/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult_1" [gemm.c:15]   --->   Operation 1503 'dadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1504 [1/5] (6.50ns)   --->   "%mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1504 'dmul' 'mult_16' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1505 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_16, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1505 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1506 [1/5] (6.50ns)   --->   "%mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1506 'dmul' 'mult_17' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1507 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_17, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1507 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1508 [2/5] (6.50ns)   --->   "%mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1508 'dmul' 'mult_18' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1509 [2/5] (6.50ns)   --->   "%mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1509 'dmul' 'mult_19' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1510 [3/5] (6.50ns)   --->   "%mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1510 'dmul' 'mult_20' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1511 [3/5] (6.50ns)   --->   "%mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65" [gemm.c:14]   --->   Operation 1511 'dmul' 'mult_21' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1512 [4/5] (6.50ns)   --->   "%mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68" [gemm.c:14]   --->   Operation 1512 'dmul' 'mult_22' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1513 [4/5] (6.50ns)   --->   "%mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71" [gemm.c:14]   --->   Operation 1513 'dmul' 'mult_23' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1514 [1/1] (0.00ns)   --->   "%bitcast_ln14_74 = bitcast i64 %tmp_33" [gemm.c:14]   --->   Operation 1514 'bitcast' 'bitcast_ln14_74' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1515 [5/5] (6.50ns)   --->   "%mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74" [gemm.c:14]   --->   Operation 1515 'dmul' 'mult_24' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1516 [1/1] (0.00ns)   --->   "%bitcast_ln14_77 = bitcast i64 %tmp" [gemm.c:14]   --->   Operation 1516 'bitcast' 'bitcast_ln14_77' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1517 [5/5] (6.50ns)   --->   "%mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77" [gemm.c:14]   --->   Operation 1517 'dmul' 'mult_25' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1518 [1/2] (2.26ns)   --->   "%m2_0_load_26 = load i10 %m2_0_addr_26" [gemm.c:14]   --->   Operation 1518 'load' 'm2_0_load_26' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_26, i32 64, i32 127" [gemm.c:14]   --->   Operation 1519 'partselect' 'tmp_36' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1520 [1/2] (2.26ns)   --->   "%m2_0_load_27 = load i10 %m2_0_addr_27" [gemm.c:14]   --->   Operation 1520 'load' 'm2_0_load_27' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_27, i32 64, i32 127" [gemm.c:14]   --->   Operation 1521 'partselect' 'tmp_38' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1522 [1/1] (0.00ns)   --->   "%m2_0_addr_28 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_94" [gemm.c:14]   --->   Operation 1522 'getelementptr' 'm2_0_addr_28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1523 [2/2] (2.26ns)   --->   "%m2_0_load_28 = load i10 %m2_0_addr_28" [gemm.c:14]   --->   Operation 1523 'load' 'm2_0_load_28' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 1524 [1/1] (0.00ns)   --->   "%m2_0_addr_29 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_97" [gemm.c:14]   --->   Operation 1524 'getelementptr' 'm2_0_addr_29' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1525 [2/2] (2.26ns)   --->   "%m2_0_load_29 = load i10 %m2_0_addr_29" [gemm.c:14]   --->   Operation 1525 'load' 'm2_0_load_29' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 1526 [1/1] (0.00ns)   --->   "%and_ln14_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_46, i6 0" [gemm.c:14]   --->   Operation 1526 'bitconcatenate' 'and_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1527 [1/5] (6.50ns)   --->   "%mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107" [gemm.c:14]   --->   Operation 1527 'dmul' 'mult_35' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1528 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_35, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1528 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1529 [1/5] (6.50ns)   --->   "%mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110" [gemm.c:14]   --->   Operation 1529 'dmul' 'mult_36' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1530 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_36, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1530 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1531 [2/5] (6.50ns)   --->   "%mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113" [gemm.c:14]   --->   Operation 1531 'dmul' 'mult_37' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1532 [2/5] (6.50ns)   --->   "%mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116" [gemm.c:14]   --->   Operation 1532 'dmul' 'mult_38' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1533 [3/5] (6.50ns)   --->   "%mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119" [gemm.c:14]   --->   Operation 1533 'dmul' 'mult_39' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1534 [3/5] (6.50ns)   --->   "%mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122" [gemm.c:14]   --->   Operation 1534 'dmul' 'mult_40' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1535 [4/5] (6.50ns)   --->   "%mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125" [gemm.c:14]   --->   Operation 1535 'dmul' 'mult_41' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1536 [4/5] (6.50ns)   --->   "%mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128" [gemm.c:14]   --->   Operation 1536 'dmul' 'mult_42' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1537 [1/1] (0.00ns)   --->   "%bitcast_ln14_131 = bitcast i64 %trunc_ln14_116" [gemm.c:14]   --->   Operation 1537 'bitcast' 'bitcast_ln14_131' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1538 [5/5] (6.50ns)   --->   "%mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131" [gemm.c:14]   --->   Operation 1538 'dmul' 'mult_43' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1539 [1/1] (0.00ns)   --->   "%bitcast_ln14_134 = bitcast i64 %trunc_ln14_119" [gemm.c:14]   --->   Operation 1539 'bitcast' 'bitcast_ln14_134' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1540 [5/5] (6.50ns)   --->   "%mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134" [gemm.c:14]   --->   Operation 1540 'dmul' 'mult_44' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1541 [1/1] (0.00ns)   --->   "%bitcast_ln14_186 = bitcast i64 %trunc_ln14_157" [gemm.c:14]   --->   Operation 1541 'bitcast' 'bitcast_ln14_186' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln14_168 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1542 'zext' 'zext_ln14_168' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1543 [1/1] (2.37ns)   --->   "%lshr_ln14_126 = lshr i128 %m1_1_load_62_read, i128 %zext_ln14_168" [gemm.c:14]   --->   Operation 1543 'lshr' 'lshr_ln14_126' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln14_158 = trunc i128 %lshr_ln14_126" [gemm.c:14]   --->   Operation 1544 'trunc' 'trunc_ln14_158' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1545 [1/1] (0.00ns)   --->   "%bitcast_ln14_187 = bitcast i64 %trunc_ln14_158" [gemm.c:14]   --->   Operation 1545 'bitcast' 'bitcast_ln14_187' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1546 [1/1] (0.84ns)   --->   "%tmp_91 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_186, i64 %bitcast_ln14_187, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1546 'mux' 'tmp_91' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln14_169 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1547 'zext' 'zext_ln14_169' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1548 [1/1] (2.37ns)   --->   "%lshr_ln14_127 = lshr i128 %m1_0_load_63_read, i128 %zext_ln14_169" [gemm.c:14]   --->   Operation 1548 'lshr' 'lshr_ln14_127' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln14_159 = trunc i128 %lshr_ln14_127" [gemm.c:14]   --->   Operation 1549 'trunc' 'trunc_ln14_159' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1550 [1/1] (0.00ns)   --->   "%bitcast_ln14_189 = bitcast i64 %trunc_ln14_159" [gemm.c:14]   --->   Operation 1550 'bitcast' 'bitcast_ln14_189' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln14_170 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1551 'zext' 'zext_ln14_170' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1552 [1/1] (2.37ns)   --->   "%lshr_ln14_128 = lshr i128 %m1_1_load_63_read, i128 %zext_ln14_170" [gemm.c:14]   --->   Operation 1552 'lshr' 'lshr_ln14_128' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln14_160 = trunc i128 %lshr_ln14_128" [gemm.c:14]   --->   Operation 1553 'trunc' 'trunc_ln14_160' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1554 [1/1] (0.00ns)   --->   "%bitcast_ln14_190 = bitcast i64 %trunc_ln14_160" [gemm.c:14]   --->   Operation 1554 'bitcast' 'bitcast_ln14_190' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1555 [1/1] (0.84ns)   --->   "%tmp_93 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_189, i64 %bitcast_ln14_190, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1555 'mux' 'tmp_93' <Predicate = (!icmp_ln9)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln14_171 = zext i7 %and_ln14_6" [gemm.c:14]   --->   Operation 1556 'zext' 'zext_ln14_171' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 1557 [1/1] (2.37ns)   --->   "%lshr_ln14_129 = lshr i128 %m2_1_load_18, i128 %zext_ln14_171" [gemm.c:14]   --->   Operation 1557 'lshr' 'lshr_ln14_129' <Predicate = (!icmp_ln9)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1558 [1/1] (0.00ns)   --->   "%trunc_ln14_161 = trunc i128 %lshr_ln14_129" [gemm.c:14]   --->   Operation 1558 'trunc' 'trunc_ln14_161' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.50>
ST_16 : Operation 1559 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 1559 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1560 [1/1] (1.27ns)   --->   "%add_ln9 = add i7 %j_1, i7 1" [gemm.c:9]   --->   Operation 1560 'add' 'add_ln9' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1561 [2/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult_1" [gemm.c:15]   --->   Operation 1561 'dadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1562 [1/5] (6.50ns)   --->   "%mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1562 'dmul' 'mult_18' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1563 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_18, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1563 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1564 [1/5] (6.50ns)   --->   "%mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1564 'dmul' 'mult_19' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1565 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_19, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1565 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1566 [2/5] (6.50ns)   --->   "%mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1566 'dmul' 'mult_20' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1567 [2/5] (6.50ns)   --->   "%mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65" [gemm.c:14]   --->   Operation 1567 'dmul' 'mult_21' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1568 [3/5] (6.50ns)   --->   "%mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68" [gemm.c:14]   --->   Operation 1568 'dmul' 'mult_22' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1569 [3/5] (6.50ns)   --->   "%mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71" [gemm.c:14]   --->   Operation 1569 'dmul' 'mult_23' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1570 [4/5] (6.50ns)   --->   "%mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74" [gemm.c:14]   --->   Operation 1570 'dmul' 'mult_24' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1571 [4/5] (6.50ns)   --->   "%mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77" [gemm.c:14]   --->   Operation 1571 'dmul' 'mult_25' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1572 [1/1] (0.00ns)   --->   "%bitcast_ln14_80 = bitcast i64 %tmp_36" [gemm.c:14]   --->   Operation 1572 'bitcast' 'bitcast_ln14_80' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1573 [5/5] (6.50ns)   --->   "%mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80" [gemm.c:14]   --->   Operation 1573 'dmul' 'mult_26' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1574 [1/1] (0.00ns)   --->   "%bitcast_ln14_83 = bitcast i64 %tmp_38" [gemm.c:14]   --->   Operation 1574 'bitcast' 'bitcast_ln14_83' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1575 [5/5] (6.50ns)   --->   "%mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83" [gemm.c:14]   --->   Operation 1575 'dmul' 'mult_27' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1576 [1/2] (2.26ns)   --->   "%m2_0_load_28 = load i10 %m2_0_addr_28" [gemm.c:14]   --->   Operation 1576 'load' 'm2_0_load_28' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_28, i32 64, i32 127" [gemm.c:14]   --->   Operation 1577 'partselect' 'tmp_40' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1578 [1/2] (2.26ns)   --->   "%m2_0_load_29 = load i10 %m2_0_addr_29" [gemm.c:14]   --->   Operation 1578 'load' 'm2_0_load_29' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_29, i32 64, i32 127" [gemm.c:14]   --->   Operation 1579 'partselect' 'tmp_42' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1580 [1/1] (0.00ns)   --->   "%m2_0_addr_30 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_101" [gemm.c:14]   --->   Operation 1580 'getelementptr' 'm2_0_addr_30' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1581 [2/2] (2.26ns)   --->   "%m2_0_load_30 = load i10 %m2_0_addr_30" [gemm.c:14]   --->   Operation 1581 'load' 'm2_0_load_30' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 1582 [1/1] (0.00ns)   --->   "%m2_0_addr_31 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_104" [gemm.c:14]   --->   Operation 1582 'getelementptr' 'm2_0_addr_31' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1583 [2/2] (2.26ns)   --->   "%m2_0_load_31 = load i10 %m2_0_addr_31" [gemm.c:14]   --->   Operation 1583 'load' 'm2_0_load_31' <Predicate = (!icmp_ln9)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 1584 [1/5] (6.50ns)   --->   "%mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113" [gemm.c:14]   --->   Operation 1584 'dmul' 'mult_37' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1585 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_37, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1585 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1586 [1/5] (6.50ns)   --->   "%mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116" [gemm.c:14]   --->   Operation 1586 'dmul' 'mult_38' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1587 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_38, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1587 'specfucore' 'specfucore_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1588 [2/5] (6.50ns)   --->   "%mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119" [gemm.c:14]   --->   Operation 1588 'dmul' 'mult_39' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1589 [2/5] (6.50ns)   --->   "%mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122" [gemm.c:14]   --->   Operation 1589 'dmul' 'mult_40' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1590 [3/5] (6.50ns)   --->   "%mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125" [gemm.c:14]   --->   Operation 1590 'dmul' 'mult_41' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1591 [3/5] (6.50ns)   --->   "%mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128" [gemm.c:14]   --->   Operation 1591 'dmul' 'mult_42' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1592 [4/5] (6.50ns)   --->   "%mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131" [gemm.c:14]   --->   Operation 1592 'dmul' 'mult_43' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1593 [4/5] (6.50ns)   --->   "%mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134" [gemm.c:14]   --->   Operation 1593 'dmul' 'mult_44' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1594 [1/1] (0.00ns)   --->   "%bitcast_ln14_137 = bitcast i64 %trunc_ln14_122" [gemm.c:14]   --->   Operation 1594 'bitcast' 'bitcast_ln14_137' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1595 [5/5] (6.50ns)   --->   "%mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137" [gemm.c:14]   --->   Operation 1595 'dmul' 'mult_45' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1596 [1/1] (0.00ns)   --->   "%bitcast_ln14_140 = bitcast i64 %trunc_ln14_125" [gemm.c:14]   --->   Operation 1596 'bitcast' 'bitcast_ln14_140' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1597 [5/5] (6.50ns)   --->   "%mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140" [gemm.c:14]   --->   Operation 1597 'dmul' 'mult_46' <Predicate = (!icmp_ln9)> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %j_1" [gemm.c:17]   --->   Operation 1598 'zext' 'zext_ln17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1599 [1/1] (1.33ns)   --->   "%add_ln17_2 = add i11 %zext_ln17, i11 %trunc_ln17_1_read" [gemm.c:17]   --->   Operation 1599 'add' 'add_ln17_2' <Predicate = (!icmp_ln9)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln17_2, i32 10" [gemm.c:17]   --->   Operation 1600 'bitselect' 'tmp_94' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 1601 [1/1] (0.84ns)   --->   "%store_ln9 = store i7 %add_ln9, i7 %j" [gemm.c:9]   --->   Operation 1601 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.84>
ST_16 : Operation 1602 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc" [gemm.c:9]   --->   Operation 1602 'br' 'br_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.50>
ST_17 : Operation 1603 [1/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum, i64 %mult_1" [gemm.c:15]   --->   Operation 1603 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1604 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_1, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1604 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1605 [1/5] (6.50ns)   --->   "%mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1605 'dmul' 'mult_20' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1606 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_20, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1606 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1607 [1/5] (6.50ns)   --->   "%mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65" [gemm.c:14]   --->   Operation 1607 'dmul' 'mult_21' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1608 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_21, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1608 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1609 [2/5] (6.50ns)   --->   "%mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68" [gemm.c:14]   --->   Operation 1609 'dmul' 'mult_22' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1610 [2/5] (6.50ns)   --->   "%mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71" [gemm.c:14]   --->   Operation 1610 'dmul' 'mult_23' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1611 [3/5] (6.50ns)   --->   "%mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74" [gemm.c:14]   --->   Operation 1611 'dmul' 'mult_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1612 [3/5] (6.50ns)   --->   "%mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77" [gemm.c:14]   --->   Operation 1612 'dmul' 'mult_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1613 [4/5] (6.50ns)   --->   "%mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80" [gemm.c:14]   --->   Operation 1613 'dmul' 'mult_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1614 [4/5] (6.50ns)   --->   "%mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83" [gemm.c:14]   --->   Operation 1614 'dmul' 'mult_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1615 [1/1] (0.00ns)   --->   "%bitcast_ln14_86 = bitcast i64 %tmp_40" [gemm.c:14]   --->   Operation 1615 'bitcast' 'bitcast_ln14_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1616 [5/5] (6.50ns)   --->   "%mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86" [gemm.c:14]   --->   Operation 1616 'dmul' 'mult_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1617 [1/1] (0.00ns)   --->   "%bitcast_ln14_89 = bitcast i64 %tmp_42" [gemm.c:14]   --->   Operation 1617 'bitcast' 'bitcast_ln14_89' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1618 [5/5] (6.50ns)   --->   "%mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89" [gemm.c:14]   --->   Operation 1618 'dmul' 'mult_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1619 [1/2] (2.26ns)   --->   "%m2_0_load_30 = load i10 %m2_0_addr_30" [gemm.c:14]   --->   Operation 1619 'load' 'm2_0_load_30' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_30, i32 64, i32 127" [gemm.c:14]   --->   Operation 1620 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1621 [1/2] (2.26ns)   --->   "%m2_0_load_31 = load i10 %m2_0_addr_31" [gemm.c:14]   --->   Operation 1621 'load' 'm2_0_load_31' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 1622 [1/5] (6.50ns)   --->   "%mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119" [gemm.c:14]   --->   Operation 1622 'dmul' 'mult_39' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1623 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_39, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1623 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1624 [1/5] (6.50ns)   --->   "%mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122" [gemm.c:14]   --->   Operation 1624 'dmul' 'mult_40' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1625 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_40, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1625 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1626 [2/5] (6.50ns)   --->   "%mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125" [gemm.c:14]   --->   Operation 1626 'dmul' 'mult_41' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1627 [2/5] (6.50ns)   --->   "%mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128" [gemm.c:14]   --->   Operation 1627 'dmul' 'mult_42' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1628 [3/5] (6.50ns)   --->   "%mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131" [gemm.c:14]   --->   Operation 1628 'dmul' 'mult_43' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1629 [3/5] (6.50ns)   --->   "%mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134" [gemm.c:14]   --->   Operation 1629 'dmul' 'mult_44' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1630 [4/5] (6.50ns)   --->   "%mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137" [gemm.c:14]   --->   Operation 1630 'dmul' 'mult_45' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1631 [4/5] (6.50ns)   --->   "%mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140" [gemm.c:14]   --->   Operation 1631 'dmul' 'mult_46' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1632 [1/1] (0.00ns)   --->   "%bitcast_ln14_143 = bitcast i64 %trunc_ln14_128" [gemm.c:14]   --->   Operation 1632 'bitcast' 'bitcast_ln14_143' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1633 [5/5] (6.50ns)   --->   "%mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143" [gemm.c:14]   --->   Operation 1633 'dmul' 'mult_47' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1634 [1/1] (0.00ns)   --->   "%bitcast_ln14_146 = bitcast i64 %tmp_64" [gemm.c:14]   --->   Operation 1634 'bitcast' 'bitcast_ln14_146' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1635 [5/5] (6.50ns)   --->   "%mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146" [gemm.c:14]   --->   Operation 1635 'dmul' 'mult_48' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.50>
ST_18 : Operation 1636 [5/5] (5.86ns)   --->   "%sum_2 = dadd i64 %sum_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1636 'dadd' 'sum_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1637 [1/5] (6.50ns)   --->   "%mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68" [gemm.c:14]   --->   Operation 1637 'dmul' 'mult_22' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1638 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_22, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1638 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1639 [1/5] (6.50ns)   --->   "%mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71" [gemm.c:14]   --->   Operation 1639 'dmul' 'mult_23' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1640 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_23, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1640 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1641 [2/5] (6.50ns)   --->   "%mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74" [gemm.c:14]   --->   Operation 1641 'dmul' 'mult_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1642 [2/5] (6.50ns)   --->   "%mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77" [gemm.c:14]   --->   Operation 1642 'dmul' 'mult_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1643 [3/5] (6.50ns)   --->   "%mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80" [gemm.c:14]   --->   Operation 1643 'dmul' 'mult_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1644 [3/5] (6.50ns)   --->   "%mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83" [gemm.c:14]   --->   Operation 1644 'dmul' 'mult_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1645 [4/5] (6.50ns)   --->   "%mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86" [gemm.c:14]   --->   Operation 1645 'dmul' 'mult_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1646 [4/5] (6.50ns)   --->   "%mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89" [gemm.c:14]   --->   Operation 1646 'dmul' 'mult_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1647 [1/1] (0.00ns)   --->   "%bitcast_ln14_92 = bitcast i64 %tmp_44" [gemm.c:14]   --->   Operation 1647 'bitcast' 'bitcast_ln14_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1648 [5/5] (6.50ns)   --->   "%mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92" [gemm.c:14]   --->   Operation 1648 'dmul' 'mult_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1649 [1/5] (6.50ns)   --->   "%mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125" [gemm.c:14]   --->   Operation 1649 'dmul' 'mult_41' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1650 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_41, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1650 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1651 [1/5] (6.50ns)   --->   "%mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128" [gemm.c:14]   --->   Operation 1651 'dmul' 'mult_42' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1652 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_42, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1652 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1653 [2/5] (6.50ns)   --->   "%mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131" [gemm.c:14]   --->   Operation 1653 'dmul' 'mult_43' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1654 [2/5] (6.50ns)   --->   "%mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134" [gemm.c:14]   --->   Operation 1654 'dmul' 'mult_44' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1655 [3/5] (6.50ns)   --->   "%mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137" [gemm.c:14]   --->   Operation 1655 'dmul' 'mult_45' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1656 [3/5] (6.50ns)   --->   "%mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140" [gemm.c:14]   --->   Operation 1656 'dmul' 'mult_46' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1657 [4/5] (6.50ns)   --->   "%mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143" [gemm.c:14]   --->   Operation 1657 'dmul' 'mult_47' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1658 [4/5] (6.50ns)   --->   "%mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146" [gemm.c:14]   --->   Operation 1658 'dmul' 'mult_48' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1659 [1/1] (0.00ns)   --->   "%bitcast_ln14_149 = bitcast i64 %tmp_66" [gemm.c:14]   --->   Operation 1659 'bitcast' 'bitcast_ln14_149' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1660 [5/5] (6.50ns)   --->   "%mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149" [gemm.c:14]   --->   Operation 1660 'dmul' 'mult_49' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1661 [1/1] (0.00ns)   --->   "%bitcast_ln14_152 = bitcast i64 %tmp_68" [gemm.c:14]   --->   Operation 1661 'bitcast' 'bitcast_ln14_152' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1662 [5/5] (6.50ns)   --->   "%mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152" [gemm.c:14]   --->   Operation 1662 'dmul' 'mult_50' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1663 [1/1] (0.00ns)   --->   "%bitcast_ln14_155 = bitcast i64 %tmp_70" [gemm.c:14]   --->   Operation 1663 'bitcast' 'bitcast_ln14_155' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1664 [5/5] (6.50ns)   --->   "%mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155" [gemm.c:14]   --->   Operation 1664 'dmul' 'mult_51' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.50>
ST_19 : Operation 1665 [4/5] (5.86ns)   --->   "%sum_2 = dadd i64 %sum_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1665 'dadd' 'sum_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1666 [1/5] (6.50ns)   --->   "%mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74" [gemm.c:14]   --->   Operation 1666 'dmul' 'mult_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1667 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_24, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1667 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1668 [1/5] (6.50ns)   --->   "%mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77" [gemm.c:14]   --->   Operation 1668 'dmul' 'mult_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1669 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_25, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1669 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1670 [2/5] (6.50ns)   --->   "%mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80" [gemm.c:14]   --->   Operation 1670 'dmul' 'mult_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1671 [2/5] (6.50ns)   --->   "%mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83" [gemm.c:14]   --->   Operation 1671 'dmul' 'mult_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1672 [3/5] (6.50ns)   --->   "%mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86" [gemm.c:14]   --->   Operation 1672 'dmul' 'mult_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1673 [3/5] (6.50ns)   --->   "%mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89" [gemm.c:14]   --->   Operation 1673 'dmul' 'mult_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1674 [4/5] (6.50ns)   --->   "%mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92" [gemm.c:14]   --->   Operation 1674 'dmul' 'mult_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1675 [1/5] (6.50ns)   --->   "%mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131" [gemm.c:14]   --->   Operation 1675 'dmul' 'mult_43' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1676 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_43, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1676 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1677 [1/5] (6.50ns)   --->   "%mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134" [gemm.c:14]   --->   Operation 1677 'dmul' 'mult_44' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1678 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_44, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1678 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1679 [2/5] (6.50ns)   --->   "%mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137" [gemm.c:14]   --->   Operation 1679 'dmul' 'mult_45' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1680 [2/5] (6.50ns)   --->   "%mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140" [gemm.c:14]   --->   Operation 1680 'dmul' 'mult_46' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1681 [3/5] (6.50ns)   --->   "%mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143" [gemm.c:14]   --->   Operation 1681 'dmul' 'mult_47' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1682 [3/5] (6.50ns)   --->   "%mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146" [gemm.c:14]   --->   Operation 1682 'dmul' 'mult_48' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1683 [4/5] (6.50ns)   --->   "%mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149" [gemm.c:14]   --->   Operation 1683 'dmul' 'mult_49' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1684 [4/5] (6.50ns)   --->   "%mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152" [gemm.c:14]   --->   Operation 1684 'dmul' 'mult_50' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1685 [4/5] (6.50ns)   --->   "%mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155" [gemm.c:14]   --->   Operation 1685 'dmul' 'mult_51' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1686 [1/1] (0.00ns)   --->   "%bitcast_ln14_158 = bitcast i64 %tmp_72" [gemm.c:14]   --->   Operation 1686 'bitcast' 'bitcast_ln14_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1687 [5/5] (6.50ns)   --->   "%mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158" [gemm.c:14]   --->   Operation 1687 'dmul' 'mult_52' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1688 [1/1] (0.00ns)   --->   "%bitcast_ln14_161 = bitcast i64 %tmp_74" [gemm.c:14]   --->   Operation 1688 'bitcast' 'bitcast_ln14_161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1689 [5/5] (6.50ns)   --->   "%mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161" [gemm.c:14]   --->   Operation 1689 'dmul' 'mult_53' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.50>
ST_20 : Operation 1690 [3/5] (5.86ns)   --->   "%sum_2 = dadd i64 %sum_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1690 'dadd' 'sum_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1691 [1/5] (6.50ns)   --->   "%mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80" [gemm.c:14]   --->   Operation 1691 'dmul' 'mult_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1692 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_26, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1692 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1693 [1/5] (6.50ns)   --->   "%mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83" [gemm.c:14]   --->   Operation 1693 'dmul' 'mult_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1694 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_27, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1694 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1695 [2/5] (6.50ns)   --->   "%mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86" [gemm.c:14]   --->   Operation 1695 'dmul' 'mult_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1696 [2/5] (6.50ns)   --->   "%mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89" [gemm.c:14]   --->   Operation 1696 'dmul' 'mult_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1697 [3/5] (6.50ns)   --->   "%mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92" [gemm.c:14]   --->   Operation 1697 'dmul' 'mult_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1698 [1/5] (6.50ns)   --->   "%mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137" [gemm.c:14]   --->   Operation 1698 'dmul' 'mult_45' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1699 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_45, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1699 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1700 [1/5] (6.50ns)   --->   "%mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140" [gemm.c:14]   --->   Operation 1700 'dmul' 'mult_46' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1701 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_46, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1701 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1702 [2/5] (6.50ns)   --->   "%mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143" [gemm.c:14]   --->   Operation 1702 'dmul' 'mult_47' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1703 [2/5] (6.50ns)   --->   "%mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146" [gemm.c:14]   --->   Operation 1703 'dmul' 'mult_48' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1704 [3/5] (6.50ns)   --->   "%mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149" [gemm.c:14]   --->   Operation 1704 'dmul' 'mult_49' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1705 [3/5] (6.50ns)   --->   "%mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152" [gemm.c:14]   --->   Operation 1705 'dmul' 'mult_50' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1706 [3/5] (6.50ns)   --->   "%mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155" [gemm.c:14]   --->   Operation 1706 'dmul' 'mult_51' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1707 [4/5] (6.50ns)   --->   "%mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158" [gemm.c:14]   --->   Operation 1707 'dmul' 'mult_52' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1708 [4/5] (6.50ns)   --->   "%mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161" [gemm.c:14]   --->   Operation 1708 'dmul' 'mult_53' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1709 [1/1] (0.00ns)   --->   "%bitcast_ln14_164 = bitcast i64 %tmp_76" [gemm.c:14]   --->   Operation 1709 'bitcast' 'bitcast_ln14_164' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1710 [5/5] (6.50ns)   --->   "%mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164" [gemm.c:14]   --->   Operation 1710 'dmul' 'mult_54' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1711 [1/1] (0.00ns)   --->   "%bitcast_ln14_167 = bitcast i64 %tmp_78" [gemm.c:14]   --->   Operation 1711 'bitcast' 'bitcast_ln14_167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1712 [5/5] (6.50ns)   --->   "%mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167" [gemm.c:14]   --->   Operation 1712 'dmul' 'mult_55' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.50>
ST_21 : Operation 1713 [2/5] (5.86ns)   --->   "%sum_2 = dadd i64 %sum_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1713 'dadd' 'sum_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1714 [1/5] (6.50ns)   --->   "%mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86" [gemm.c:14]   --->   Operation 1714 'dmul' 'mult_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1715 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_28, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1715 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1716 [1/5] (6.50ns)   --->   "%mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89" [gemm.c:14]   --->   Operation 1716 'dmul' 'mult_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1717 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_29, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1717 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1718 [2/5] (6.50ns)   --->   "%mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92" [gemm.c:14]   --->   Operation 1718 'dmul' 'mult_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1719 [1/5] (6.50ns)   --->   "%mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143" [gemm.c:14]   --->   Operation 1719 'dmul' 'mult_47' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1720 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_47, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1720 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1721 [1/5] (6.50ns)   --->   "%mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146" [gemm.c:14]   --->   Operation 1721 'dmul' 'mult_48' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1722 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_48, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1722 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1723 [2/5] (6.50ns)   --->   "%mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149" [gemm.c:14]   --->   Operation 1723 'dmul' 'mult_49' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1724 [2/5] (6.50ns)   --->   "%mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152" [gemm.c:14]   --->   Operation 1724 'dmul' 'mult_50' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1725 [2/5] (6.50ns)   --->   "%mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155" [gemm.c:14]   --->   Operation 1725 'dmul' 'mult_51' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1726 [3/5] (6.50ns)   --->   "%mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158" [gemm.c:14]   --->   Operation 1726 'dmul' 'mult_52' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1727 [3/5] (6.50ns)   --->   "%mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161" [gemm.c:14]   --->   Operation 1727 'dmul' 'mult_53' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1728 [4/5] (6.50ns)   --->   "%mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164" [gemm.c:14]   --->   Operation 1728 'dmul' 'mult_54' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1729 [4/5] (6.50ns)   --->   "%mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167" [gemm.c:14]   --->   Operation 1729 'dmul' 'mult_55' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1730 [1/1] (0.00ns)   --->   "%bitcast_ln14_170 = bitcast i64 %tmp_80" [gemm.c:14]   --->   Operation 1730 'bitcast' 'bitcast_ln14_170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1731 [5/5] (6.50ns)   --->   "%mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170" [gemm.c:14]   --->   Operation 1731 'dmul' 'mult_56' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1732 [1/1] (0.00ns)   --->   "%bitcast_ln14_173 = bitcast i64 %tmp_82" [gemm.c:14]   --->   Operation 1732 'bitcast' 'bitcast_ln14_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1733 [5/5] (6.50ns)   --->   "%mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173" [gemm.c:14]   --->   Operation 1733 'dmul' 'mult_57' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.50>
ST_22 : Operation 1734 [1/5] (5.86ns)   --->   "%sum_2 = dadd i64 %sum_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1734 'dadd' 'sum_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1735 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_2, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1735 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1736 [1/5] (6.50ns)   --->   "%mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92" [gemm.c:14]   --->   Operation 1736 'dmul' 'mult_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1737 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_30, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1737 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1738 [1/5] (6.50ns)   --->   "%mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149" [gemm.c:14]   --->   Operation 1738 'dmul' 'mult_49' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1739 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_49, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1739 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1740 [1/5] (6.50ns)   --->   "%mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152" [gemm.c:14]   --->   Operation 1740 'dmul' 'mult_50' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1741 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_50, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1741 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1742 [1/5] (6.50ns)   --->   "%mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155" [gemm.c:14]   --->   Operation 1742 'dmul' 'mult_51' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1743 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_51, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1743 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1744 [2/5] (6.50ns)   --->   "%mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158" [gemm.c:14]   --->   Operation 1744 'dmul' 'mult_52' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1745 [2/5] (6.50ns)   --->   "%mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161" [gemm.c:14]   --->   Operation 1745 'dmul' 'mult_53' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1746 [3/5] (6.50ns)   --->   "%mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164" [gemm.c:14]   --->   Operation 1746 'dmul' 'mult_54' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1747 [3/5] (6.50ns)   --->   "%mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167" [gemm.c:14]   --->   Operation 1747 'dmul' 'mult_55' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1748 [4/5] (6.50ns)   --->   "%mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170" [gemm.c:14]   --->   Operation 1748 'dmul' 'mult_56' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1749 [4/5] (6.50ns)   --->   "%mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173" [gemm.c:14]   --->   Operation 1749 'dmul' 'mult_57' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1750 [1/1] (0.00ns)   --->   "%bitcast_ln14_176 = bitcast i64 %tmp_84" [gemm.c:14]   --->   Operation 1750 'bitcast' 'bitcast_ln14_176' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1751 [5/5] (6.50ns)   --->   "%mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176" [gemm.c:14]   --->   Operation 1751 'dmul' 'mult_58' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1752 [1/1] (0.00ns)   --->   "%bitcast_ln14_179 = bitcast i64 %tmp_86" [gemm.c:14]   --->   Operation 1752 'bitcast' 'bitcast_ln14_179' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1753 [5/5] (6.50ns)   --->   "%mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179" [gemm.c:14]   --->   Operation 1753 'dmul' 'mult_59' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.50>
ST_23 : Operation 1754 [5/5] (5.86ns)   --->   "%sum_3 = dadd i64 %sum_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1754 'dadd' 'sum_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln14_102 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1755 'zext' 'zext_ln14_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1756 [1/1] (2.37ns)   --->   "%lshr_ln14_62 = lshr i128 %m1_0_load_31_read, i128 %zext_ln14_102" [gemm.c:14]   --->   Operation 1756 'lshr' 'lshr_ln14_62' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln14_78 = trunc i128 %lshr_ln14_62" [gemm.c:14]   --->   Operation 1757 'trunc' 'trunc_ln14_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1758 [1/5] (6.50ns)   --->   "%mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158" [gemm.c:14]   --->   Operation 1758 'dmul' 'mult_52' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1759 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_52, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1759 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1760 [1/5] (6.50ns)   --->   "%mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161" [gemm.c:14]   --->   Operation 1760 'dmul' 'mult_53' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1761 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_53, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1761 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1762 [2/5] (6.50ns)   --->   "%mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164" [gemm.c:14]   --->   Operation 1762 'dmul' 'mult_54' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1763 [2/5] (6.50ns)   --->   "%mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167" [gemm.c:14]   --->   Operation 1763 'dmul' 'mult_55' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1764 [3/5] (6.50ns)   --->   "%mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170" [gemm.c:14]   --->   Operation 1764 'dmul' 'mult_56' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1765 [3/5] (6.50ns)   --->   "%mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173" [gemm.c:14]   --->   Operation 1765 'dmul' 'mult_57' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1766 [4/5] (6.50ns)   --->   "%mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176" [gemm.c:14]   --->   Operation 1766 'dmul' 'mult_58' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1767 [4/5] (6.50ns)   --->   "%mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179" [gemm.c:14]   --->   Operation 1767 'dmul' 'mult_59' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1768 [1/1] (0.00ns)   --->   "%bitcast_ln14_182 = bitcast i64 %tmp_88" [gemm.c:14]   --->   Operation 1768 'bitcast' 'bitcast_ln14_182' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1769 [5/5] (6.50ns)   --->   "%mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182" [gemm.c:14]   --->   Operation 1769 'dmul' 'mult_60' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1770 [1/1] (0.00ns)   --->   "%bitcast_ln14_185 = bitcast i64 %tmp_90" [gemm.c:14]   --->   Operation 1770 'bitcast' 'bitcast_ln14_185' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1771 [5/5] (6.50ns)   --->   "%mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185" [gemm.c:14]   --->   Operation 1771 'dmul' 'mult_61' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.50>
ST_24 : Operation 1772 [4/5] (5.86ns)   --->   "%sum_3 = dadd i64 %sum_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1772 'dadd' 'sum_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1773 [1/1] (0.00ns)   --->   "%bitcast_ln14_93 = bitcast i64 %trunc_ln14_78" [gemm.c:14]   --->   Operation 1773 'bitcast' 'bitcast_ln14_93' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln14_103 = zext i7 %zext_ln14_15_read" [gemm.c:14]   --->   Operation 1774 'zext' 'zext_ln14_103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1775 [1/1] (2.37ns)   --->   "%lshr_ln14_63 = lshr i128 %m1_1_load_31_read, i128 %zext_ln14_103" [gemm.c:14]   --->   Operation 1775 'lshr' 'lshr_ln14_63' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln14_79 = trunc i128 %lshr_ln14_63" [gemm.c:14]   --->   Operation 1776 'trunc' 'trunc_ln14_79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1777 [1/1] (0.00ns)   --->   "%bitcast_ln14_94 = bitcast i64 %trunc_ln14_79" [gemm.c:14]   --->   Operation 1777 'bitcast' 'bitcast_ln14_94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1778 [1/1] (0.84ns)   --->   "%tmp_45 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_93, i64 %bitcast_ln14_94, i1 %tmp_260_read" [gemm.c:14]   --->   Operation 1778 'mux' 'tmp_45' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln14_105 = zext i7 %and_ln14_6" [gemm.c:14]   --->   Operation 1779 'zext' 'zext_ln14_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1780 [1/1] (2.37ns)   --->   "%lshr_ln14_64 = lshr i128 %m2_0_load_31, i128 %zext_ln14_105" [gemm.c:14]   --->   Operation 1780 'lshr' 'lshr_ln14_64' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln14_80 = trunc i128 %lshr_ln14_64" [gemm.c:14]   --->   Operation 1781 'trunc' 'trunc_ln14_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1782 [1/5] (6.50ns)   --->   "%mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164" [gemm.c:14]   --->   Operation 1782 'dmul' 'mult_54' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1783 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_54, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1783 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1784 [1/5] (6.50ns)   --->   "%mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167" [gemm.c:14]   --->   Operation 1784 'dmul' 'mult_55' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1785 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_55, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1785 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1786 [2/5] (6.50ns)   --->   "%mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170" [gemm.c:14]   --->   Operation 1786 'dmul' 'mult_56' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1787 [2/5] (6.50ns)   --->   "%mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173" [gemm.c:14]   --->   Operation 1787 'dmul' 'mult_57' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1788 [3/5] (6.50ns)   --->   "%mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176" [gemm.c:14]   --->   Operation 1788 'dmul' 'mult_58' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1789 [3/5] (6.50ns)   --->   "%mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179" [gemm.c:14]   --->   Operation 1789 'dmul' 'mult_59' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1790 [4/5] (6.50ns)   --->   "%mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182" [gemm.c:14]   --->   Operation 1790 'dmul' 'mult_60' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1791 [4/5] (6.50ns)   --->   "%mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185" [gemm.c:14]   --->   Operation 1791 'dmul' 'mult_61' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1792 [1/1] (0.00ns)   --->   "%bitcast_ln14_188 = bitcast i64 %tmp_92" [gemm.c:14]   --->   Operation 1792 'bitcast' 'bitcast_ln14_188' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1793 [5/5] (6.50ns)   --->   "%mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188" [gemm.c:14]   --->   Operation 1793 'dmul' 'mult_62' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1794 [1/1] (0.00ns)   --->   "%bitcast_ln14_191 = bitcast i64 %trunc_ln14_161" [gemm.c:14]   --->   Operation 1794 'bitcast' 'bitcast_ln14_191' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1795 [5/5] (6.50ns)   --->   "%mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191" [gemm.c:14]   --->   Operation 1795 'dmul' 'mult_63' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.50>
ST_25 : Operation 1796 [3/5] (5.86ns)   --->   "%sum_3 = dadd i64 %sum_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1796 'dadd' 'sum_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1797 [1/1] (0.00ns)   --->   "%bitcast_ln14_95 = bitcast i64 %trunc_ln14_80" [gemm.c:14]   --->   Operation 1797 'bitcast' 'bitcast_ln14_95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1798 [5/5] (6.50ns)   --->   "%mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95" [gemm.c:14]   --->   Operation 1798 'dmul' 'mult_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1799 [1/5] (6.50ns)   --->   "%mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170" [gemm.c:14]   --->   Operation 1799 'dmul' 'mult_56' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1800 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_56, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1800 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1801 [1/5] (6.50ns)   --->   "%mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173" [gemm.c:14]   --->   Operation 1801 'dmul' 'mult_57' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1802 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_57, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1802 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1803 [2/5] (6.50ns)   --->   "%mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176" [gemm.c:14]   --->   Operation 1803 'dmul' 'mult_58' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1804 [2/5] (6.50ns)   --->   "%mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179" [gemm.c:14]   --->   Operation 1804 'dmul' 'mult_59' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1805 [3/5] (6.50ns)   --->   "%mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182" [gemm.c:14]   --->   Operation 1805 'dmul' 'mult_60' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1806 [3/5] (6.50ns)   --->   "%mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185" [gemm.c:14]   --->   Operation 1806 'dmul' 'mult_61' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1807 [4/5] (6.50ns)   --->   "%mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188" [gemm.c:14]   --->   Operation 1807 'dmul' 'mult_62' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1808 [4/5] (6.50ns)   --->   "%mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191" [gemm.c:14]   --->   Operation 1808 'dmul' 'mult_63' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.50>
ST_26 : Operation 1809 [2/5] (5.86ns)   --->   "%sum_3 = dadd i64 %sum_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1809 'dadd' 'sum_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1810 [4/5] (6.50ns)   --->   "%mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95" [gemm.c:14]   --->   Operation 1810 'dmul' 'mult_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1811 [1/5] (6.50ns)   --->   "%mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176" [gemm.c:14]   --->   Operation 1811 'dmul' 'mult_58' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1812 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_58, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1812 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1813 [1/5] (6.50ns)   --->   "%mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179" [gemm.c:14]   --->   Operation 1813 'dmul' 'mult_59' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1814 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_59, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1814 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1815 [2/5] (6.50ns)   --->   "%mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182" [gemm.c:14]   --->   Operation 1815 'dmul' 'mult_60' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1816 [2/5] (6.50ns)   --->   "%mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185" [gemm.c:14]   --->   Operation 1816 'dmul' 'mult_61' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1817 [3/5] (6.50ns)   --->   "%mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188" [gemm.c:14]   --->   Operation 1817 'dmul' 'mult_62' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1818 [3/5] (6.50ns)   --->   "%mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191" [gemm.c:14]   --->   Operation 1818 'dmul' 'mult_63' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.50>
ST_27 : Operation 1819 [1/5] (5.86ns)   --->   "%sum_3 = dadd i64 %sum_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1819 'dadd' 'sum_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1820 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_3, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1820 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1821 [3/5] (6.50ns)   --->   "%mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95" [gemm.c:14]   --->   Operation 1821 'dmul' 'mult_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1822 [1/5] (6.50ns)   --->   "%mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182" [gemm.c:14]   --->   Operation 1822 'dmul' 'mult_60' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1823 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_60, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1823 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1824 [1/5] (6.50ns)   --->   "%mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185" [gemm.c:14]   --->   Operation 1824 'dmul' 'mult_61' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1825 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_61, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1825 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1826 [2/5] (6.50ns)   --->   "%mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188" [gemm.c:14]   --->   Operation 1826 'dmul' 'mult_62' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1827 [2/5] (6.50ns)   --->   "%mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191" [gemm.c:14]   --->   Operation 1827 'dmul' 'mult_63' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.50>
ST_28 : Operation 1828 [5/5] (5.86ns)   --->   "%sum_4 = dadd i64 %sum_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1828 'dadd' 'sum_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1829 [2/5] (6.50ns)   --->   "%mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95" [gemm.c:14]   --->   Operation 1829 'dmul' 'mult_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1830 [1/5] (6.50ns)   --->   "%mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188" [gemm.c:14]   --->   Operation 1830 'dmul' 'mult_62' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1831 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_62, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1831 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1832 [1/5] (6.50ns)   --->   "%mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191" [gemm.c:14]   --->   Operation 1832 'dmul' 'mult_63' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1833 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_63, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1833 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.50>
ST_29 : Operation 1834 [4/5] (5.86ns)   --->   "%sum_4 = dadd i64 %sum_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1834 'dadd' 'sum_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1835 [1/5] (6.50ns)   --->   "%mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95" [gemm.c:14]   --->   Operation 1835 'dmul' 'mult_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1836 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_31, i64 510, i64 12, i64 18446744073709551615" [gemm.c:6]   --->   Operation 1836 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.86>
ST_30 : Operation 1837 [3/5] (5.86ns)   --->   "%sum_4 = dadd i64 %sum_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1837 'dadd' 'sum_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.86>
ST_31 : Operation 1838 [2/5] (5.86ns)   --->   "%sum_4 = dadd i64 %sum_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1838 'dadd' 'sum_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.86>
ST_32 : Operation 1839 [1/5] (5.86ns)   --->   "%sum_4 = dadd i64 %sum_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1839 'dadd' 'sum_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1840 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_4, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1840 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 5.86>
ST_33 : Operation 1841 [5/5] (5.86ns)   --->   "%sum_5 = dadd i64 %sum_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1841 'dadd' 'sum_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.86>
ST_34 : Operation 1842 [4/5] (5.86ns)   --->   "%sum_5 = dadd i64 %sum_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1842 'dadd' 'sum_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.86>
ST_35 : Operation 1843 [3/5] (5.86ns)   --->   "%sum_5 = dadd i64 %sum_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1843 'dadd' 'sum_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.86>
ST_36 : Operation 1844 [2/5] (5.86ns)   --->   "%sum_5 = dadd i64 %sum_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1844 'dadd' 'sum_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.86>
ST_37 : Operation 1845 [1/5] (5.86ns)   --->   "%sum_5 = dadd i64 %sum_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1845 'dadd' 'sum_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1846 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_5, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1846 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 5.86>
ST_38 : Operation 1847 [5/5] (5.86ns)   --->   "%sum_6 = dadd i64 %sum_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1847 'dadd' 'sum_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.86>
ST_39 : Operation 1848 [4/5] (5.86ns)   --->   "%sum_6 = dadd i64 %sum_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1848 'dadd' 'sum_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.86>
ST_40 : Operation 1849 [3/5] (5.86ns)   --->   "%sum_6 = dadd i64 %sum_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1849 'dadd' 'sum_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.86>
ST_41 : Operation 1850 [2/5] (5.86ns)   --->   "%sum_6 = dadd i64 %sum_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1850 'dadd' 'sum_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.86>
ST_42 : Operation 1851 [1/5] (5.86ns)   --->   "%sum_6 = dadd i64 %sum_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1851 'dadd' 'sum_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1852 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_6, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1852 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 5.86>
ST_43 : Operation 1853 [5/5] (5.86ns)   --->   "%sum_7 = dadd i64 %sum_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1853 'dadd' 'sum_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.86>
ST_44 : Operation 1854 [4/5] (5.86ns)   --->   "%sum_7 = dadd i64 %sum_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1854 'dadd' 'sum_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.86>
ST_45 : Operation 1855 [3/5] (5.86ns)   --->   "%sum_7 = dadd i64 %sum_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1855 'dadd' 'sum_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.86>
ST_46 : Operation 1856 [2/5] (5.86ns)   --->   "%sum_7 = dadd i64 %sum_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1856 'dadd' 'sum_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.86>
ST_47 : Operation 1857 [1/5] (5.86ns)   --->   "%sum_7 = dadd i64 %sum_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1857 'dadd' 'sum_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1858 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_7, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1858 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 5.86>
ST_48 : Operation 1859 [5/5] (5.86ns)   --->   "%sum_8 = dadd i64 %sum_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1859 'dadd' 'sum_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.86>
ST_49 : Operation 1860 [4/5] (5.86ns)   --->   "%sum_8 = dadd i64 %sum_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1860 'dadd' 'sum_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.86>
ST_50 : Operation 1861 [3/5] (5.86ns)   --->   "%sum_8 = dadd i64 %sum_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1861 'dadd' 'sum_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.86>
ST_51 : Operation 1862 [2/5] (5.86ns)   --->   "%sum_8 = dadd i64 %sum_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1862 'dadd' 'sum_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.86>
ST_52 : Operation 1863 [1/5] (5.86ns)   --->   "%sum_8 = dadd i64 %sum_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1863 'dadd' 'sum_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1864 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_8, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1864 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 5.86>
ST_53 : Operation 1865 [5/5] (5.86ns)   --->   "%sum_9 = dadd i64 %sum_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1865 'dadd' 'sum_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.86>
ST_54 : Operation 1866 [4/5] (5.86ns)   --->   "%sum_9 = dadd i64 %sum_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1866 'dadd' 'sum_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.86>
ST_55 : Operation 1867 [3/5] (5.86ns)   --->   "%sum_9 = dadd i64 %sum_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1867 'dadd' 'sum_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.86>
ST_56 : Operation 1868 [2/5] (5.86ns)   --->   "%sum_9 = dadd i64 %sum_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1868 'dadd' 'sum_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.86>
ST_57 : Operation 1869 [1/5] (5.86ns)   --->   "%sum_9 = dadd i64 %sum_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1869 'dadd' 'sum_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1870 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_9, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1870 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 58 <SV = 57> <Delay = 5.86>
ST_58 : Operation 1871 [5/5] (5.86ns)   --->   "%sum_10 = dadd i64 %sum_9, i64 %mult_10" [gemm.c:15]   --->   Operation 1871 'dadd' 'sum_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.86>
ST_59 : Operation 1872 [4/5] (5.86ns)   --->   "%sum_10 = dadd i64 %sum_9, i64 %mult_10" [gemm.c:15]   --->   Operation 1872 'dadd' 'sum_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.86>
ST_60 : Operation 1873 [3/5] (5.86ns)   --->   "%sum_10 = dadd i64 %sum_9, i64 %mult_10" [gemm.c:15]   --->   Operation 1873 'dadd' 'sum_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.86>
ST_61 : Operation 1874 [2/5] (5.86ns)   --->   "%sum_10 = dadd i64 %sum_9, i64 %mult_10" [gemm.c:15]   --->   Operation 1874 'dadd' 'sum_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.86>
ST_62 : Operation 1875 [1/5] (5.86ns)   --->   "%sum_10 = dadd i64 %sum_9, i64 %mult_10" [gemm.c:15]   --->   Operation 1875 'dadd' 'sum_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1876 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_10, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1876 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 63 <SV = 62> <Delay = 5.86>
ST_63 : Operation 1877 [5/5] (5.86ns)   --->   "%sum_11 = dadd i64 %sum_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1877 'dadd' 'sum_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.86>
ST_64 : Operation 1878 [4/5] (5.86ns)   --->   "%sum_11 = dadd i64 %sum_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1878 'dadd' 'sum_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.86>
ST_65 : Operation 1879 [3/5] (5.86ns)   --->   "%sum_11 = dadd i64 %sum_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1879 'dadd' 'sum_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.86>
ST_66 : Operation 1880 [2/5] (5.86ns)   --->   "%sum_11 = dadd i64 %sum_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1880 'dadd' 'sum_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.86>
ST_67 : Operation 1881 [1/5] (5.86ns)   --->   "%sum_11 = dadd i64 %sum_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1881 'dadd' 'sum_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1882 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_11, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1882 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 68 <SV = 67> <Delay = 5.86>
ST_68 : Operation 1883 [5/5] (5.86ns)   --->   "%sum_12 = dadd i64 %sum_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1883 'dadd' 'sum_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.86>
ST_69 : Operation 1884 [4/5] (5.86ns)   --->   "%sum_12 = dadd i64 %sum_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1884 'dadd' 'sum_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.86>
ST_70 : Operation 1885 [3/5] (5.86ns)   --->   "%sum_12 = dadd i64 %sum_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1885 'dadd' 'sum_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.86>
ST_71 : Operation 1886 [2/5] (5.86ns)   --->   "%sum_12 = dadd i64 %sum_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1886 'dadd' 'sum_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.86>
ST_72 : Operation 1887 [1/5] (5.86ns)   --->   "%sum_12 = dadd i64 %sum_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1887 'dadd' 'sum_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1888 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_12, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1888 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 5.86>
ST_73 : Operation 1889 [5/5] (5.86ns)   --->   "%sum_13 = dadd i64 %sum_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1889 'dadd' 'sum_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.86>
ST_74 : Operation 1890 [4/5] (5.86ns)   --->   "%sum_13 = dadd i64 %sum_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1890 'dadd' 'sum_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.86>
ST_75 : Operation 1891 [3/5] (5.86ns)   --->   "%sum_13 = dadd i64 %sum_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1891 'dadd' 'sum_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.86>
ST_76 : Operation 1892 [2/5] (5.86ns)   --->   "%sum_13 = dadd i64 %sum_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1892 'dadd' 'sum_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.86>
ST_77 : Operation 1893 [1/5] (5.86ns)   --->   "%sum_13 = dadd i64 %sum_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1893 'dadd' 'sum_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1894 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_13, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1894 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 78 <SV = 77> <Delay = 5.86>
ST_78 : Operation 1895 [5/5] (5.86ns)   --->   "%sum_14 = dadd i64 %sum_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1895 'dadd' 'sum_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.86>
ST_79 : Operation 1896 [4/5] (5.86ns)   --->   "%sum_14 = dadd i64 %sum_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1896 'dadd' 'sum_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.86>
ST_80 : Operation 1897 [3/5] (5.86ns)   --->   "%sum_14 = dadd i64 %sum_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1897 'dadd' 'sum_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.86>
ST_81 : Operation 1898 [2/5] (5.86ns)   --->   "%sum_14 = dadd i64 %sum_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1898 'dadd' 'sum_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.86>
ST_82 : Operation 1899 [1/5] (5.86ns)   --->   "%sum_14 = dadd i64 %sum_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1899 'dadd' 'sum_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1900 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_14, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1900 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 83 <SV = 82> <Delay = 5.86>
ST_83 : Operation 1901 [5/5] (5.86ns)   --->   "%sum_15 = dadd i64 %sum_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1901 'dadd' 'sum_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.86>
ST_84 : Operation 1902 [4/5] (5.86ns)   --->   "%sum_15 = dadd i64 %sum_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1902 'dadd' 'sum_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.86>
ST_85 : Operation 1903 [3/5] (5.86ns)   --->   "%sum_15 = dadd i64 %sum_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1903 'dadd' 'sum_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.86>
ST_86 : Operation 1904 [2/5] (5.86ns)   --->   "%sum_15 = dadd i64 %sum_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1904 'dadd' 'sum_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.86>
ST_87 : Operation 1905 [1/5] (5.86ns)   --->   "%sum_15 = dadd i64 %sum_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1905 'dadd' 'sum_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1906 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_15, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1906 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 88 <SV = 87> <Delay = 5.86>
ST_88 : Operation 1907 [5/5] (5.86ns)   --->   "%sum_16 = dadd i64 %sum_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1907 'dadd' 'sum_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.86>
ST_89 : Operation 1908 [4/5] (5.86ns)   --->   "%sum_16 = dadd i64 %sum_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1908 'dadd' 'sum_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.86>
ST_90 : Operation 1909 [3/5] (5.86ns)   --->   "%sum_16 = dadd i64 %sum_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1909 'dadd' 'sum_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.86>
ST_91 : Operation 1910 [2/5] (5.86ns)   --->   "%sum_16 = dadd i64 %sum_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1910 'dadd' 'sum_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.86>
ST_92 : Operation 1911 [1/5] (5.86ns)   --->   "%sum_16 = dadd i64 %sum_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1911 'dadd' 'sum_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1912 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_16, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1912 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 93 <SV = 92> <Delay = 5.86>
ST_93 : Operation 1913 [5/5] (5.86ns)   --->   "%sum_17 = dadd i64 %sum_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1913 'dadd' 'sum_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.86>
ST_94 : Operation 1914 [4/5] (5.86ns)   --->   "%sum_17 = dadd i64 %sum_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1914 'dadd' 'sum_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.86>
ST_95 : Operation 1915 [3/5] (5.86ns)   --->   "%sum_17 = dadd i64 %sum_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1915 'dadd' 'sum_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.86>
ST_96 : Operation 1916 [2/5] (5.86ns)   --->   "%sum_17 = dadd i64 %sum_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1916 'dadd' 'sum_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.86>
ST_97 : Operation 1917 [1/5] (5.86ns)   --->   "%sum_17 = dadd i64 %sum_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1917 'dadd' 'sum_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1918 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_17, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1918 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 98 <SV = 97> <Delay = 5.86>
ST_98 : Operation 1919 [5/5] (5.86ns)   --->   "%sum_18 = dadd i64 %sum_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1919 'dadd' 'sum_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.86>
ST_99 : Operation 1920 [4/5] (5.86ns)   --->   "%sum_18 = dadd i64 %sum_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1920 'dadd' 'sum_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.86>
ST_100 : Operation 1921 [3/5] (5.86ns)   --->   "%sum_18 = dadd i64 %sum_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1921 'dadd' 'sum_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.86>
ST_101 : Operation 1922 [2/5] (5.86ns)   --->   "%sum_18 = dadd i64 %sum_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1922 'dadd' 'sum_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.86>
ST_102 : Operation 1923 [1/5] (5.86ns)   --->   "%sum_18 = dadd i64 %sum_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1923 'dadd' 'sum_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1924 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_18, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1924 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 103 <SV = 102> <Delay = 5.86>
ST_103 : Operation 1925 [5/5] (5.86ns)   --->   "%sum_19 = dadd i64 %sum_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1925 'dadd' 'sum_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.86>
ST_104 : Operation 1926 [4/5] (5.86ns)   --->   "%sum_19 = dadd i64 %sum_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1926 'dadd' 'sum_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.86>
ST_105 : Operation 1927 [3/5] (5.86ns)   --->   "%sum_19 = dadd i64 %sum_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1927 'dadd' 'sum_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.86>
ST_106 : Operation 1928 [2/5] (5.86ns)   --->   "%sum_19 = dadd i64 %sum_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1928 'dadd' 'sum_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.86>
ST_107 : Operation 1929 [1/5] (5.86ns)   --->   "%sum_19 = dadd i64 %sum_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1929 'dadd' 'sum_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1930 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_19, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1930 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 108 <SV = 107> <Delay = 5.86>
ST_108 : Operation 1931 [5/5] (5.86ns)   --->   "%sum_20 = dadd i64 %sum_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1931 'dadd' 'sum_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.86>
ST_109 : Operation 1932 [4/5] (5.86ns)   --->   "%sum_20 = dadd i64 %sum_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1932 'dadd' 'sum_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.86>
ST_110 : Operation 1933 [3/5] (5.86ns)   --->   "%sum_20 = dadd i64 %sum_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1933 'dadd' 'sum_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.86>
ST_111 : Operation 1934 [2/5] (5.86ns)   --->   "%sum_20 = dadd i64 %sum_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1934 'dadd' 'sum_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.86>
ST_112 : Operation 1935 [1/5] (5.86ns)   --->   "%sum_20 = dadd i64 %sum_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1935 'dadd' 'sum_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1936 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_20, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1936 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 113 <SV = 112> <Delay = 5.86>
ST_113 : Operation 1937 [5/5] (5.86ns)   --->   "%sum_21 = dadd i64 %sum_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1937 'dadd' 'sum_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.86>
ST_114 : Operation 1938 [4/5] (5.86ns)   --->   "%sum_21 = dadd i64 %sum_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1938 'dadd' 'sum_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.86>
ST_115 : Operation 1939 [3/5] (5.86ns)   --->   "%sum_21 = dadd i64 %sum_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1939 'dadd' 'sum_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.86>
ST_116 : Operation 1940 [2/5] (5.86ns)   --->   "%sum_21 = dadd i64 %sum_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1940 'dadd' 'sum_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.86>
ST_117 : Operation 1941 [1/5] (5.86ns)   --->   "%sum_21 = dadd i64 %sum_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1941 'dadd' 'sum_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1942 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_21, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1942 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 118 <SV = 117> <Delay = 5.86>
ST_118 : Operation 1943 [5/5] (5.86ns)   --->   "%sum_22 = dadd i64 %sum_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1943 'dadd' 'sum_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.86>
ST_119 : Operation 1944 [4/5] (5.86ns)   --->   "%sum_22 = dadd i64 %sum_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1944 'dadd' 'sum_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.86>
ST_120 : Operation 1945 [3/5] (5.86ns)   --->   "%sum_22 = dadd i64 %sum_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1945 'dadd' 'sum_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.86>
ST_121 : Operation 1946 [2/5] (5.86ns)   --->   "%sum_22 = dadd i64 %sum_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1946 'dadd' 'sum_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.86>
ST_122 : Operation 1947 [1/5] (5.86ns)   --->   "%sum_22 = dadd i64 %sum_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1947 'dadd' 'sum_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1948 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_22, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1948 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 123 <SV = 122> <Delay = 5.86>
ST_123 : Operation 1949 [5/5] (5.86ns)   --->   "%sum_23 = dadd i64 %sum_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1949 'dadd' 'sum_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.86>
ST_124 : Operation 1950 [4/5] (5.86ns)   --->   "%sum_23 = dadd i64 %sum_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1950 'dadd' 'sum_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.86>
ST_125 : Operation 1951 [3/5] (5.86ns)   --->   "%sum_23 = dadd i64 %sum_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1951 'dadd' 'sum_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.86>
ST_126 : Operation 1952 [2/5] (5.86ns)   --->   "%sum_23 = dadd i64 %sum_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1952 'dadd' 'sum_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.86>
ST_127 : Operation 1953 [1/5] (5.86ns)   --->   "%sum_23 = dadd i64 %sum_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1953 'dadd' 'sum_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1954 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_23, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1954 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 128 <SV = 127> <Delay = 5.86>
ST_128 : Operation 1955 [5/5] (5.86ns)   --->   "%sum_24 = dadd i64 %sum_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1955 'dadd' 'sum_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.86>
ST_129 : Operation 1956 [4/5] (5.86ns)   --->   "%sum_24 = dadd i64 %sum_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1956 'dadd' 'sum_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.86>
ST_130 : Operation 1957 [3/5] (5.86ns)   --->   "%sum_24 = dadd i64 %sum_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1957 'dadd' 'sum_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.86>
ST_131 : Operation 1958 [2/5] (5.86ns)   --->   "%sum_24 = dadd i64 %sum_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1958 'dadd' 'sum_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.86>
ST_132 : Operation 1959 [1/5] (5.86ns)   --->   "%sum_24 = dadd i64 %sum_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1959 'dadd' 'sum_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1960 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_24, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1960 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 133 <SV = 132> <Delay = 5.86>
ST_133 : Operation 1961 [5/5] (5.86ns)   --->   "%sum_25 = dadd i64 %sum_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1961 'dadd' 'sum_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.86>
ST_134 : Operation 1962 [4/5] (5.86ns)   --->   "%sum_25 = dadd i64 %sum_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1962 'dadd' 'sum_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.86>
ST_135 : Operation 1963 [3/5] (5.86ns)   --->   "%sum_25 = dadd i64 %sum_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1963 'dadd' 'sum_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.86>
ST_136 : Operation 1964 [2/5] (5.86ns)   --->   "%sum_25 = dadd i64 %sum_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1964 'dadd' 'sum_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.86>
ST_137 : Operation 1965 [1/5] (5.86ns)   --->   "%sum_25 = dadd i64 %sum_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1965 'dadd' 'sum_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1966 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_25, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1966 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 138 <SV = 137> <Delay = 5.86>
ST_138 : Operation 1967 [5/5] (5.86ns)   --->   "%sum_26 = dadd i64 %sum_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1967 'dadd' 'sum_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.86>
ST_139 : Operation 1968 [4/5] (5.86ns)   --->   "%sum_26 = dadd i64 %sum_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1968 'dadd' 'sum_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.86>
ST_140 : Operation 1969 [3/5] (5.86ns)   --->   "%sum_26 = dadd i64 %sum_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1969 'dadd' 'sum_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.86>
ST_141 : Operation 1970 [2/5] (5.86ns)   --->   "%sum_26 = dadd i64 %sum_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1970 'dadd' 'sum_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.86>
ST_142 : Operation 1971 [1/5] (5.86ns)   --->   "%sum_26 = dadd i64 %sum_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1971 'dadd' 'sum_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1972 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_26, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1972 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 143 <SV = 142> <Delay = 5.86>
ST_143 : Operation 1973 [5/5] (5.86ns)   --->   "%sum_27 = dadd i64 %sum_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1973 'dadd' 'sum_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.86>
ST_144 : Operation 1974 [4/5] (5.86ns)   --->   "%sum_27 = dadd i64 %sum_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1974 'dadd' 'sum_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.86>
ST_145 : Operation 1975 [3/5] (5.86ns)   --->   "%sum_27 = dadd i64 %sum_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1975 'dadd' 'sum_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.86>
ST_146 : Operation 1976 [2/5] (5.86ns)   --->   "%sum_27 = dadd i64 %sum_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1976 'dadd' 'sum_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.86>
ST_147 : Operation 1977 [1/5] (5.86ns)   --->   "%sum_27 = dadd i64 %sum_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1977 'dadd' 'sum_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1978 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_27, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1978 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 148 <SV = 147> <Delay = 5.86>
ST_148 : Operation 1979 [5/5] (5.86ns)   --->   "%sum_28 = dadd i64 %sum_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1979 'dadd' 'sum_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.86>
ST_149 : Operation 1980 [4/5] (5.86ns)   --->   "%sum_28 = dadd i64 %sum_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1980 'dadd' 'sum_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.86>
ST_150 : Operation 1981 [3/5] (5.86ns)   --->   "%sum_28 = dadd i64 %sum_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1981 'dadd' 'sum_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.86>
ST_151 : Operation 1982 [2/5] (5.86ns)   --->   "%sum_28 = dadd i64 %sum_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1982 'dadd' 'sum_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.86>
ST_152 : Operation 1983 [1/5] (5.86ns)   --->   "%sum_28 = dadd i64 %sum_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1983 'dadd' 'sum_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1984 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_28, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1984 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 153 <SV = 152> <Delay = 5.86>
ST_153 : Operation 1985 [5/5] (5.86ns)   --->   "%sum_29 = dadd i64 %sum_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1985 'dadd' 'sum_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.86>
ST_154 : Operation 1986 [4/5] (5.86ns)   --->   "%sum_29 = dadd i64 %sum_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1986 'dadd' 'sum_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.86>
ST_155 : Operation 1987 [3/5] (5.86ns)   --->   "%sum_29 = dadd i64 %sum_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1987 'dadd' 'sum_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 5.86>
ST_156 : Operation 1988 [2/5] (5.86ns)   --->   "%sum_29 = dadd i64 %sum_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1988 'dadd' 'sum_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 5.86>
ST_157 : Operation 1989 [1/5] (5.86ns)   --->   "%sum_29 = dadd i64 %sum_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1989 'dadd' 'sum_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1990 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_29, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1990 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 158 <SV = 157> <Delay = 5.86>
ST_158 : Operation 1991 [5/5] (5.86ns)   --->   "%sum_30 = dadd i64 %sum_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1991 'dadd' 'sum_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 5.86>
ST_159 : Operation 1992 [4/5] (5.86ns)   --->   "%sum_30 = dadd i64 %sum_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1992 'dadd' 'sum_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 5.86>
ST_160 : Operation 1993 [3/5] (5.86ns)   --->   "%sum_30 = dadd i64 %sum_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1993 'dadd' 'sum_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 5.86>
ST_161 : Operation 1994 [2/5] (5.86ns)   --->   "%sum_30 = dadd i64 %sum_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1994 'dadd' 'sum_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.86>
ST_162 : Operation 1995 [1/5] (5.86ns)   --->   "%sum_30 = dadd i64 %sum_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1995 'dadd' 'sum_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1996 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_30, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 1996 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 163 <SV = 162> <Delay = 5.86>
ST_163 : Operation 1997 [5/5] (5.86ns)   --->   "%sum_31 = dadd i64 %sum_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1997 'dadd' 'sum_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.86>
ST_164 : Operation 1998 [4/5] (5.86ns)   --->   "%sum_31 = dadd i64 %sum_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1998 'dadd' 'sum_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.86>
ST_165 : Operation 1999 [3/5] (5.86ns)   --->   "%sum_31 = dadd i64 %sum_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1999 'dadd' 'sum_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 5.86>
ST_166 : Operation 2000 [2/5] (5.86ns)   --->   "%sum_31 = dadd i64 %sum_30, i64 %mult_31" [gemm.c:15]   --->   Operation 2000 'dadd' 'sum_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.86>
ST_167 : Operation 2001 [1/5] (5.86ns)   --->   "%sum_31 = dadd i64 %sum_30, i64 %mult_31" [gemm.c:15]   --->   Operation 2001 'dadd' 'sum_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2002 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_31, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2002 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 168 <SV = 167> <Delay = 5.86>
ST_168 : Operation 2003 [5/5] (5.86ns)   --->   "%sum_32 = dadd i64 %sum_31, i64 %mult_32" [gemm.c:15]   --->   Operation 2003 'dadd' 'sum_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.86>
ST_169 : Operation 2004 [4/5] (5.86ns)   --->   "%sum_32 = dadd i64 %sum_31, i64 %mult_32" [gemm.c:15]   --->   Operation 2004 'dadd' 'sum_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.86>
ST_170 : Operation 2005 [3/5] (5.86ns)   --->   "%sum_32 = dadd i64 %sum_31, i64 %mult_32" [gemm.c:15]   --->   Operation 2005 'dadd' 'sum_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.86>
ST_171 : Operation 2006 [2/5] (5.86ns)   --->   "%sum_32 = dadd i64 %sum_31, i64 %mult_32" [gemm.c:15]   --->   Operation 2006 'dadd' 'sum_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 5.86>
ST_172 : Operation 2007 [1/5] (5.86ns)   --->   "%sum_32 = dadd i64 %sum_31, i64 %mult_32" [gemm.c:15]   --->   Operation 2007 'dadd' 'sum_32' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2008 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_32, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2008 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 173 <SV = 172> <Delay = 5.86>
ST_173 : Operation 2009 [5/5] (5.86ns)   --->   "%sum_33 = dadd i64 %sum_32, i64 %mult_33" [gemm.c:15]   --->   Operation 2009 'dadd' 'sum_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 5.86>
ST_174 : Operation 2010 [4/5] (5.86ns)   --->   "%sum_33 = dadd i64 %sum_32, i64 %mult_33" [gemm.c:15]   --->   Operation 2010 'dadd' 'sum_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 5.86>
ST_175 : Operation 2011 [3/5] (5.86ns)   --->   "%sum_33 = dadd i64 %sum_32, i64 %mult_33" [gemm.c:15]   --->   Operation 2011 'dadd' 'sum_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 5.86>
ST_176 : Operation 2012 [2/5] (5.86ns)   --->   "%sum_33 = dadd i64 %sum_32, i64 %mult_33" [gemm.c:15]   --->   Operation 2012 'dadd' 'sum_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 5.86>
ST_177 : Operation 2013 [1/5] (5.86ns)   --->   "%sum_33 = dadd i64 %sum_32, i64 %mult_33" [gemm.c:15]   --->   Operation 2013 'dadd' 'sum_33' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2014 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_33, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2014 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 178 <SV = 177> <Delay = 5.86>
ST_178 : Operation 2015 [5/5] (5.86ns)   --->   "%sum_34 = dadd i64 %sum_33, i64 %mult_34" [gemm.c:15]   --->   Operation 2015 'dadd' 'sum_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 5.86>
ST_179 : Operation 2016 [4/5] (5.86ns)   --->   "%sum_34 = dadd i64 %sum_33, i64 %mult_34" [gemm.c:15]   --->   Operation 2016 'dadd' 'sum_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 5.86>
ST_180 : Operation 2017 [3/5] (5.86ns)   --->   "%sum_34 = dadd i64 %sum_33, i64 %mult_34" [gemm.c:15]   --->   Operation 2017 'dadd' 'sum_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 5.86>
ST_181 : Operation 2018 [2/5] (5.86ns)   --->   "%sum_34 = dadd i64 %sum_33, i64 %mult_34" [gemm.c:15]   --->   Operation 2018 'dadd' 'sum_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 5.86>
ST_182 : Operation 2019 [1/5] (5.86ns)   --->   "%sum_34 = dadd i64 %sum_33, i64 %mult_34" [gemm.c:15]   --->   Operation 2019 'dadd' 'sum_34' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2020 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_34, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2020 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 183 <SV = 182> <Delay = 5.86>
ST_183 : Operation 2021 [5/5] (5.86ns)   --->   "%sum_35 = dadd i64 %sum_34, i64 %mult_35" [gemm.c:15]   --->   Operation 2021 'dadd' 'sum_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 5.86>
ST_184 : Operation 2022 [4/5] (5.86ns)   --->   "%sum_35 = dadd i64 %sum_34, i64 %mult_35" [gemm.c:15]   --->   Operation 2022 'dadd' 'sum_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.86>
ST_185 : Operation 2023 [3/5] (5.86ns)   --->   "%sum_35 = dadd i64 %sum_34, i64 %mult_35" [gemm.c:15]   --->   Operation 2023 'dadd' 'sum_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 5.86>
ST_186 : Operation 2024 [2/5] (5.86ns)   --->   "%sum_35 = dadd i64 %sum_34, i64 %mult_35" [gemm.c:15]   --->   Operation 2024 'dadd' 'sum_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 5.86>
ST_187 : Operation 2025 [1/5] (5.86ns)   --->   "%sum_35 = dadd i64 %sum_34, i64 %mult_35" [gemm.c:15]   --->   Operation 2025 'dadd' 'sum_35' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2026 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_35, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2026 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 188 <SV = 187> <Delay = 5.86>
ST_188 : Operation 2027 [5/5] (5.86ns)   --->   "%sum_36 = dadd i64 %sum_35, i64 %mult_36" [gemm.c:15]   --->   Operation 2027 'dadd' 'sum_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 5.86>
ST_189 : Operation 2028 [4/5] (5.86ns)   --->   "%sum_36 = dadd i64 %sum_35, i64 %mult_36" [gemm.c:15]   --->   Operation 2028 'dadd' 'sum_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 5.86>
ST_190 : Operation 2029 [3/5] (5.86ns)   --->   "%sum_36 = dadd i64 %sum_35, i64 %mult_36" [gemm.c:15]   --->   Operation 2029 'dadd' 'sum_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 5.86>
ST_191 : Operation 2030 [2/5] (5.86ns)   --->   "%sum_36 = dadd i64 %sum_35, i64 %mult_36" [gemm.c:15]   --->   Operation 2030 'dadd' 'sum_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 5.86>
ST_192 : Operation 2031 [1/5] (5.86ns)   --->   "%sum_36 = dadd i64 %sum_35, i64 %mult_36" [gemm.c:15]   --->   Operation 2031 'dadd' 'sum_36' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2032 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_36, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2032 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 193 <SV = 192> <Delay = 5.86>
ST_193 : Operation 2033 [5/5] (5.86ns)   --->   "%sum_37 = dadd i64 %sum_36, i64 %mult_37" [gemm.c:15]   --->   Operation 2033 'dadd' 'sum_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 5.86>
ST_194 : Operation 2034 [4/5] (5.86ns)   --->   "%sum_37 = dadd i64 %sum_36, i64 %mult_37" [gemm.c:15]   --->   Operation 2034 'dadd' 'sum_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 5.86>
ST_195 : Operation 2035 [3/5] (5.86ns)   --->   "%sum_37 = dadd i64 %sum_36, i64 %mult_37" [gemm.c:15]   --->   Operation 2035 'dadd' 'sum_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 5.86>
ST_196 : Operation 2036 [2/5] (5.86ns)   --->   "%sum_37 = dadd i64 %sum_36, i64 %mult_37" [gemm.c:15]   --->   Operation 2036 'dadd' 'sum_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 5.86>
ST_197 : Operation 2037 [1/5] (5.86ns)   --->   "%sum_37 = dadd i64 %sum_36, i64 %mult_37" [gemm.c:15]   --->   Operation 2037 'dadd' 'sum_37' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2038 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_37, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2038 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 198 <SV = 197> <Delay = 5.86>
ST_198 : Operation 2039 [5/5] (5.86ns)   --->   "%sum_38 = dadd i64 %sum_37, i64 %mult_38" [gemm.c:15]   --->   Operation 2039 'dadd' 'sum_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 5.86>
ST_199 : Operation 2040 [4/5] (5.86ns)   --->   "%sum_38 = dadd i64 %sum_37, i64 %mult_38" [gemm.c:15]   --->   Operation 2040 'dadd' 'sum_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 5.86>
ST_200 : Operation 2041 [3/5] (5.86ns)   --->   "%sum_38 = dadd i64 %sum_37, i64 %mult_38" [gemm.c:15]   --->   Operation 2041 'dadd' 'sum_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 5.86>
ST_201 : Operation 2042 [2/5] (5.86ns)   --->   "%sum_38 = dadd i64 %sum_37, i64 %mult_38" [gemm.c:15]   --->   Operation 2042 'dadd' 'sum_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 5.86>
ST_202 : Operation 2043 [1/5] (5.86ns)   --->   "%sum_38 = dadd i64 %sum_37, i64 %mult_38" [gemm.c:15]   --->   Operation 2043 'dadd' 'sum_38' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2044 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_38, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2044 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 203 <SV = 202> <Delay = 5.86>
ST_203 : Operation 2045 [5/5] (5.86ns)   --->   "%sum_39 = dadd i64 %sum_38, i64 %mult_39" [gemm.c:15]   --->   Operation 2045 'dadd' 'sum_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 5.86>
ST_204 : Operation 2046 [4/5] (5.86ns)   --->   "%sum_39 = dadd i64 %sum_38, i64 %mult_39" [gemm.c:15]   --->   Operation 2046 'dadd' 'sum_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 5.86>
ST_205 : Operation 2047 [3/5] (5.86ns)   --->   "%sum_39 = dadd i64 %sum_38, i64 %mult_39" [gemm.c:15]   --->   Operation 2047 'dadd' 'sum_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 5.86>
ST_206 : Operation 2048 [2/5] (5.86ns)   --->   "%sum_39 = dadd i64 %sum_38, i64 %mult_39" [gemm.c:15]   --->   Operation 2048 'dadd' 'sum_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 5.86>
ST_207 : Operation 2049 [1/5] (5.86ns)   --->   "%sum_39 = dadd i64 %sum_38, i64 %mult_39" [gemm.c:15]   --->   Operation 2049 'dadd' 'sum_39' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2050 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_39, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2050 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 208 <SV = 207> <Delay = 5.86>
ST_208 : Operation 2051 [5/5] (5.86ns)   --->   "%sum_40 = dadd i64 %sum_39, i64 %mult_40" [gemm.c:15]   --->   Operation 2051 'dadd' 'sum_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 5.86>
ST_209 : Operation 2052 [4/5] (5.86ns)   --->   "%sum_40 = dadd i64 %sum_39, i64 %mult_40" [gemm.c:15]   --->   Operation 2052 'dadd' 'sum_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 5.86>
ST_210 : Operation 2053 [3/5] (5.86ns)   --->   "%sum_40 = dadd i64 %sum_39, i64 %mult_40" [gemm.c:15]   --->   Operation 2053 'dadd' 'sum_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 5.86>
ST_211 : Operation 2054 [2/5] (5.86ns)   --->   "%sum_40 = dadd i64 %sum_39, i64 %mult_40" [gemm.c:15]   --->   Operation 2054 'dadd' 'sum_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 5.86>
ST_212 : Operation 2055 [1/5] (5.86ns)   --->   "%sum_40 = dadd i64 %sum_39, i64 %mult_40" [gemm.c:15]   --->   Operation 2055 'dadd' 'sum_40' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2056 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_40, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2056 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 213 <SV = 212> <Delay = 5.86>
ST_213 : Operation 2057 [5/5] (5.86ns)   --->   "%sum_41 = dadd i64 %sum_40, i64 %mult_41" [gemm.c:15]   --->   Operation 2057 'dadd' 'sum_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 5.86>
ST_214 : Operation 2058 [4/5] (5.86ns)   --->   "%sum_41 = dadd i64 %sum_40, i64 %mult_41" [gemm.c:15]   --->   Operation 2058 'dadd' 'sum_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 5.86>
ST_215 : Operation 2059 [3/5] (5.86ns)   --->   "%sum_41 = dadd i64 %sum_40, i64 %mult_41" [gemm.c:15]   --->   Operation 2059 'dadd' 'sum_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 5.86>
ST_216 : Operation 2060 [2/5] (5.86ns)   --->   "%sum_41 = dadd i64 %sum_40, i64 %mult_41" [gemm.c:15]   --->   Operation 2060 'dadd' 'sum_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 5.86>
ST_217 : Operation 2061 [1/5] (5.86ns)   --->   "%sum_41 = dadd i64 %sum_40, i64 %mult_41" [gemm.c:15]   --->   Operation 2061 'dadd' 'sum_41' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2062 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_41, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2062 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 218 <SV = 217> <Delay = 5.86>
ST_218 : Operation 2063 [5/5] (5.86ns)   --->   "%sum_42 = dadd i64 %sum_41, i64 %mult_42" [gemm.c:15]   --->   Operation 2063 'dadd' 'sum_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 5.86>
ST_219 : Operation 2064 [4/5] (5.86ns)   --->   "%sum_42 = dadd i64 %sum_41, i64 %mult_42" [gemm.c:15]   --->   Operation 2064 'dadd' 'sum_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 5.86>
ST_220 : Operation 2065 [3/5] (5.86ns)   --->   "%sum_42 = dadd i64 %sum_41, i64 %mult_42" [gemm.c:15]   --->   Operation 2065 'dadd' 'sum_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 5.86>
ST_221 : Operation 2066 [2/5] (5.86ns)   --->   "%sum_42 = dadd i64 %sum_41, i64 %mult_42" [gemm.c:15]   --->   Operation 2066 'dadd' 'sum_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 5.86>
ST_222 : Operation 2067 [1/5] (5.86ns)   --->   "%sum_42 = dadd i64 %sum_41, i64 %mult_42" [gemm.c:15]   --->   Operation 2067 'dadd' 'sum_42' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2068 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_42, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2068 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 223 <SV = 222> <Delay = 5.86>
ST_223 : Operation 2069 [5/5] (5.86ns)   --->   "%sum_43 = dadd i64 %sum_42, i64 %mult_43" [gemm.c:15]   --->   Operation 2069 'dadd' 'sum_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 5.86>
ST_224 : Operation 2070 [4/5] (5.86ns)   --->   "%sum_43 = dadd i64 %sum_42, i64 %mult_43" [gemm.c:15]   --->   Operation 2070 'dadd' 'sum_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 5.86>
ST_225 : Operation 2071 [3/5] (5.86ns)   --->   "%sum_43 = dadd i64 %sum_42, i64 %mult_43" [gemm.c:15]   --->   Operation 2071 'dadd' 'sum_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 5.86>
ST_226 : Operation 2072 [2/5] (5.86ns)   --->   "%sum_43 = dadd i64 %sum_42, i64 %mult_43" [gemm.c:15]   --->   Operation 2072 'dadd' 'sum_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 5.86>
ST_227 : Operation 2073 [1/5] (5.86ns)   --->   "%sum_43 = dadd i64 %sum_42, i64 %mult_43" [gemm.c:15]   --->   Operation 2073 'dadd' 'sum_43' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2074 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_43, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2074 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 228 <SV = 227> <Delay = 5.86>
ST_228 : Operation 2075 [5/5] (5.86ns)   --->   "%sum_44 = dadd i64 %sum_43, i64 %mult_44" [gemm.c:15]   --->   Operation 2075 'dadd' 'sum_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 5.86>
ST_229 : Operation 2076 [4/5] (5.86ns)   --->   "%sum_44 = dadd i64 %sum_43, i64 %mult_44" [gemm.c:15]   --->   Operation 2076 'dadd' 'sum_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 5.86>
ST_230 : Operation 2077 [3/5] (5.86ns)   --->   "%sum_44 = dadd i64 %sum_43, i64 %mult_44" [gemm.c:15]   --->   Operation 2077 'dadd' 'sum_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 5.86>
ST_231 : Operation 2078 [2/5] (5.86ns)   --->   "%sum_44 = dadd i64 %sum_43, i64 %mult_44" [gemm.c:15]   --->   Operation 2078 'dadd' 'sum_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 5.86>
ST_232 : Operation 2079 [1/5] (5.86ns)   --->   "%sum_44 = dadd i64 %sum_43, i64 %mult_44" [gemm.c:15]   --->   Operation 2079 'dadd' 'sum_44' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2080 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_44, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2080 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 233 <SV = 232> <Delay = 5.86>
ST_233 : Operation 2081 [5/5] (5.86ns)   --->   "%sum_45 = dadd i64 %sum_44, i64 %mult_45" [gemm.c:15]   --->   Operation 2081 'dadd' 'sum_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 5.86>
ST_234 : Operation 2082 [4/5] (5.86ns)   --->   "%sum_45 = dadd i64 %sum_44, i64 %mult_45" [gemm.c:15]   --->   Operation 2082 'dadd' 'sum_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 5.86>
ST_235 : Operation 2083 [3/5] (5.86ns)   --->   "%sum_45 = dadd i64 %sum_44, i64 %mult_45" [gemm.c:15]   --->   Operation 2083 'dadd' 'sum_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 5.86>
ST_236 : Operation 2084 [2/5] (5.86ns)   --->   "%sum_45 = dadd i64 %sum_44, i64 %mult_45" [gemm.c:15]   --->   Operation 2084 'dadd' 'sum_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 5.86>
ST_237 : Operation 2085 [1/5] (5.86ns)   --->   "%sum_45 = dadd i64 %sum_44, i64 %mult_45" [gemm.c:15]   --->   Operation 2085 'dadd' 'sum_45' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2086 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_45, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2086 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 238 <SV = 237> <Delay = 5.86>
ST_238 : Operation 2087 [5/5] (5.86ns)   --->   "%sum_46 = dadd i64 %sum_45, i64 %mult_46" [gemm.c:15]   --->   Operation 2087 'dadd' 'sum_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 5.86>
ST_239 : Operation 2088 [4/5] (5.86ns)   --->   "%sum_46 = dadd i64 %sum_45, i64 %mult_46" [gemm.c:15]   --->   Operation 2088 'dadd' 'sum_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 5.86>
ST_240 : Operation 2089 [3/5] (5.86ns)   --->   "%sum_46 = dadd i64 %sum_45, i64 %mult_46" [gemm.c:15]   --->   Operation 2089 'dadd' 'sum_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 5.86>
ST_241 : Operation 2090 [2/5] (5.86ns)   --->   "%sum_46 = dadd i64 %sum_45, i64 %mult_46" [gemm.c:15]   --->   Operation 2090 'dadd' 'sum_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 5.86>
ST_242 : Operation 2091 [1/5] (5.86ns)   --->   "%sum_46 = dadd i64 %sum_45, i64 %mult_46" [gemm.c:15]   --->   Operation 2091 'dadd' 'sum_46' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2092 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_46, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2092 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 243 <SV = 242> <Delay = 5.86>
ST_243 : Operation 2093 [5/5] (5.86ns)   --->   "%sum_47 = dadd i64 %sum_46, i64 %mult_47" [gemm.c:15]   --->   Operation 2093 'dadd' 'sum_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 5.86>
ST_244 : Operation 2094 [4/5] (5.86ns)   --->   "%sum_47 = dadd i64 %sum_46, i64 %mult_47" [gemm.c:15]   --->   Operation 2094 'dadd' 'sum_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 5.86>
ST_245 : Operation 2095 [3/5] (5.86ns)   --->   "%sum_47 = dadd i64 %sum_46, i64 %mult_47" [gemm.c:15]   --->   Operation 2095 'dadd' 'sum_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 5.86>
ST_246 : Operation 2096 [2/5] (5.86ns)   --->   "%sum_47 = dadd i64 %sum_46, i64 %mult_47" [gemm.c:15]   --->   Operation 2096 'dadd' 'sum_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 5.86>
ST_247 : Operation 2097 [1/5] (5.86ns)   --->   "%sum_47 = dadd i64 %sum_46, i64 %mult_47" [gemm.c:15]   --->   Operation 2097 'dadd' 'sum_47' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2098 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_47, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2098 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 248 <SV = 247> <Delay = 5.86>
ST_248 : Operation 2099 [5/5] (5.86ns)   --->   "%sum_48 = dadd i64 %sum_47, i64 %mult_48" [gemm.c:15]   --->   Operation 2099 'dadd' 'sum_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 5.86>
ST_249 : Operation 2100 [4/5] (5.86ns)   --->   "%sum_48 = dadd i64 %sum_47, i64 %mult_48" [gemm.c:15]   --->   Operation 2100 'dadd' 'sum_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 5.86>
ST_250 : Operation 2101 [3/5] (5.86ns)   --->   "%sum_48 = dadd i64 %sum_47, i64 %mult_48" [gemm.c:15]   --->   Operation 2101 'dadd' 'sum_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 5.86>
ST_251 : Operation 2102 [2/5] (5.86ns)   --->   "%sum_48 = dadd i64 %sum_47, i64 %mult_48" [gemm.c:15]   --->   Operation 2102 'dadd' 'sum_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 5.86>
ST_252 : Operation 2103 [1/5] (5.86ns)   --->   "%sum_48 = dadd i64 %sum_47, i64 %mult_48" [gemm.c:15]   --->   Operation 2103 'dadd' 'sum_48' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2104 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_48, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2104 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 253 <SV = 252> <Delay = 5.86>
ST_253 : Operation 2105 [5/5] (5.86ns)   --->   "%sum_49 = dadd i64 %sum_48, i64 %mult_49" [gemm.c:15]   --->   Operation 2105 'dadd' 'sum_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 5.86>
ST_254 : Operation 2106 [4/5] (5.86ns)   --->   "%sum_49 = dadd i64 %sum_48, i64 %mult_49" [gemm.c:15]   --->   Operation 2106 'dadd' 'sum_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 5.86>
ST_255 : Operation 2107 [3/5] (5.86ns)   --->   "%sum_49 = dadd i64 %sum_48, i64 %mult_49" [gemm.c:15]   --->   Operation 2107 'dadd' 'sum_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 5.86>
ST_256 : Operation 2108 [2/5] (5.86ns)   --->   "%sum_49 = dadd i64 %sum_48, i64 %mult_49" [gemm.c:15]   --->   Operation 2108 'dadd' 'sum_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 5.86>
ST_257 : Operation 2109 [1/5] (5.86ns)   --->   "%sum_49 = dadd i64 %sum_48, i64 %mult_49" [gemm.c:15]   --->   Operation 2109 'dadd' 'sum_49' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2110 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_49, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2110 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 258 <SV = 257> <Delay = 5.86>
ST_258 : Operation 2111 [5/5] (5.86ns)   --->   "%sum_50 = dadd i64 %sum_49, i64 %mult_50" [gemm.c:15]   --->   Operation 2111 'dadd' 'sum_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 5.86>
ST_259 : Operation 2112 [4/5] (5.86ns)   --->   "%sum_50 = dadd i64 %sum_49, i64 %mult_50" [gemm.c:15]   --->   Operation 2112 'dadd' 'sum_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 5.86>
ST_260 : Operation 2113 [3/5] (5.86ns)   --->   "%sum_50 = dadd i64 %sum_49, i64 %mult_50" [gemm.c:15]   --->   Operation 2113 'dadd' 'sum_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 5.86>
ST_261 : Operation 2114 [2/5] (5.86ns)   --->   "%sum_50 = dadd i64 %sum_49, i64 %mult_50" [gemm.c:15]   --->   Operation 2114 'dadd' 'sum_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 5.86>
ST_262 : Operation 2115 [1/5] (5.86ns)   --->   "%sum_50 = dadd i64 %sum_49, i64 %mult_50" [gemm.c:15]   --->   Operation 2115 'dadd' 'sum_50' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2116 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_50, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2116 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 263 <SV = 262> <Delay = 5.86>
ST_263 : Operation 2117 [5/5] (5.86ns)   --->   "%sum_51 = dadd i64 %sum_50, i64 %mult_51" [gemm.c:15]   --->   Operation 2117 'dadd' 'sum_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 5.86>
ST_264 : Operation 2118 [4/5] (5.86ns)   --->   "%sum_51 = dadd i64 %sum_50, i64 %mult_51" [gemm.c:15]   --->   Operation 2118 'dadd' 'sum_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 5.86>
ST_265 : Operation 2119 [3/5] (5.86ns)   --->   "%sum_51 = dadd i64 %sum_50, i64 %mult_51" [gemm.c:15]   --->   Operation 2119 'dadd' 'sum_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 5.86>
ST_266 : Operation 2120 [2/5] (5.86ns)   --->   "%sum_51 = dadd i64 %sum_50, i64 %mult_51" [gemm.c:15]   --->   Operation 2120 'dadd' 'sum_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 5.86>
ST_267 : Operation 2121 [1/5] (5.86ns)   --->   "%sum_51 = dadd i64 %sum_50, i64 %mult_51" [gemm.c:15]   --->   Operation 2121 'dadd' 'sum_51' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2122 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_51, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2122 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 268 <SV = 267> <Delay = 5.86>
ST_268 : Operation 2123 [5/5] (5.86ns)   --->   "%sum_52 = dadd i64 %sum_51, i64 %mult_52" [gemm.c:15]   --->   Operation 2123 'dadd' 'sum_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 5.86>
ST_269 : Operation 2124 [4/5] (5.86ns)   --->   "%sum_52 = dadd i64 %sum_51, i64 %mult_52" [gemm.c:15]   --->   Operation 2124 'dadd' 'sum_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 5.86>
ST_270 : Operation 2125 [3/5] (5.86ns)   --->   "%sum_52 = dadd i64 %sum_51, i64 %mult_52" [gemm.c:15]   --->   Operation 2125 'dadd' 'sum_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 5.86>
ST_271 : Operation 2126 [2/5] (5.86ns)   --->   "%sum_52 = dadd i64 %sum_51, i64 %mult_52" [gemm.c:15]   --->   Operation 2126 'dadd' 'sum_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 5.86>
ST_272 : Operation 2127 [1/5] (5.86ns)   --->   "%sum_52 = dadd i64 %sum_51, i64 %mult_52" [gemm.c:15]   --->   Operation 2127 'dadd' 'sum_52' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2128 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_52, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2128 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 273 <SV = 272> <Delay = 5.86>
ST_273 : Operation 2129 [5/5] (5.86ns)   --->   "%sum_53 = dadd i64 %sum_52, i64 %mult_53" [gemm.c:15]   --->   Operation 2129 'dadd' 'sum_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 5.86>
ST_274 : Operation 2130 [4/5] (5.86ns)   --->   "%sum_53 = dadd i64 %sum_52, i64 %mult_53" [gemm.c:15]   --->   Operation 2130 'dadd' 'sum_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 5.86>
ST_275 : Operation 2131 [3/5] (5.86ns)   --->   "%sum_53 = dadd i64 %sum_52, i64 %mult_53" [gemm.c:15]   --->   Operation 2131 'dadd' 'sum_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 5.86>
ST_276 : Operation 2132 [2/5] (5.86ns)   --->   "%sum_53 = dadd i64 %sum_52, i64 %mult_53" [gemm.c:15]   --->   Operation 2132 'dadd' 'sum_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 5.86>
ST_277 : Operation 2133 [1/5] (5.86ns)   --->   "%sum_53 = dadd i64 %sum_52, i64 %mult_53" [gemm.c:15]   --->   Operation 2133 'dadd' 'sum_53' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2134 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_53, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2134 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 278 <SV = 277> <Delay = 5.86>
ST_278 : Operation 2135 [5/5] (5.86ns)   --->   "%sum_54 = dadd i64 %sum_53, i64 %mult_54" [gemm.c:15]   --->   Operation 2135 'dadd' 'sum_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 5.86>
ST_279 : Operation 2136 [4/5] (5.86ns)   --->   "%sum_54 = dadd i64 %sum_53, i64 %mult_54" [gemm.c:15]   --->   Operation 2136 'dadd' 'sum_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 5.86>
ST_280 : Operation 2137 [3/5] (5.86ns)   --->   "%sum_54 = dadd i64 %sum_53, i64 %mult_54" [gemm.c:15]   --->   Operation 2137 'dadd' 'sum_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 5.86>
ST_281 : Operation 2138 [2/5] (5.86ns)   --->   "%sum_54 = dadd i64 %sum_53, i64 %mult_54" [gemm.c:15]   --->   Operation 2138 'dadd' 'sum_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 5.86>
ST_282 : Operation 2139 [1/5] (5.86ns)   --->   "%sum_54 = dadd i64 %sum_53, i64 %mult_54" [gemm.c:15]   --->   Operation 2139 'dadd' 'sum_54' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2140 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_54, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2140 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 283 <SV = 282> <Delay = 5.86>
ST_283 : Operation 2141 [5/5] (5.86ns)   --->   "%sum_55 = dadd i64 %sum_54, i64 %mult_55" [gemm.c:15]   --->   Operation 2141 'dadd' 'sum_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 5.86>
ST_284 : Operation 2142 [4/5] (5.86ns)   --->   "%sum_55 = dadd i64 %sum_54, i64 %mult_55" [gemm.c:15]   --->   Operation 2142 'dadd' 'sum_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 5.86>
ST_285 : Operation 2143 [3/5] (5.86ns)   --->   "%sum_55 = dadd i64 %sum_54, i64 %mult_55" [gemm.c:15]   --->   Operation 2143 'dadd' 'sum_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 5.86>
ST_286 : Operation 2144 [2/5] (5.86ns)   --->   "%sum_55 = dadd i64 %sum_54, i64 %mult_55" [gemm.c:15]   --->   Operation 2144 'dadd' 'sum_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 5.86>
ST_287 : Operation 2145 [1/5] (5.86ns)   --->   "%sum_55 = dadd i64 %sum_54, i64 %mult_55" [gemm.c:15]   --->   Operation 2145 'dadd' 'sum_55' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2146 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_55, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2146 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 288 <SV = 287> <Delay = 5.86>
ST_288 : Operation 2147 [5/5] (5.86ns)   --->   "%sum_56 = dadd i64 %sum_55, i64 %mult_56" [gemm.c:15]   --->   Operation 2147 'dadd' 'sum_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 5.86>
ST_289 : Operation 2148 [4/5] (5.86ns)   --->   "%sum_56 = dadd i64 %sum_55, i64 %mult_56" [gemm.c:15]   --->   Operation 2148 'dadd' 'sum_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 5.86>
ST_290 : Operation 2149 [3/5] (5.86ns)   --->   "%sum_56 = dadd i64 %sum_55, i64 %mult_56" [gemm.c:15]   --->   Operation 2149 'dadd' 'sum_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 5.86>
ST_291 : Operation 2150 [2/5] (5.86ns)   --->   "%sum_56 = dadd i64 %sum_55, i64 %mult_56" [gemm.c:15]   --->   Operation 2150 'dadd' 'sum_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 5.86>
ST_292 : Operation 2151 [1/5] (5.86ns)   --->   "%sum_56 = dadd i64 %sum_55, i64 %mult_56" [gemm.c:15]   --->   Operation 2151 'dadd' 'sum_56' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2152 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_56, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2152 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 293 <SV = 292> <Delay = 5.86>
ST_293 : Operation 2153 [5/5] (5.86ns)   --->   "%sum_57 = dadd i64 %sum_56, i64 %mult_57" [gemm.c:15]   --->   Operation 2153 'dadd' 'sum_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 5.86>
ST_294 : Operation 2154 [4/5] (5.86ns)   --->   "%sum_57 = dadd i64 %sum_56, i64 %mult_57" [gemm.c:15]   --->   Operation 2154 'dadd' 'sum_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 5.86>
ST_295 : Operation 2155 [3/5] (5.86ns)   --->   "%sum_57 = dadd i64 %sum_56, i64 %mult_57" [gemm.c:15]   --->   Operation 2155 'dadd' 'sum_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 5.86>
ST_296 : Operation 2156 [2/5] (5.86ns)   --->   "%sum_57 = dadd i64 %sum_56, i64 %mult_57" [gemm.c:15]   --->   Operation 2156 'dadd' 'sum_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 5.86>
ST_297 : Operation 2157 [1/5] (5.86ns)   --->   "%sum_57 = dadd i64 %sum_56, i64 %mult_57" [gemm.c:15]   --->   Operation 2157 'dadd' 'sum_57' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2158 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_57, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2158 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 298 <SV = 297> <Delay = 5.86>
ST_298 : Operation 2159 [5/5] (5.86ns)   --->   "%sum_58 = dadd i64 %sum_57, i64 %mult_58" [gemm.c:15]   --->   Operation 2159 'dadd' 'sum_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 5.86>
ST_299 : Operation 2160 [4/5] (5.86ns)   --->   "%sum_58 = dadd i64 %sum_57, i64 %mult_58" [gemm.c:15]   --->   Operation 2160 'dadd' 'sum_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 5.86>
ST_300 : Operation 2161 [3/5] (5.86ns)   --->   "%sum_58 = dadd i64 %sum_57, i64 %mult_58" [gemm.c:15]   --->   Operation 2161 'dadd' 'sum_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 5.86>
ST_301 : Operation 2162 [2/5] (5.86ns)   --->   "%sum_58 = dadd i64 %sum_57, i64 %mult_58" [gemm.c:15]   --->   Operation 2162 'dadd' 'sum_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 5.86>
ST_302 : Operation 2163 [1/5] (5.86ns)   --->   "%sum_58 = dadd i64 %sum_57, i64 %mult_58" [gemm.c:15]   --->   Operation 2163 'dadd' 'sum_58' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2164 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_58, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2164 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 303 <SV = 302> <Delay = 5.86>
ST_303 : Operation 2165 [5/5] (5.86ns)   --->   "%sum_59 = dadd i64 %sum_58, i64 %mult_59" [gemm.c:15]   --->   Operation 2165 'dadd' 'sum_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 5.86>
ST_304 : Operation 2166 [4/5] (5.86ns)   --->   "%sum_59 = dadd i64 %sum_58, i64 %mult_59" [gemm.c:15]   --->   Operation 2166 'dadd' 'sum_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 5.86>
ST_305 : Operation 2167 [3/5] (5.86ns)   --->   "%sum_59 = dadd i64 %sum_58, i64 %mult_59" [gemm.c:15]   --->   Operation 2167 'dadd' 'sum_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 5.86>
ST_306 : Operation 2168 [2/5] (5.86ns)   --->   "%sum_59 = dadd i64 %sum_58, i64 %mult_59" [gemm.c:15]   --->   Operation 2168 'dadd' 'sum_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 5.86>
ST_307 : Operation 2169 [1/5] (5.86ns)   --->   "%sum_59 = dadd i64 %sum_58, i64 %mult_59" [gemm.c:15]   --->   Operation 2169 'dadd' 'sum_59' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2170 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_59, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2170 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 308 <SV = 307> <Delay = 5.86>
ST_308 : Operation 2171 [5/5] (5.86ns)   --->   "%sum_60 = dadd i64 %sum_59, i64 %mult_60" [gemm.c:15]   --->   Operation 2171 'dadd' 'sum_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 5.86>
ST_309 : Operation 2172 [4/5] (5.86ns)   --->   "%sum_60 = dadd i64 %sum_59, i64 %mult_60" [gemm.c:15]   --->   Operation 2172 'dadd' 'sum_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 5.86>
ST_310 : Operation 2173 [3/5] (5.86ns)   --->   "%sum_60 = dadd i64 %sum_59, i64 %mult_60" [gemm.c:15]   --->   Operation 2173 'dadd' 'sum_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 5.86>
ST_311 : Operation 2174 [2/5] (5.86ns)   --->   "%sum_60 = dadd i64 %sum_59, i64 %mult_60" [gemm.c:15]   --->   Operation 2174 'dadd' 'sum_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 5.86>
ST_312 : Operation 2175 [1/5] (5.86ns)   --->   "%sum_60 = dadd i64 %sum_59, i64 %mult_60" [gemm.c:15]   --->   Operation 2175 'dadd' 'sum_60' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2176 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_60, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2176 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 313 <SV = 312> <Delay = 5.86>
ST_313 : Operation 2177 [5/5] (5.86ns)   --->   "%sum_61 = dadd i64 %sum_60, i64 %mult_61" [gemm.c:15]   --->   Operation 2177 'dadd' 'sum_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 5.86>
ST_314 : Operation 2178 [4/5] (5.86ns)   --->   "%sum_61 = dadd i64 %sum_60, i64 %mult_61" [gemm.c:15]   --->   Operation 2178 'dadd' 'sum_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 5.86>
ST_315 : Operation 2179 [3/5] (5.86ns)   --->   "%sum_61 = dadd i64 %sum_60, i64 %mult_61" [gemm.c:15]   --->   Operation 2179 'dadd' 'sum_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 5.86>
ST_316 : Operation 2180 [2/5] (5.86ns)   --->   "%sum_61 = dadd i64 %sum_60, i64 %mult_61" [gemm.c:15]   --->   Operation 2180 'dadd' 'sum_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 5.86>
ST_317 : Operation 2181 [1/5] (5.86ns)   --->   "%sum_61 = dadd i64 %sum_60, i64 %mult_61" [gemm.c:15]   --->   Operation 2181 'dadd' 'sum_61' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 2182 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_61, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2182 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>

State 318 <SV = 317> <Delay = 5.86>
ST_318 : Operation 2183 [5/5] (5.86ns)   --->   "%sum_62 = dadd i64 %sum_61, i64 %mult_62" [gemm.c:15]   --->   Operation 2183 'dadd' 'sum_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 5.86>
ST_319 : Operation 2184 [4/5] (5.86ns)   --->   "%sum_62 = dadd i64 %sum_61, i64 %mult_62" [gemm.c:15]   --->   Operation 2184 'dadd' 'sum_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 2672 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2672 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 320 <SV = 319> <Delay = 5.86>
ST_320 : Operation 2185 [3/5] (5.86ns)   --->   "%sum_62 = dadd i64 %sum_61, i64 %mult_62" [gemm.c:15]   --->   Operation 2185 'dadd' 'sum_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 5.86>
ST_321 : Operation 2186 [2/5] (5.86ns)   --->   "%sum_62 = dadd i64 %sum_61, i64 %mult_62" [gemm.c:15]   --->   Operation 2186 'dadd' 'sum_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 2187 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i10 %add_ln17_1" [gemm.c:17]   --->   Operation 2187 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2188 [1/1] (0.00ns)   --->   "%prod_0_addr = getelementptr i128 %prod_0, i64 0, i64 %zext_ln17_1" [gemm.c:17]   --->   Operation 2188 'getelementptr' 'prod_0_addr' <Predicate = (!tmp_95)> <Delay = 0.00>
ST_321 : Operation 2189 [2/2] (2.26ns)   --->   "%prod_0_load = load i10 %prod_0_addr" [gemm.c:17]   --->   Operation 2189 'load' 'prod_0_load' <Predicate = (!tmp_95)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_321 : Operation 2190 [1/1] (0.00ns)   --->   "%prod_1_addr = getelementptr i128 %prod_1, i64 0, i64 %zext_ln17_1" [gemm.c:17]   --->   Operation 2190 'getelementptr' 'prod_1_addr' <Predicate = (tmp_95)> <Delay = 0.00>
ST_321 : Operation 2191 [2/2] (2.26ns)   --->   "%prod_1_load = load i10 %prod_1_addr" [gemm.c:17]   --->   Operation 2191 'load' 'prod_1_load' <Predicate = (tmp_95)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>

State 322 <SV = 321> <Delay = 5.86>
ST_322 : Operation 2192 [1/5] (5.86ns)   --->   "%sum_62 = dadd i64 %sum_61, i64 %mult_62" [gemm.c:15]   --->   Operation 2192 'dadd' 'sum_62' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2193 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_62, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2193 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2194 [1/2] (2.26ns)   --->   "%prod_0_load = load i10 %prod_0_addr" [gemm.c:17]   --->   Operation 2194 'load' 'prod_0_load' <Predicate = (!tmp_95)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_322 : Operation 2195 [1/2] (2.26ns)   --->   "%prod_1_load = load i10 %prod_1_addr" [gemm.c:17]   --->   Operation 2195 'load' 'prod_1_load' <Predicate = (tmp_95)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>

State 323 <SV = 322> <Delay = 5.86>
ST_323 : Operation 2196 [5/5] (5.86ns)   --->   "%sum_63 = dadd i64 %sum_62, i64 %mult_63" [gemm.c:15]   --->   Operation 2196 'dadd' 'sum_63' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 5.86>
ST_324 : Operation 2197 [4/5] (5.86ns)   --->   "%sum_63 = dadd i64 %sum_62, i64 %mult_63" [gemm.c:15]   --->   Operation 2197 'dadd' 'sum_63' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 5.86>
ST_325 : Operation 2198 [3/5] (5.86ns)   --->   "%sum_63 = dadd i64 %sum_62, i64 %mult_63" [gemm.c:15]   --->   Operation 2198 'dadd' 'sum_63' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 5.86>
ST_326 : Operation 2199 [2/5] (5.86ns)   --->   "%sum_63 = dadd i64 %sum_62, i64 %mult_63" [gemm.c:15]   --->   Operation 2199 'dadd' 'sum_63' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 5.86>
ST_327 : Operation 2200 [1/5] (5.86ns)   --->   "%sum_63 = dadd i64 %sum_62, i64 %mult_63" [gemm.c:15]   --->   Operation 2200 'dadd' 'sum_63' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 2201 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_63, i64 508, i64 12, i64 18446744073709551615" [gemm.c:11]   --->   Operation 2201 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2202 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %sum_63" [gemm.c:17]   --->   Operation 2202 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>

State 328 <SV = 327> <Delay = 0.00>

State 329 <SV = 328> <Delay = 0.00>

State 330 <SV = 329> <Delay = 0.00>

State 331 <SV = 330> <Delay = 0.00>

State 332 <SV = 331> <Delay = 0.00>

State 333 <SV = 332> <Delay = 0.00>

State 334 <SV = 333> <Delay = 0.00>

State 335 <SV = 334> <Delay = 4.62>
ST_335 : Operation 2203 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_131" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/gemm/ncubed/dir_test.tcl:2]   --->   Operation 2203 'specpipeline' 'specpipeline_ln2' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2204 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_175" [gemm.c:4]   --->   Operation 2204 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2205 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183" [gemm.c:12]   --->   Operation 2205 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2206 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2206 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2207 [1/1] (0.00ns)   --->   "%rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin4" [gemm.c:13]   --->   Operation 2207 'specregionend' 'rend206' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2208 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182" [gemm.c:13]   --->   Operation 2208 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2209 [1/1] (0.00ns)   --->   "%rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin6" [gemm.c:14]   --->   Operation 2209 'specregionend' 'rend204' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2210 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194" [gemm.c:14]   --->   Operation 2210 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2211 [1/1] (0.00ns)   --->   "%rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin8" [gemm.c:15]   --->   Operation 2211 'specregionend' 'rend200' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2212 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193" [gemm.c:12]   --->   Operation 2212 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2213 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 64, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2213 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2214 [1/1] (0.00ns)   --->   "%rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin2" [gemm.c:13]   --->   Operation 2214 'specregionend' 'rend198' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2215 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192" [gemm.c:13]   --->   Operation 2215 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2216 [1/1] (0.00ns)   --->   "%rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin10" [gemm.c:14]   --->   Operation 2216 'specregionend' 'rend196' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2217 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178" [gemm.c:14]   --->   Operation 2217 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2218 [1/1] (0.00ns)   --->   "%rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin12" [gemm.c:15]   --->   Operation 2218 'specregionend' 'rend194' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2219 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177" [gemm.c:12]   --->   Operation 2219 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2220 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 128, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2220 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2221 [1/1] (0.00ns)   --->   "%rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin14" [gemm.c:13]   --->   Operation 2221 'specregionend' 'rend192' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2222 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189" [gemm.c:13]   --->   Operation 2222 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2223 [1/1] (0.00ns)   --->   "%rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin16" [gemm.c:14]   --->   Operation 2223 'specregionend' 'rend190' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2224 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [gemm.c:14]   --->   Operation 2224 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2225 [1/1] (0.00ns)   --->   "%rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin18" [gemm.c:15]   --->   Operation 2225 'specregionend' 'rend188' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2226 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129" [gemm.c:12]   --->   Operation 2226 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2227 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 192, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2227 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2228 [1/1] (0.00ns)   --->   "%rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin20" [gemm.c:13]   --->   Operation 2228 'specregionend' 'rend186' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2229 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173" [gemm.c:13]   --->   Operation 2229 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2230 [1/1] (0.00ns)   --->   "%rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin22" [gemm.c:14]   --->   Operation 2230 'specregionend' 'rend184' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2231 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172" [gemm.c:14]   --->   Operation 2231 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2232 [1/1] (0.00ns)   --->   "%rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin24" [gemm.c:15]   --->   Operation 2232 'specregionend' 'rend182' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2233 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132" [gemm.c:12]   --->   Operation 2233 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2234 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 256, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2234 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2235 [1/1] (0.00ns)   --->   "%rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin26" [gemm.c:13]   --->   Operation 2235 'specregionend' 'rend178' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2236 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146" [gemm.c:13]   --->   Operation 2236 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2237 [1/1] (0.00ns)   --->   "%rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin28" [gemm.c:14]   --->   Operation 2237 'specregionend' 'rend176' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2238 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195" [gemm.c:14]   --->   Operation 2238 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2239 [1/1] (0.00ns)   --->   "%rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin30" [gemm.c:15]   --->   Operation 2239 'specregionend' 'rend174' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2240 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181" [gemm.c:12]   --->   Operation 2240 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2241 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 320, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2241 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2242 [1/1] (0.00ns)   --->   "%rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin32" [gemm.c:13]   --->   Operation 2242 'specregionend' 'rend172' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2243 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180" [gemm.c:13]   --->   Operation 2243 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2244 [1/1] (0.00ns)   --->   "%rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin34" [gemm.c:14]   --->   Operation 2244 'specregionend' 'rend170' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2245 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179" [gemm.c:14]   --->   Operation 2245 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2246 [1/1] (0.00ns)   --->   "%rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin36" [gemm.c:15]   --->   Operation 2246 'specregionend' 'rend168' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2247 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191" [gemm.c:12]   --->   Operation 2247 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2248 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 384, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2248 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2249 [1/1] (0.00ns)   --->   "%rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin38" [gemm.c:13]   --->   Operation 2249 'specregionend' 'rend166' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2250 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174" [gemm.c:13]   --->   Operation 2250 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2251 [1/1] (0.00ns)   --->   "%rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin40" [gemm.c:14]   --->   Operation 2251 'specregionend' 'rend164' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2252 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108" [gemm.c:14]   --->   Operation 2252 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2253 [1/1] (0.00ns)   --->   "%rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin42" [gemm.c:15]   --->   Operation 2253 'specregionend' 'rend162' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2254 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168" [gemm.c:12]   --->   Operation 2254 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2255 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 448, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2255 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2256 [1/1] (0.00ns)   --->   "%rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin44" [gemm.c:13]   --->   Operation 2256 'specregionend' 'rend160' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2257 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167" [gemm.c:13]   --->   Operation 2257 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2258 [1/1] (0.00ns)   --->   "%rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin46" [gemm.c:14]   --->   Operation 2258 'specregionend' 'rend156' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2259 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166" [gemm.c:14]   --->   Operation 2259 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2260 [1/1] (0.00ns)   --->   "%rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin48" [gemm.c:15]   --->   Operation 2260 'specregionend' 'rend154' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2261 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165" [gemm.c:12]   --->   Operation 2261 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2262 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 512, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2262 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2263 [1/1] (0.00ns)   --->   "%rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin50" [gemm.c:13]   --->   Operation 2263 'specregionend' 'rend152' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2264 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164" [gemm.c:13]   --->   Operation 2264 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2265 [1/1] (0.00ns)   --->   "%rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin52" [gemm.c:14]   --->   Operation 2265 'specregionend' 'rend150' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2266 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163" [gemm.c:14]   --->   Operation 2266 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2267 [1/1] (0.00ns)   --->   "%rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin54" [gemm.c:15]   --->   Operation 2267 'specregionend' 'rend148' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2268 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162" [gemm.c:12]   --->   Operation 2268 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2269 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 576, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2269 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2270 [1/1] (0.00ns)   --->   "%rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin56" [gemm.c:13]   --->   Operation 2270 'specregionend' 'rend146' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2271 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161" [gemm.c:13]   --->   Operation 2271 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2272 [1/1] (0.00ns)   --->   "%rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin58" [gemm.c:14]   --->   Operation 2272 'specregionend' 'rend144' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2273 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160" [gemm.c:14]   --->   Operation 2273 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2274 [1/1] (0.00ns)   --->   "%rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin60" [gemm.c:15]   --->   Operation 2274 'specregionend' 'rend142' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2275 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147" [gemm.c:12]   --->   Operation 2275 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2276 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 640, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2276 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2277 [1/1] (0.00ns)   --->   "%rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin62" [gemm.c:13]   --->   Operation 2277 'specregionend' 'rend140' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2278 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [gemm.c:13]   --->   Operation 2278 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2279 [1/1] (0.00ns)   --->   "%rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin64" [gemm.c:14]   --->   Operation 2279 'specregionend' 'rend138' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2280 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170" [gemm.c:14]   --->   Operation 2280 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2281 [1/1] (0.00ns)   --->   "%rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin66" [gemm.c:15]   --->   Operation 2281 'specregionend' 'rend134' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2282 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169" [gemm.c:12]   --->   Operation 2282 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2283 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 704, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2283 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2284 [1/1] (0.00ns)   --->   "%rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin68" [gemm.c:13]   --->   Operation 2284 'specregionend' 'rend132' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2285 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155" [gemm.c:13]   --->   Operation 2285 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2286 [1/1] (0.00ns)   --->   "%rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin70" [gemm.c:14]   --->   Operation 2286 'specregionend' 'rend130' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2287 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154" [gemm.c:14]   --->   Operation 2287 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2288 [1/1] (0.00ns)   --->   "%rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin72" [gemm.c:15]   --->   Operation 2288 'specregionend' 'rend128' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2289 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153" [gemm.c:12]   --->   Operation 2289 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2290 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 768, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2290 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2291 [1/1] (0.00ns)   --->   "%rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin74" [gemm.c:13]   --->   Operation 2291 'specregionend' 'rend126' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2292 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152" [gemm.c:13]   --->   Operation 2292 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2293 [1/1] (0.00ns)   --->   "%rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin76" [gemm.c:14]   --->   Operation 2293 'specregionend' 'rend124' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2294 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151" [gemm.c:14]   --->   Operation 2294 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2295 [1/1] (0.00ns)   --->   "%rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin78" [gemm.c:15]   --->   Operation 2295 'specregionend' 'rend122' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2296 [1/1] (0.00ns)   --->   "%rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150" [gemm.c:12]   --->   Operation 2296 'specregionbegin' 'rbegin80' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2297 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 832, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2297 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2298 [1/1] (0.00ns)   --->   "%rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin80" [gemm.c:13]   --->   Operation 2298 'specregionend' 'rend120' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2299 [1/1] (0.00ns)   --->   "%rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149" [gemm.c:13]   --->   Operation 2299 'specregionbegin' 'rbegin82' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2300 [1/1] (0.00ns)   --->   "%rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin82" [gemm.c:14]   --->   Operation 2300 'specregionend' 'rend118' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2301 [1/1] (0.00ns)   --->   "%rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148" [gemm.c:14]   --->   Operation 2301 'specregionbegin' 'rbegin84' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2302 [1/1] (0.00ns)   --->   "%rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin84" [gemm.c:15]   --->   Operation 2302 'specregionend' 'rend116' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2303 [1/1] (0.00ns)   --->   "%rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [gemm.c:12]   --->   Operation 2303 'specregionbegin' 'rbegin86' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2304 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 896, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2304 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2305 [1/1] (0.00ns)   --->   "%rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin86" [gemm.c:13]   --->   Operation 2305 'specregionend' 'rend112' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2306 [1/1] (0.00ns)   --->   "%rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127" [gemm.c:13]   --->   Operation 2306 'specregionbegin' 'rbegin88' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2307 [1/1] (0.00ns)   --->   "%rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin88" [gemm.c:14]   --->   Operation 2307 'specregionend' 'rend110' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2308 [1/1] (0.00ns)   --->   "%rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139" [gemm.c:14]   --->   Operation 2308 'specregionbegin' 'rbegin90' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2309 [1/1] (0.00ns)   --->   "%rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin90" [gemm.c:15]   --->   Operation 2309 'specregionend' 'rend108' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2310 [1/1] (0.00ns)   --->   "%rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138" [gemm.c:12]   --->   Operation 2310 'specregionbegin' 'rbegin92' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2311 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 960, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2311 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2312 [1/1] (0.00ns)   --->   "%rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin92" [gemm.c:13]   --->   Operation 2312 'specregionend' 'rend106' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2313 [1/1] (0.00ns)   --->   "%rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137" [gemm.c:13]   --->   Operation 2313 'specregionbegin' 'rbegin94' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2314 [1/1] (0.00ns)   --->   "%rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin94" [gemm.c:14]   --->   Operation 2314 'specregionend' 'rend104' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2315 [1/1] (0.00ns)   --->   "%rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136" [gemm.c:14]   --->   Operation 2315 'specregionbegin' 'rbegin96' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2316 [1/1] (0.00ns)   --->   "%rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin96" [gemm.c:15]   --->   Operation 2316 'specregionend' 'rend102' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2317 [1/1] (0.00ns)   --->   "%rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135" [gemm.c:12]   --->   Operation 2317 'specregionbegin' 'rbegin98' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2318 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1024, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2318 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2319 [1/1] (0.00ns)   --->   "%rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin98" [gemm.c:13]   --->   Operation 2319 'specregionend' 'rend100' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2320 [1/1] (0.00ns)   --->   "%rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121" [gemm.c:13]   --->   Operation 2320 'specregionbegin' 'rbegin97' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2321 [1/1] (0.00ns)   --->   "%rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin97" [gemm.c:14]   --->   Operation 2321 'specregionend' 'rend98' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2322 [1/1] (0.00ns)   --->   "%rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171" [gemm.c:14]   --->   Operation 2322 'specregionbegin' 'rbegin95' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2323 [1/1] (0.00ns)   --->   "%rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin95" [gemm.c:15]   --->   Operation 2323 'specregionend' 'rend96' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2324 [1/1] (0.00ns)   --->   "%rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185" [gemm.c:12]   --->   Operation 2324 'specregionbegin' 'rbegin93' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2325 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1088, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2325 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2326 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin93" [gemm.c:13]   --->   Operation 2326 'specregionend' 'rend94' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2327 [1/1] (0.00ns)   --->   "%rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186" [gemm.c:13]   --->   Operation 2327 'specregionbegin' 'rbegin89' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2328 [1/1] (0.00ns)   --->   "%rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin89" [gemm.c:14]   --->   Operation 2328 'specregionend' 'rend90' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2329 [1/1] (0.00ns)   --->   "%rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143" [gemm.c:14]   --->   Operation 2329 'specregionbegin' 'rbegin87' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2330 [1/1] (0.00ns)   --->   "%rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin87" [gemm.c:15]   --->   Operation 2330 'specregionend' 'rend88' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2331 [1/1] (0.00ns)   --->   "%rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176" [gemm.c:12]   --->   Operation 2331 'specregionbegin' 'rbegin85' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2332 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1152, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2332 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2333 [1/1] (0.00ns)   --->   "%rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin85" [gemm.c:13]   --->   Operation 2333 'specregionend' 'rend86' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2334 [1/1] (0.00ns)   --->   "%rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128" [gemm.c:13]   --->   Operation 2334 'specregionbegin' 'rbegin83' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2335 [1/1] (0.00ns)   --->   "%rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin83" [gemm.c:14]   --->   Operation 2335 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2336 [1/1] (0.00ns)   --->   "%rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_140" [gemm.c:14]   --->   Operation 2336 'specregionbegin' 'rbegin81' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2337 [1/1] (0.00ns)   --->   "%rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_140, i32 %rbegin81" [gemm.c:15]   --->   Operation 2337 'specregionend' 'rend82' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2338 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126" [gemm.c:12]   --->   Operation 2338 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2339 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1216, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2339 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2340 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin79" [gemm.c:13]   --->   Operation 2340 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2341 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125" [gemm.c:13]   --->   Operation 2341 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2342 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin77" [gemm.c:14]   --->   Operation 2342 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2343 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124" [gemm.c:14]   --->   Operation 2343 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2344 [1/1] (0.00ns)   --->   "%rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin75" [gemm.c:15]   --->   Operation 2344 'specregionend' 'rend76' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2345 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123" [gemm.c:12]   --->   Operation 2345 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2346 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1280, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2346 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2347 [1/1] (0.00ns)   --->   "%rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin73" [gemm.c:13]   --->   Operation 2347 'specregionend' 'rend74' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2348 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122" [gemm.c:13]   --->   Operation 2348 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2349 [1/1] (0.00ns)   --->   "%rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin71" [gemm.c:14]   --->   Operation 2349 'specregionend' 'rend72' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2350 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_134" [gemm.c:14]   --->   Operation 2350 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2351 [1/1] (0.00ns)   --->   "%rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_134, i32 %rbegin67" [gemm.c:15]   --->   Operation 2351 'specregionend' 'rend68' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2352 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133" [gemm.c:12]   --->   Operation 2352 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2353 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1344, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2353 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2354 [1/1] (0.00ns)   --->   "%rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin65" [gemm.c:13]   --->   Operation 2354 'specregionend' 'rend66' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2355 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145" [gemm.c:13]   --->   Operation 2355 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2356 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin63" [gemm.c:14]   --->   Operation 2356 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2357 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144" [gemm.c:14]   --->   Operation 2357 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2358 [1/1] (0.00ns)   --->   "%rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin61" [gemm.c:15]   --->   Operation 2358 'specregionend' 'rend62' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2359 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120" [gemm.c:12]   --->   Operation 2359 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2360 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1408, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2360 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2361 [1/1] (0.00ns)   --->   "%rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin59" [gemm.c:13]   --->   Operation 2361 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2362 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142" [gemm.c:13]   --->   Operation 2362 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2363 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin57" [gemm.c:14]   --->   Operation 2363 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2364 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190" [gemm.c:14]   --->   Operation 2364 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2365 [1/1] (0.00ns)   --->   "%rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin55" [gemm.c:15]   --->   Operation 2365 'specregionend' 'rend56' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2366 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188" [gemm.c:12]   --->   Operation 2366 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2367 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1472, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2367 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2368 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin53" [gemm.c:13]   --->   Operation 2368 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2369 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156" [gemm.c:13]   --->   Operation 2369 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2370 [1/1] (0.00ns)   --->   "%rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin51" [gemm.c:14]   --->   Operation 2370 'specregionend' 'rend52' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2371 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118" [gemm.c:14]   --->   Operation 2371 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2372 [1/1] (0.00ns)   --->   "%rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin49" [gemm.c:15]   --->   Operation 2372 'specregionend' 'rend50' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2373 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117" [gemm.c:12]   --->   Operation 2373 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2374 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1536, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2374 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2375 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin45" [gemm.c:13]   --->   Operation 2375 'specregionend' 'rend46' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2376 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116" [gemm.c:13]   --->   Operation 2376 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2377 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin43" [gemm.c:14]   --->   Operation 2377 'specregionend' 'rend44' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2378 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115" [gemm.c:14]   --->   Operation 2378 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2379 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin41" [gemm.c:15]   --->   Operation 2379 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2380 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [gemm.c:12]   --->   Operation 2380 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2381 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1600, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2381 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2382 [1/1] (0.00ns)   --->   "%rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin39" [gemm.c:13]   --->   Operation 2382 'specregionend' 'rend40' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2383 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [gemm.c:13]   --->   Operation 2383 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2384 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin37" [gemm.c:14]   --->   Operation 2384 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2385 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [gemm.c:14]   --->   Operation 2385 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2386 [1/1] (0.00ns)   --->   "%rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin35" [gemm.c:15]   --->   Operation 2386 'specregionend' 'rend36' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2387 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111" [gemm.c:12]   --->   Operation 2387 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2388 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1664, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2388 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2389 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin33" [gemm.c:13]   --->   Operation 2389 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2390 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97" [gemm.c:13]   --->   Operation 2390 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2391 [1/1] (0.00ns)   --->   "%rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin31" [gemm.c:14]   --->   Operation 2391 'specregionend' 'rend32' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2392 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [gemm.c:14]   --->   Operation 2392 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2393 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin29" [gemm.c:15]   --->   Operation 2393 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2394 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157" [gemm.c:12]   --->   Operation 2394 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2395 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1728, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2395 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2396 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin27" [gemm.c:13]   --->   Operation 2396 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2397 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119" [gemm.c:13]   --->   Operation 2397 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2398 [1/1] (0.00ns)   --->   "%rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin23" [gemm.c:14]   --->   Operation 2398 'specregionend' 'rend24' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2399 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106" [gemm.c:14]   --->   Operation 2399 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2400 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin21" [gemm.c:15]   --->   Operation 2400 'specregionend' 'rend22' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2401 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105" [gemm.c:12]   --->   Operation 2401 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2402 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1792, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2402 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2403 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin19" [gemm.c:13]   --->   Operation 2403 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2404 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104" [gemm.c:13]   --->   Operation 2404 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2405 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin17" [gemm.c:14]   --->   Operation 2405 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2406 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [gemm.c:14]   --->   Operation 2406 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2407 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin15" [gemm.c:15]   --->   Operation 2407 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2408 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [gemm.c:12]   --->   Operation 2408 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2409 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1856, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2409 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2410 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin13" [gemm.c:13]   --->   Operation 2410 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2411 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [gemm.c:13]   --->   Operation 2411 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2412 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin11" [gemm.c:14]   --->   Operation 2412 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2413 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [gemm.c:14]   --->   Operation 2413 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2414 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin9" [gemm.c:15]   --->   Operation 2414 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2415 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99" [gemm.c:12]   --->   Operation 2415 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2416 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1920, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2416 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2417 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin7" [gemm.c:13]   --->   Operation 2417 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2418 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98" [gemm.c:13]   --->   Operation 2418 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2419 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin5" [gemm.c:14]   --->   Operation 2419 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2420 [1/1] (0.00ns)   --->   "%rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159" [gemm.c:14]   --->   Operation 2420 'specregionbegin' 'rbegin99' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2421 [1/1] (0.00ns)   --->   "%rend384 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin99" [gemm.c:15]   --->   Operation 2421 'specregionend' 'rend384' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2422 [1/1] (0.00ns)   --->   "%rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [gemm.c:12]   --->   Operation 2422 'specregionbegin' 'rbegin100' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2423 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1984, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2423 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2424 [1/1] (0.00ns)   --->   "%rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin100" [gemm.c:13]   --->   Operation 2424 'specregionend' 'rend382' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2425 [1/1] (0.00ns)   --->   "%rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [gemm.c:13]   --->   Operation 2425 'specregionbegin' 'rbegin101' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2426 [1/1] (0.00ns)   --->   "%rend380 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin101" [gemm.c:14]   --->   Operation 2426 'specregionend' 'rend380' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2427 [1/1] (0.00ns)   --->   "%rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [gemm.c:14]   --->   Operation 2427 'specregionbegin' 'rbegin102' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2428 [1/1] (0.00ns)   --->   "%rend378 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin102" [gemm.c:15]   --->   Operation 2428 'specregionend' 'rend378' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2429 [1/1] (0.00ns)   --->   "%rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [gemm.c:12]   --->   Operation 2429 'specregionbegin' 'rbegin103' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2430 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2048, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2430 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2431 [1/1] (0.00ns)   --->   "%rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin103" [gemm.c:13]   --->   Operation 2431 'specregionend' 'rend376' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2432 [1/1] (0.00ns)   --->   "%rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [gemm.c:13]   --->   Operation 2432 'specregionbegin' 'rbegin104' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2433 [1/1] (0.00ns)   --->   "%rend374 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin104" [gemm.c:14]   --->   Operation 2433 'specregionend' 'rend374' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2434 [1/1] (0.00ns)   --->   "%rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [gemm.c:14]   --->   Operation 2434 'specregionbegin' 'rbegin105' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2435 [1/1] (0.00ns)   --->   "%rend372 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin105" [gemm.c:15]   --->   Operation 2435 'specregionend' 'rend372' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2436 [1/1] (0.00ns)   --->   "%rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91" [gemm.c:12]   --->   Operation 2436 'specregionbegin' 'rbegin106' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2437 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2112, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2437 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2438 [1/1] (0.00ns)   --->   "%rend370 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin106" [gemm.c:13]   --->   Operation 2438 'specregionend' 'rend370' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2439 [1/1] (0.00ns)   --->   "%rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90" [gemm.c:13]   --->   Operation 2439 'specregionbegin' 'rbegin107' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2440 [1/1] (0.00ns)   --->   "%rend368 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin107" [gemm.c:14]   --->   Operation 2440 'specregionend' 'rend368' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2441 [1/1] (0.00ns)   --->   "%rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [gemm.c:14]   --->   Operation 2441 'specregionbegin' 'rbegin108' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2442 [1/1] (0.00ns)   --->   "%rend366 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin108" [gemm.c:15]   --->   Operation 2442 'specregionend' 'rend366' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2443 [1/1] (0.00ns)   --->   "%rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88" [gemm.c:12]   --->   Operation 2443 'specregionbegin' 'rbegin109' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2444 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2176, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2444 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2445 [1/1] (0.00ns)   --->   "%rend362 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin109" [gemm.c:13]   --->   Operation 2445 'specregionend' 'rend362' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2446 [1/1] (0.00ns)   --->   "%rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [gemm.c:13]   --->   Operation 2446 'specregionbegin' 'rbegin110' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2447 [1/1] (0.00ns)   --->   "%rend360 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin110" [gemm.c:14]   --->   Operation 2447 'specregionend' 'rend360' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2448 [1/1] (0.00ns)   --->   "%rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [gemm.c:14]   --->   Operation 2448 'specregionbegin' 'rbegin111' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2449 [1/1] (0.00ns)   --->   "%rend358 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin111" [gemm.c:15]   --->   Operation 2449 'specregionend' 'rend358' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2450 [1/1] (0.00ns)   --->   "%rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [gemm.c:12]   --->   Operation 2450 'specregionbegin' 'rbegin112' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2451 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2240, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2451 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2452 [1/1] (0.00ns)   --->   "%rend356 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin112" [gemm.c:13]   --->   Operation 2452 'specregionend' 'rend356' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2453 [1/1] (0.00ns)   --->   "%rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [gemm.c:13]   --->   Operation 2453 'specregionbegin' 'rbegin114' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2454 [1/1] (0.00ns)   --->   "%rend354 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin114" [gemm.c:14]   --->   Operation 2454 'specregionend' 'rend354' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2455 [1/1] (0.00ns)   --->   "%rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [gemm.c:14]   --->   Operation 2455 'specregionbegin' 'rbegin115' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2456 [1/1] (0.00ns)   --->   "%rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin115" [gemm.c:15]   --->   Operation 2456 'specregionend' 'rend352' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2457 [1/1] (0.00ns)   --->   "%rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130" [gemm.c:12]   --->   Operation 2457 'specregionbegin' 'rbegin116' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2458 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2304, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2458 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2459 [1/1] (0.00ns)   --->   "%rend350 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin116" [gemm.c:13]   --->   Operation 2459 'specregionend' 'rend350' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2460 [1/1] (0.00ns)   --->   "%rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [gemm.c:13]   --->   Operation 2460 'specregionbegin' 'rbegin117' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2461 [1/1] (0.00ns)   --->   "%rend348 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin117" [gemm.c:14]   --->   Operation 2461 'specregionend' 'rend348' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2462 [1/1] (0.00ns)   --->   "%rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [gemm.c:14]   --->   Operation 2462 'specregionbegin' 'rbegin118' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2463 [1/1] (0.00ns)   --->   "%rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin118" [gemm.c:15]   --->   Operation 2463 'specregionend' 'rend346' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2464 [1/1] (0.00ns)   --->   "%rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [gemm.c:12]   --->   Operation 2464 'specregionbegin' 'rbegin119' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2465 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2368, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2465 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2466 [1/1] (0.00ns)   --->   "%rend344 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin119" [gemm.c:13]   --->   Operation 2466 'specregionend' 'rend344' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2467 [1/1] (0.00ns)   --->   "%rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [gemm.c:13]   --->   Operation 2467 'specregionbegin' 'rbegin120' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2468 [1/1] (0.00ns)   --->   "%rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin120" [gemm.c:14]   --->   Operation 2468 'specregionend' 'rend340' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2469 [1/1] (0.00ns)   --->   "%rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [gemm.c:14]   --->   Operation 2469 'specregionbegin' 'rbegin121' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2470 [1/1] (0.00ns)   --->   "%rend338 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin121" [gemm.c:15]   --->   Operation 2470 'specregionend' 'rend338' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2471 [1/1] (0.00ns)   --->   "%rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [gemm.c:12]   --->   Operation 2471 'specregionbegin' 'rbegin122' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2472 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2432, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2472 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2473 [1/1] (0.00ns)   --->   "%rend336 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin122" [gemm.c:13]   --->   Operation 2473 'specregionend' 'rend336' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2474 [1/1] (0.00ns)   --->   "%rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [gemm.c:13]   --->   Operation 2474 'specregionbegin' 'rbegin123' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2475 [1/1] (0.00ns)   --->   "%rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin123" [gemm.c:14]   --->   Operation 2475 'specregionend' 'rend334' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2476 [1/1] (0.00ns)   --->   "%rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [gemm.c:14]   --->   Operation 2476 'specregionbegin' 'rbegin124' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2477 [1/1] (0.00ns)   --->   "%rend332 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin124" [gemm.c:15]   --->   Operation 2477 'specregionend' 'rend332' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2478 [1/1] (0.00ns)   --->   "%rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [gemm.c:12]   --->   Operation 2478 'specregionbegin' 'rbegin125' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2479 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2496, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2479 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2480 [1/1] (0.00ns)   --->   "%rend330 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin125" [gemm.c:13]   --->   Operation 2480 'specregionend' 'rend330' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2481 [1/1] (0.00ns)   --->   "%rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [gemm.c:13]   --->   Operation 2481 'specregionbegin' 'rbegin126' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2482 [1/1] (0.00ns)   --->   "%rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin126" [gemm.c:14]   --->   Operation 2482 'specregionend' 'rend328' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2483 [1/1] (0.00ns)   --->   "%rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemm.c:14]   --->   Operation 2483 'specregionbegin' 'rbegin127' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2484 [1/1] (0.00ns)   --->   "%rend326 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin127" [gemm.c:15]   --->   Operation 2484 'specregionend' 'rend326' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2485 [1/1] (0.00ns)   --->   "%rbegin128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [gemm.c:12]   --->   Operation 2485 'specregionbegin' 'rbegin128' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2486 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2560, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2486 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2487 [1/1] (0.00ns)   --->   "%rend324 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin128" [gemm.c:13]   --->   Operation 2487 'specregionend' 'rend324' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2488 [1/1] (0.00ns)   --->   "%rbegin129 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [gemm.c:13]   --->   Operation 2488 'specregionbegin' 'rbegin129' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2489 [1/1] (0.00ns)   --->   "%rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin129" [gemm.c:14]   --->   Operation 2489 'specregionend' 'rend322' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2490 [1/1] (0.00ns)   --->   "%rbegin130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [gemm.c:14]   --->   Operation 2490 'specregionbegin' 'rbegin130' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2491 [1/1] (0.00ns)   --->   "%rend318 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin130" [gemm.c:15]   --->   Operation 2491 'specregionend' 'rend318' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2492 [1/1] (0.00ns)   --->   "%rbegin131 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [gemm.c:12]   --->   Operation 2492 'specregionbegin' 'rbegin131' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2493 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2624, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2493 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2494 [1/1] (0.00ns)   --->   "%rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin131" [gemm.c:13]   --->   Operation 2494 'specregionend' 'rend316' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2495 [1/1] (0.00ns)   --->   "%rbegin132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [gemm.c:13]   --->   Operation 2495 'specregionbegin' 'rbegin132' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2496 [1/1] (0.00ns)   --->   "%rend314 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin132" [gemm.c:14]   --->   Operation 2496 'specregionend' 'rend314' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2497 [1/1] (0.00ns)   --->   "%rbegin133 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [gemm.c:14]   --->   Operation 2497 'specregionbegin' 'rbegin133' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2498 [1/1] (0.00ns)   --->   "%rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin133" [gemm.c:15]   --->   Operation 2498 'specregionend' 'rend312' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2499 [1/1] (0.00ns)   --->   "%rbegin134 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [gemm.c:12]   --->   Operation 2499 'specregionbegin' 'rbegin134' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2500 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2688, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2500 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2501 [1/1] (0.00ns)   --->   "%rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin134" [gemm.c:13]   --->   Operation 2501 'specregionend' 'rend310' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2502 [1/1] (0.00ns)   --->   "%rbegin136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [gemm.c:13]   --->   Operation 2502 'specregionbegin' 'rbegin136' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2503 [1/1] (0.00ns)   --->   "%rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin136" [gemm.c:14]   --->   Operation 2503 'specregionend' 'rend308' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2504 [1/1] (0.00ns)   --->   "%rbegin137 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [gemm.c:14]   --->   Operation 2504 'specregionbegin' 'rbegin137' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2505 [1/1] (0.00ns)   --->   "%rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin137" [gemm.c:15]   --->   Operation 2505 'specregionend' 'rend306' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2506 [1/1] (0.00ns)   --->   "%rbegin138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [gemm.c:12]   --->   Operation 2506 'specregionbegin' 'rbegin138' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2507 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2752, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2507 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2508 [1/1] (0.00ns)   --->   "%rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin138" [gemm.c:13]   --->   Operation 2508 'specregionend' 'rend304' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2509 [1/1] (0.00ns)   --->   "%rbegin139 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [gemm.c:13]   --->   Operation 2509 'specregionbegin' 'rbegin139' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2510 [1/1] (0.00ns)   --->   "%rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin139" [gemm.c:14]   --->   Operation 2510 'specregionend' 'rend302' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2511 [1/1] (0.00ns)   --->   "%rbegin140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [gemm.c:14]   --->   Operation 2511 'specregionbegin' 'rbegin140' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2512 [1/1] (0.00ns)   --->   "%rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin140" [gemm.c:15]   --->   Operation 2512 'specregionend' 'rend300' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2513 [1/1] (0.00ns)   --->   "%rbegin141 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [gemm.c:12]   --->   Operation 2513 'specregionbegin' 'rbegin141' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2514 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2816, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2514 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2515 [1/1] (0.00ns)   --->   "%rend296 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin141" [gemm.c:13]   --->   Operation 2515 'specregionend' 'rend296' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2516 [1/1] (0.00ns)   --->   "%rbegin142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [gemm.c:13]   --->   Operation 2516 'specregionbegin' 'rbegin142' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2517 [1/1] (0.00ns)   --->   "%rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin142" [gemm.c:14]   --->   Operation 2517 'specregionend' 'rend294' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2518 [1/1] (0.00ns)   --->   "%rbegin143 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [gemm.c:14]   --->   Operation 2518 'specregionbegin' 'rbegin143' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2519 [1/1] (0.00ns)   --->   "%rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin143" [gemm.c:15]   --->   Operation 2519 'specregionend' 'rend292' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2520 [1/1] (0.00ns)   --->   "%rbegin144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [gemm.c:12]   --->   Operation 2520 'specregionbegin' 'rbegin144' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2521 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2880, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2521 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2522 [1/1] (0.00ns)   --->   "%rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin144" [gemm.c:13]   --->   Operation 2522 'specregionend' 'rend290' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2523 [1/1] (0.00ns)   --->   "%rbegin145 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [gemm.c:13]   --->   Operation 2523 'specregionbegin' 'rbegin145' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2524 [1/1] (0.00ns)   --->   "%rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin145" [gemm.c:14]   --->   Operation 2524 'specregionend' 'rend288' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2525 [1/1] (0.00ns)   --->   "%rbegin146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [gemm.c:14]   --->   Operation 2525 'specregionbegin' 'rbegin146' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2526 [1/1] (0.00ns)   --->   "%rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin146" [gemm.c:15]   --->   Operation 2526 'specregionend' 'rend286' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2527 [1/1] (0.00ns)   --->   "%rbegin147 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [gemm.c:12]   --->   Operation 2527 'specregionbegin' 'rbegin147' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2528 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2944, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2528 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2529 [1/1] (0.00ns)   --->   "%rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin147" [gemm.c:13]   --->   Operation 2529 'specregionend' 'rend284' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2530 [1/1] (0.00ns)   --->   "%rbegin148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [gemm.c:13]   --->   Operation 2530 'specregionbegin' 'rbegin148' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2531 [1/1] (0.00ns)   --->   "%rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin148" [gemm.c:14]   --->   Operation 2531 'specregionend' 'rend282' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2532 [1/1] (0.00ns)   --->   "%rbegin149 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [gemm.c:14]   --->   Operation 2532 'specregionbegin' 'rbegin149' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2533 [1/1] (0.00ns)   --->   "%rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin149" [gemm.c:15]   --->   Operation 2533 'specregionend' 'rend280' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2534 [1/1] (0.00ns)   --->   "%rbegin150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [gemm.c:12]   --->   Operation 2534 'specregionbegin' 'rbegin150' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2535 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3008, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2535 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2536 [1/1] (0.00ns)   --->   "%rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin150" [gemm.c:13]   --->   Operation 2536 'specregionend' 'rend278' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2537 [1/1] (0.00ns)   --->   "%rbegin151 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [gemm.c:13]   --->   Operation 2537 'specregionbegin' 'rbegin151' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2538 [1/1] (0.00ns)   --->   "%rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin151" [gemm.c:14]   --->   Operation 2538 'specregionend' 'rend274' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2539 [1/1] (0.00ns)   --->   "%rbegin152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [gemm.c:14]   --->   Operation 2539 'specregionbegin' 'rbegin152' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2540 [1/1] (0.00ns)   --->   "%rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin152" [gemm.c:15]   --->   Operation 2540 'specregionend' 'rend272' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2541 [1/1] (0.00ns)   --->   "%rbegin153 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [gemm.c:12]   --->   Operation 2541 'specregionbegin' 'rbegin153' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2542 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3072, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2542 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2543 [1/1] (0.00ns)   --->   "%rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin153" [gemm.c:13]   --->   Operation 2543 'specregionend' 'rend270' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2544 [1/1] (0.00ns)   --->   "%rbegin154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [gemm.c:13]   --->   Operation 2544 'specregionbegin' 'rbegin154' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2545 [1/1] (0.00ns)   --->   "%rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin154" [gemm.c:14]   --->   Operation 2545 'specregionend' 'rend268' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2546 [1/1] (0.00ns)   --->   "%rbegin155 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [gemm.c:14]   --->   Operation 2546 'specregionbegin' 'rbegin155' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2547 [1/1] (0.00ns)   --->   "%rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin155" [gemm.c:15]   --->   Operation 2547 'specregionend' 'rend266' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2548 [1/1] (0.00ns)   --->   "%rbegin156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [gemm.c:12]   --->   Operation 2548 'specregionbegin' 'rbegin156' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2549 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3136, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2549 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2550 [1/1] (0.00ns)   --->   "%rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin156" [gemm.c:13]   --->   Operation 2550 'specregionend' 'rend264' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2551 [1/1] (0.00ns)   --->   "%rbegin158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [gemm.c:13]   --->   Operation 2551 'specregionbegin' 'rbegin158' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2552 [1/1] (0.00ns)   --->   "%rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin158" [gemm.c:14]   --->   Operation 2552 'specregionend' 'rend262' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2553 [1/1] (0.00ns)   --->   "%rbegin159 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [gemm.c:14]   --->   Operation 2553 'specregionbegin' 'rbegin159' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2554 [1/1] (0.00ns)   --->   "%rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin159" [gemm.c:15]   --->   Operation 2554 'specregionend' 'rend260' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2555 [1/1] (0.00ns)   --->   "%rbegin160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [gemm.c:12]   --->   Operation 2555 'specregionbegin' 'rbegin160' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2556 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3200, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2556 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2557 [1/1] (0.00ns)   --->   "%rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin160" [gemm.c:13]   --->   Operation 2557 'specregionend' 'rend258' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2558 [1/1] (0.00ns)   --->   "%rbegin161 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [gemm.c:13]   --->   Operation 2558 'specregionbegin' 'rbegin161' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2559 [1/1] (0.00ns)   --->   "%rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin161" [gemm.c:14]   --->   Operation 2559 'specregionend' 'rend256' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2560 [1/1] (0.00ns)   --->   "%rbegin162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107" [gemm.c:14]   --->   Operation 2560 'specregionbegin' 'rbegin162' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2561 [1/1] (0.00ns)   --->   "%rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin162" [gemm.c:15]   --->   Operation 2561 'specregionend' 'rend252' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2562 [1/1] (0.00ns)   --->   "%rbegin163 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [gemm.c:12]   --->   Operation 2562 'specregionbegin' 'rbegin163' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2563 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3264, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2563 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2564 [1/1] (0.00ns)   --->   "%rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin163" [gemm.c:13]   --->   Operation 2564 'specregionend' 'rend250' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2565 [1/1] (0.00ns)   --->   "%rbegin164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [gemm.c:13]   --->   Operation 2565 'specregionbegin' 'rbegin164' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2566 [1/1] (0.00ns)   --->   "%rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin164" [gemm.c:14]   --->   Operation 2566 'specregionend' 'rend248' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2567 [1/1] (0.00ns)   --->   "%rbegin165 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [gemm.c:14]   --->   Operation 2567 'specregionbegin' 'rbegin165' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2568 [1/1] (0.00ns)   --->   "%rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin165" [gemm.c:15]   --->   Operation 2568 'specregionend' 'rend246' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2569 [1/1] (0.00ns)   --->   "%rbegin166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [gemm.c:12]   --->   Operation 2569 'specregionbegin' 'rbegin166' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2570 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3328, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2570 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2571 [1/1] (0.00ns)   --->   "%rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin166" [gemm.c:13]   --->   Operation 2571 'specregionend' 'rend244' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2572 [1/1] (0.00ns)   --->   "%rbegin167 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [gemm.c:13]   --->   Operation 2572 'specregionbegin' 'rbegin167' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2573 [1/1] (0.00ns)   --->   "%rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin167" [gemm.c:14]   --->   Operation 2573 'specregionend' 'rend242' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2574 [1/1] (0.00ns)   --->   "%rbegin168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [gemm.c:14]   --->   Operation 2574 'specregionbegin' 'rbegin168' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2575 [1/1] (0.00ns)   --->   "%rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin168" [gemm.c:15]   --->   Operation 2575 'specregionend' 'rend240' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2576 [1/1] (0.00ns)   --->   "%rbegin169 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [gemm.c:12]   --->   Operation 2576 'specregionbegin' 'rbegin169' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2577 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3392, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2577 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2578 [1/1] (0.00ns)   --->   "%rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin169" [gemm.c:13]   --->   Operation 2578 'specregionend' 'rend238' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2579 [1/1] (0.00ns)   --->   "%rbegin170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [gemm.c:13]   --->   Operation 2579 'specregionbegin' 'rbegin170' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2580 [1/1] (0.00ns)   --->   "%rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin170" [gemm.c:14]   --->   Operation 2580 'specregionend' 'rend236' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2581 [1/1] (0.00ns)   --->   "%rbegin171 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [gemm.c:14]   --->   Operation 2581 'specregionbegin' 'rbegin171' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2582 [1/1] (0.00ns)   --->   "%rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin171" [gemm.c:15]   --->   Operation 2582 'specregionend' 'rend234' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2583 [1/1] (0.00ns)   --->   "%rbegin172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [gemm.c:12]   --->   Operation 2583 'specregionbegin' 'rbegin172' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2584 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3456, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2584 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2585 [1/1] (0.00ns)   --->   "%rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin172" [gemm.c:13]   --->   Operation 2585 'specregionend' 'rend230' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2586 [1/1] (0.00ns)   --->   "%rbegin173 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [gemm.c:13]   --->   Operation 2586 'specregionbegin' 'rbegin173' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2587 [1/1] (0.00ns)   --->   "%rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin173" [gemm.c:14]   --->   Operation 2587 'specregionend' 'rend228' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2588 [1/1] (0.00ns)   --->   "%rbegin174 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [gemm.c:14]   --->   Operation 2588 'specregionbegin' 'rbegin174' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2589 [1/1] (0.00ns)   --->   "%rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin174" [gemm.c:15]   --->   Operation 2589 'specregionend' 'rend226' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2590 [1/1] (0.00ns)   --->   "%rbegin175 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [gemm.c:12]   --->   Operation 2590 'specregionbegin' 'rbegin175' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2591 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3520, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2591 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2592 [1/1] (0.00ns)   --->   "%rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin175" [gemm.c:13]   --->   Operation 2592 'specregionend' 'rend224' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2593 [1/1] (0.00ns)   --->   "%rbegin176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [gemm.c:13]   --->   Operation 2593 'specregionbegin' 'rbegin176' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2594 [1/1] (0.00ns)   --->   "%rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin176" [gemm.c:14]   --->   Operation 2594 'specregionend' 'rend222' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2595 [1/1] (0.00ns)   --->   "%rbegin177 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [gemm.c:14]   --->   Operation 2595 'specregionbegin' 'rbegin177' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2596 [1/1] (0.00ns)   --->   "%rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin177" [gemm.c:15]   --->   Operation 2596 'specregionend' 'rend220' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2597 [1/1] (0.00ns)   --->   "%rbegin178 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [gemm.c:12]   --->   Operation 2597 'specregionbegin' 'rbegin178' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2598 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3584, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2598 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2599 [1/1] (0.00ns)   --->   "%rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin178" [gemm.c:13]   --->   Operation 2599 'specregionend' 'rend218' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2600 [1/1] (0.00ns)   --->   "%rbegin180 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [gemm.c:13]   --->   Operation 2600 'specregionbegin' 'rbegin180' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2601 [1/1] (0.00ns)   --->   "%rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin180" [gemm.c:14]   --->   Operation 2601 'specregionend' 'rend216' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2602 [1/1] (0.00ns)   --->   "%rbegin181 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [gemm.c:14]   --->   Operation 2602 'specregionbegin' 'rbegin181' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2603 [1/1] (0.00ns)   --->   "%rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin181" [gemm.c:15]   --->   Operation 2603 'specregionend' 'rend214' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2604 [1/1] (0.00ns)   --->   "%rbegin182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [gemm.c:12]   --->   Operation 2604 'specregionbegin' 'rbegin182' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2605 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3648, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2605 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2606 [1/1] (0.00ns)   --->   "%rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin182" [gemm.c:13]   --->   Operation 2606 'specregionend' 'rend212' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2607 [1/1] (0.00ns)   --->   "%rbegin183 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemm.c:13]   --->   Operation 2607 'specregionbegin' 'rbegin183' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2608 [1/1] (0.00ns)   --->   "%rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin183" [gemm.c:14]   --->   Operation 2608 'specregionend' 'rend202' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2609 [1/1] (0.00ns)   --->   "%rbegin179 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [gemm.c:14]   --->   Operation 2609 'specregionbegin' 'rbegin179' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2610 [1/1] (0.00ns)   --->   "%rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin179" [gemm.c:15]   --->   Operation 2610 'specregionend' 'rend180' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2611 [1/1] (0.00ns)   --->   "%rbegin157 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [gemm.c:12]   --->   Operation 2611 'specregionbegin' 'rbegin157' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2612 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3712, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2612 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2613 [1/1] (0.00ns)   --->   "%rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin157" [gemm.c:13]   --->   Operation 2613 'specregionend' 'rend158' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2614 [1/1] (0.00ns)   --->   "%rbegin135 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [gemm.c:13]   --->   Operation 2614 'specregionbegin' 'rbegin135' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2615 [1/1] (0.00ns)   --->   "%rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin135" [gemm.c:14]   --->   Operation 2615 'specregionend' 'rend136' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2616 [1/1] (0.00ns)   --->   "%rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [gemm.c:14]   --->   Operation 2616 'specregionbegin' 'rbegin113' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2617 [1/1] (0.00ns)   --->   "%rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin113" [gemm.c:15]   --->   Operation 2617 'specregionend' 'rend114' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2618 [1/1] (0.00ns)   --->   "%rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [gemm.c:12]   --->   Operation 2618 'specregionbegin' 'rbegin91' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2619 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3776, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2619 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2620 [1/1] (0.00ns)   --->   "%rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin91" [gemm.c:13]   --->   Operation 2620 'specregionend' 'rend92' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2621 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [gemm.c:13]   --->   Operation 2621 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2622 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin69" [gemm.c:14]   --->   Operation 2622 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2623 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [gemm.c:14]   --->   Operation 2623 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2624 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin47" [gemm.c:15]   --->   Operation 2624 'specregionend' 'rend48' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2625 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [gemm.c:12]   --->   Operation 2625 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2626 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3840, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2626 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2627 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin25" [gemm.c:13]   --->   Operation 2627 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2628 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [gemm.c:13]   --->   Operation 2628 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2629 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin3" [gemm.c:14]   --->   Operation 2629 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2630 [1/1] (0.00ns)   --->   "%rbegin184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [gemm.c:14]   --->   Operation 2630 'specregionbegin' 'rbegin184' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2631 [1/1] (0.00ns)   --->   "%rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin184" [gemm.c:15]   --->   Operation 2631 'specregionend' 'rend364' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2632 [1/1] (0.00ns)   --->   "%rbegin185 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [gemm.c:12]   --->   Operation 2632 'specregionbegin' 'rbegin185' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2633 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3904, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2633 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2634 [1/1] (0.00ns)   --->   "%rend342 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin185" [gemm.c:13]   --->   Operation 2634 'specregionend' 'rend342' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2635 [1/1] (0.00ns)   --->   "%rbegin186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [gemm.c:13]   --->   Operation 2635 'specregionbegin' 'rbegin186' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2636 [1/1] (0.00ns)   --->   "%rend320 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin186" [gemm.c:14]   --->   Operation 2636 'specregionend' 'rend320' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2637 [1/1] (0.00ns)   --->   "%rbegin187 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [gemm.c:14]   --->   Operation 2637 'specregionbegin' 'rbegin187' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2638 [1/1] (0.00ns)   --->   "%rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin187" [gemm.c:15]   --->   Operation 2638 'specregionend' 'rend298' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2639 [1/1] (0.00ns)   --->   "%rbegin188 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [gemm.c:12]   --->   Operation 2639 'specregionbegin' 'rbegin188' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2640 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3968, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2640 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2641 [1/1] (0.00ns)   --->   "%rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin188" [gemm.c:13]   --->   Operation 2641 'specregionend' 'rend276' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2642 [1/1] (0.00ns)   --->   "%rbegin189 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [gemm.c:13]   --->   Operation 2642 'specregionbegin' 'rbegin189' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2643 [1/1] (0.00ns)   --->   "%rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin189" [gemm.c:14]   --->   Operation 2643 'specregionend' 'rend254' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2644 [1/1] (0.00ns)   --->   "%rbegin190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [gemm.c:14]   --->   Operation 2644 'specregionbegin' 'rbegin190' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2645 [1/1] (0.00ns)   --->   "%rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin190" [gemm.c:15]   --->   Operation 2645 'specregionend' 'rend232' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2646 [1/1] (0.00ns)   --->   "%rbegin191 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [gemm.c:12]   --->   Operation 2646 'specregionbegin' 'rbegin191' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2647 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 4032, i64 12, i64 3, i64 18446744073709551615" [gemm.c:5]   --->   Operation 2647 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2648 [1/1] (0.00ns)   --->   "%rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin191" [gemm.c:13]   --->   Operation 2648 'specregionend' 'rend210' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2649 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158" [gemm.c:13]   --->   Operation 2649 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2650 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin1" [gemm.c:14]   --->   Operation 2650 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2651 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [gemm.c:14]   --->   Operation 2651 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2652 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin" [gemm.c:15]   --->   Operation 2652 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2653 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_94, i6 0" [gemm.c:17]   --->   Operation 2653 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2654 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i7 %and_ln1" [gemm.c:17]   --->   Operation 2654 'zext' 'zext_ln17_4' <Predicate = (!tmp_95)> <Delay = 0.00>
ST_335 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_1)   --->   "%shl_ln17_2 = shl i128 18446744073709551615, i128 %zext_ln17_4" [gemm.c:17]   --->   Operation 2655 'shl' 'shl_ln17_2' <Predicate = (!tmp_95)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_1)   --->   "%xor_ln17_1 = xor i128 %shl_ln17_2, i128 340282366920938463463374607431768211455" [gemm.c:17]   --->   Operation 2656 'xor' 'xor_ln17_1' <Predicate = (!tmp_95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_1)   --->   "%and_ln17_1 = and i128 %prod_0_load, i128 %xor_ln17_1" [gemm.c:17]   --->   Operation 2657 'and' 'and_ln17_1' <Predicate = (!tmp_95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_1)   --->   "%zext_ln17_5 = zext i64 %bitcast_ln17" [gemm.c:17]   --->   Operation 2658 'zext' 'zext_ln17_5' <Predicate = (!tmp_95)> <Delay = 0.00>
ST_335 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node or_ln17_1)   --->   "%shl_ln17_3 = shl i128 %zext_ln17_5, i128 %zext_ln17_4" [gemm.c:17]   --->   Operation 2659 'shl' 'shl_ln17_3' <Predicate = (!tmp_95)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2660 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln17_1 = or i128 %and_ln17_1, i128 %shl_ln17_3" [gemm.c:17]   --->   Operation 2660 'or' 'or_ln17_1' <Predicate = (!tmp_95)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2661 [1/1] (2.26ns)   --->   "%store_ln17 = store i128 %or_ln17_1, i10 %prod_0_addr" [gemm.c:17]   --->   Operation 2661 'store' 'store_ln17' <Predicate = (!tmp_95)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_335 : Operation 2662 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx15137.exit" [gemm.c:17]   --->   Operation 2662 'br' 'br_ln17' <Predicate = (!tmp_95)> <Delay = 0.00>
ST_335 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i7 %and_ln1" [gemm.c:17]   --->   Operation 2663 'zext' 'zext_ln17_2' <Predicate = (tmp_95)> <Delay = 0.00>
ST_335 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node or_ln17)   --->   "%shl_ln17 = shl i128 18446744073709551615, i128 %zext_ln17_2" [gemm.c:17]   --->   Operation 2664 'shl' 'shl_ln17' <Predicate = (tmp_95)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node or_ln17)   --->   "%xor_ln17 = xor i128 %shl_ln17, i128 340282366920938463463374607431768211455" [gemm.c:17]   --->   Operation 2665 'xor' 'xor_ln17' <Predicate = (tmp_95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node or_ln17)   --->   "%and_ln17 = and i128 %prod_1_load, i128 %xor_ln17" [gemm.c:17]   --->   Operation 2666 'and' 'and_ln17' <Predicate = (tmp_95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node or_ln17)   --->   "%zext_ln17_3 = zext i64 %bitcast_ln17" [gemm.c:17]   --->   Operation 2667 'zext' 'zext_ln17_3' <Predicate = (tmp_95)> <Delay = 0.00>
ST_335 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node or_ln17)   --->   "%shl_ln17_1 = shl i128 %zext_ln17_3, i128 %zext_ln17_2" [gemm.c:17]   --->   Operation 2668 'shl' 'shl_ln17_1' <Predicate = (tmp_95)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2669 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln17 = or i128 %and_ln17, i128 %shl_ln17_1" [gemm.c:17]   --->   Operation 2669 'or' 'or_ln17' <Predicate = (tmp_95)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2670 [1/1] (2.26ns)   --->   "%store_ln17 = store i128 %or_ln17, i10 %prod_1_addr" [gemm.c:17]   --->   Operation 2670 'store' 'store_ln17' <Predicate = (tmp_95)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_335 : Operation 2671 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx15137.exit" [gemm.c:17]   --->   Operation 2671 'br' 'br_ln17' <Predicate = (tmp_95)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.22ns
The critical path consists of the following:
	wire read operation ('m1_1_load_read') on port 'm1_1_load' [269]  (0 ns)
	'lshr' operation ('lshr_ln14_1', gemm.c:14) [301]  (2.37 ns)
	'mux' operation ('tmp_2', gemm.c:14) [304]  (0.844 ns)

 <State 2>: 3.22ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln14_9', gemm.c:14) [404]  (2.37 ns)
	'mux' operation ('tmp_1', gemm.c:14) [407]  (0.844 ns)

 <State 3>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [309]  (6.5 ns)

 <State 4>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [309]  (6.5 ns)

 <State 5>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [309]  (6.5 ns)

 <State 6>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [309]  (6.5 ns)

 <State 7>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [309]  (6.5 ns)

 <State 8>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [361]  (6.5 ns)

 <State 9>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [414]  (6.5 ns)

 <State 10>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [466]  (6.5 ns)

 <State 11>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [518]  (6.5 ns)

 <State 12>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [570]  (6.5 ns)

 <State 13>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [622]  (6.5 ns)

 <State 14>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [675]  (6.5 ns)

 <State 15>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [726]  (6.5 ns)

 <State 16>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [778]  (6.5 ns)

 <State 17>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [830]  (6.5 ns)

 <State 18>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [882]  (6.5 ns)

 <State 19>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [934]  (6.5 ns)

 <State 20>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [986]  (6.5 ns)

 <State 21>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1038]  (6.5 ns)

 <State 22>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1090]  (6.5 ns)

 <State 23>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1622]  (6.5 ns)

 <State 24>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1666]  (6.5 ns)

 <State 25>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1121]  (6.5 ns)

 <State 26>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1121]  (6.5 ns)

 <State 27>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1121]  (6.5 ns)

 <State 28>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1121]  (6.5 ns)

 <State 29>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [1121]  (6.5 ns)

 <State 30>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [418]  (5.87 ns)

 <State 31>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [418]  (5.87 ns)

 <State 32>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [418]  (5.87 ns)

 <State 33>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [444]  (5.87 ns)

 <State 34>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [444]  (5.87 ns)

 <State 35>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [444]  (5.87 ns)

 <State 36>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [444]  (5.87 ns)

 <State 37>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [444]  (5.87 ns)

 <State 38>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [470]  (5.87 ns)

 <State 39>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [470]  (5.87 ns)

 <State 40>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [470]  (5.87 ns)

 <State 41>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [470]  (5.87 ns)

 <State 42>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [470]  (5.87 ns)

 <State 43>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [496]  (5.87 ns)

 <State 44>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [496]  (5.87 ns)

 <State 45>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [496]  (5.87 ns)

 <State 46>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [496]  (5.87 ns)

 <State 47>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [496]  (5.87 ns)

 <State 48>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [522]  (5.87 ns)

 <State 49>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [522]  (5.87 ns)

 <State 50>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [522]  (5.87 ns)

 <State 51>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [522]  (5.87 ns)

 <State 52>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [522]  (5.87 ns)

 <State 53>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [548]  (5.87 ns)

 <State 54>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [548]  (5.87 ns)

 <State 55>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [548]  (5.87 ns)

 <State 56>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [548]  (5.87 ns)

 <State 57>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [548]  (5.87 ns)

 <State 58>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [574]  (5.87 ns)

 <State 59>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [574]  (5.87 ns)

 <State 60>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [574]  (5.87 ns)

 <State 61>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [574]  (5.87 ns)

 <State 62>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [574]  (5.87 ns)

 <State 63>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [600]  (5.87 ns)

 <State 64>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [600]  (5.87 ns)

 <State 65>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [600]  (5.87 ns)

 <State 66>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [600]  (5.87 ns)

 <State 67>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [600]  (5.87 ns)

 <State 68>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [626]  (5.87 ns)

 <State 69>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [626]  (5.87 ns)

 <State 70>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [626]  (5.87 ns)

 <State 71>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [626]  (5.87 ns)

 <State 72>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [626]  (5.87 ns)

 <State 73>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [653]  (5.87 ns)

 <State 74>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [653]  (5.87 ns)

 <State 75>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [653]  (5.87 ns)

 <State 76>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [653]  (5.87 ns)

 <State 77>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [653]  (5.87 ns)

 <State 78>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [679]  (5.87 ns)

 <State 79>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [679]  (5.87 ns)

 <State 80>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [679]  (5.87 ns)

 <State 81>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [679]  (5.87 ns)

 <State 82>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [679]  (5.87 ns)

 <State 83>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [705]  (5.87 ns)

 <State 84>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [705]  (5.87 ns)

 <State 85>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [705]  (5.87 ns)

 <State 86>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [705]  (5.87 ns)

 <State 87>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [705]  (5.87 ns)

 <State 88>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [730]  (5.87 ns)

 <State 89>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [730]  (5.87 ns)

 <State 90>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [730]  (5.87 ns)

 <State 91>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [730]  (5.87 ns)

 <State 92>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [730]  (5.87 ns)

 <State 93>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [756]  (5.87 ns)

 <State 94>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [756]  (5.87 ns)

 <State 95>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [756]  (5.87 ns)

 <State 96>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [756]  (5.87 ns)

 <State 97>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [756]  (5.87 ns)

 <State 98>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [782]  (5.87 ns)

 <State 99>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [782]  (5.87 ns)

 <State 100>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [782]  (5.87 ns)

 <State 101>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [782]  (5.87 ns)

 <State 102>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [782]  (5.87 ns)

 <State 103>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [808]  (5.87 ns)

 <State 104>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [808]  (5.87 ns)

 <State 105>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [808]  (5.87 ns)

 <State 106>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [808]  (5.87 ns)

 <State 107>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [808]  (5.87 ns)

 <State 108>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [834]  (5.87 ns)

 <State 109>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [834]  (5.87 ns)

 <State 110>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [834]  (5.87 ns)

 <State 111>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [834]  (5.87 ns)

 <State 112>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [834]  (5.87 ns)

 <State 113>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [860]  (5.87 ns)

 <State 114>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [860]  (5.87 ns)

 <State 115>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [860]  (5.87 ns)

 <State 116>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [860]  (5.87 ns)

 <State 117>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [860]  (5.87 ns)

 <State 118>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [886]  (5.87 ns)

 <State 119>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [886]  (5.87 ns)

 <State 120>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [886]  (5.87 ns)

 <State 121>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [886]  (5.87 ns)

 <State 122>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [886]  (5.87 ns)

 <State 123>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [912]  (5.87 ns)

 <State 124>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [912]  (5.87 ns)

 <State 125>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [912]  (5.87 ns)

 <State 126>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [912]  (5.87 ns)

 <State 127>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [912]  (5.87 ns)

 <State 128>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [938]  (5.87 ns)

 <State 129>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [938]  (5.87 ns)

 <State 130>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [938]  (5.87 ns)

 <State 131>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [938]  (5.87 ns)

 <State 132>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [938]  (5.87 ns)

 <State 133>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [964]  (5.87 ns)

 <State 134>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [964]  (5.87 ns)

 <State 135>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [964]  (5.87 ns)

 <State 136>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [964]  (5.87 ns)

 <State 137>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [964]  (5.87 ns)

 <State 138>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [990]  (5.87 ns)

 <State 139>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [990]  (5.87 ns)

 <State 140>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [990]  (5.87 ns)

 <State 141>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [990]  (5.87 ns)

 <State 142>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [990]  (5.87 ns)

 <State 143>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1016]  (5.87 ns)

 <State 144>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1016]  (5.87 ns)

 <State 145>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1016]  (5.87 ns)

 <State 146>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1016]  (5.87 ns)

 <State 147>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1016]  (5.87 ns)

 <State 148>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1042]  (5.87 ns)

 <State 149>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1042]  (5.87 ns)

 <State 150>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1042]  (5.87 ns)

 <State 151>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1042]  (5.87 ns)

 <State 152>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1042]  (5.87 ns)

 <State 153>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1068]  (5.87 ns)

 <State 154>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1068]  (5.87 ns)

 <State 155>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1068]  (5.87 ns)

 <State 156>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1068]  (5.87 ns)

 <State 157>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1068]  (5.87 ns)

 <State 158>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1094]  (5.87 ns)

 <State 159>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1094]  (5.87 ns)

 <State 160>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1094]  (5.87 ns)

 <State 161>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1094]  (5.87 ns)

 <State 162>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1094]  (5.87 ns)

 <State 163>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1125]  (5.87 ns)

 <State 164>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1125]  (5.87 ns)

 <State 165>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1125]  (5.87 ns)

 <State 166>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1125]  (5.87 ns)

 <State 167>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1125]  (5.87 ns)

 <State 168>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1149]  (5.87 ns)

 <State 169>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1149]  (5.87 ns)

 <State 170>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1149]  (5.87 ns)

 <State 171>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1149]  (5.87 ns)

 <State 172>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1149]  (5.87 ns)

 <State 173>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1174]  (5.87 ns)

 <State 174>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1174]  (5.87 ns)

 <State 175>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1174]  (5.87 ns)

 <State 176>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1174]  (5.87 ns)

 <State 177>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1174]  (5.87 ns)

 <State 178>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1198]  (5.87 ns)

 <State 179>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1198]  (5.87 ns)

 <State 180>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1198]  (5.87 ns)

 <State 181>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1198]  (5.87 ns)

 <State 182>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1198]  (5.87 ns)

 <State 183>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1222]  (5.87 ns)

 <State 184>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1222]  (5.87 ns)

 <State 185>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1222]  (5.87 ns)

 <State 186>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1222]  (5.87 ns)

 <State 187>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1222]  (5.87 ns)

 <State 188>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1246]  (5.87 ns)

 <State 189>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1246]  (5.87 ns)

 <State 190>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1246]  (5.87 ns)

 <State 191>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1246]  (5.87 ns)

 <State 192>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1246]  (5.87 ns)

 <State 193>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1270]  (5.87 ns)

 <State 194>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1270]  (5.87 ns)

 <State 195>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1270]  (5.87 ns)

 <State 196>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1270]  (5.87 ns)

 <State 197>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1270]  (5.87 ns)

 <State 198>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1294]  (5.87 ns)

 <State 199>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1294]  (5.87 ns)

 <State 200>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1294]  (5.87 ns)

 <State 201>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1294]  (5.87 ns)

 <State 202>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1294]  (5.87 ns)

 <State 203>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1318]  (5.87 ns)

 <State 204>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1318]  (5.87 ns)

 <State 205>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1318]  (5.87 ns)

 <State 206>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1318]  (5.87 ns)

 <State 207>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1318]  (5.87 ns)

 <State 208>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1342]  (5.87 ns)

 <State 209>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1342]  (5.87 ns)

 <State 210>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1342]  (5.87 ns)

 <State 211>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1342]  (5.87 ns)

 <State 212>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1342]  (5.87 ns)

 <State 213>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1366]  (5.87 ns)

 <State 214>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1366]  (5.87 ns)

 <State 215>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1366]  (5.87 ns)

 <State 216>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1366]  (5.87 ns)

 <State 217>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1366]  (5.87 ns)

 <State 218>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1390]  (5.87 ns)

 <State 219>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1390]  (5.87 ns)

 <State 220>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1390]  (5.87 ns)

 <State 221>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1390]  (5.87 ns)

 <State 222>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1390]  (5.87 ns)

 <State 223>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1414]  (5.87 ns)

 <State 224>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1414]  (5.87 ns)

 <State 225>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1414]  (5.87 ns)

 <State 226>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1414]  (5.87 ns)

 <State 227>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1414]  (5.87 ns)

 <State 228>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1438]  (5.87 ns)

 <State 229>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1438]  (5.87 ns)

 <State 230>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1438]  (5.87 ns)

 <State 231>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1438]  (5.87 ns)

 <State 232>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1438]  (5.87 ns)

 <State 233>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1462]  (5.87 ns)

 <State 234>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1462]  (5.87 ns)

 <State 235>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1462]  (5.87 ns)

 <State 236>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1462]  (5.87 ns)

 <State 237>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1462]  (5.87 ns)

 <State 238>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1486]  (5.87 ns)

 <State 239>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1486]  (5.87 ns)

 <State 240>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1486]  (5.87 ns)

 <State 241>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1486]  (5.87 ns)

 <State 242>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1486]  (5.87 ns)

 <State 243>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1512]  (5.87 ns)

 <State 244>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1512]  (5.87 ns)

 <State 245>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1512]  (5.87 ns)

 <State 246>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1512]  (5.87 ns)

 <State 247>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1512]  (5.87 ns)

 <State 248>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1536]  (5.87 ns)

 <State 249>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1536]  (5.87 ns)

 <State 250>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1536]  (5.87 ns)

 <State 251>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1536]  (5.87 ns)

 <State 252>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1536]  (5.87 ns)

 <State 253>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1560]  (5.87 ns)

 <State 254>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1560]  (5.87 ns)

 <State 255>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1560]  (5.87 ns)

 <State 256>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1560]  (5.87 ns)

 <State 257>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1560]  (5.87 ns)

 <State 258>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1582]  (5.87 ns)

 <State 259>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1582]  (5.87 ns)

 <State 260>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1582]  (5.87 ns)

 <State 261>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1582]  (5.87 ns)

 <State 262>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1582]  (5.87 ns)

 <State 263>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1604]  (5.87 ns)

 <State 264>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1604]  (5.87 ns)

 <State 265>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1604]  (5.87 ns)

 <State 266>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1604]  (5.87 ns)

 <State 267>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1604]  (5.87 ns)

 <State 268>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1626]  (5.87 ns)

 <State 269>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1626]  (5.87 ns)

 <State 270>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1626]  (5.87 ns)

 <State 271>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1626]  (5.87 ns)

 <State 272>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1626]  (5.87 ns)

 <State 273>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1648]  (5.87 ns)

 <State 274>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1648]  (5.87 ns)

 <State 275>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1648]  (5.87 ns)

 <State 276>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1648]  (5.87 ns)

 <State 277>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1648]  (5.87 ns)

 <State 278>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1670]  (5.87 ns)

 <State 279>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1670]  (5.87 ns)

 <State 280>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1670]  (5.87 ns)

 <State 281>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1670]  (5.87 ns)

 <State 282>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1670]  (5.87 ns)

 <State 283>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1692]  (5.87 ns)

 <State 284>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1692]  (5.87 ns)

 <State 285>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1692]  (5.87 ns)

 <State 286>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1692]  (5.87 ns)

 <State 287>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1692]  (5.87 ns)

 <State 288>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1714]  (5.87 ns)

 <State 289>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1714]  (5.87 ns)

 <State 290>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1714]  (5.87 ns)

 <State 291>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1714]  (5.87 ns)

 <State 292>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1714]  (5.87 ns)

 <State 293>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1736]  (5.87 ns)

 <State 294>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1736]  (5.87 ns)

 <State 295>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1736]  (5.87 ns)

 <State 296>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1736]  (5.87 ns)

 <State 297>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1736]  (5.87 ns)

 <State 298>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1758]  (5.87 ns)

 <State 299>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1758]  (5.87 ns)

 <State 300>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1758]  (5.87 ns)

 <State 301>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1758]  (5.87 ns)

 <State 302>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1758]  (5.87 ns)

 <State 303>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1780]  (5.87 ns)

 <State 304>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1780]  (5.87 ns)

 <State 305>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1780]  (5.87 ns)

 <State 306>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1780]  (5.87 ns)

 <State 307>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1780]  (5.87 ns)

 <State 308>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1802]  (5.87 ns)

 <State 309>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1802]  (5.87 ns)

 <State 310>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1802]  (5.87 ns)

 <State 311>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1802]  (5.87 ns)

 <State 312>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1802]  (5.87 ns)

 <State 313>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1824]  (5.87 ns)

 <State 314>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1824]  (5.87 ns)

 <State 315>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1824]  (5.87 ns)

 <State 316>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1824]  (5.87 ns)

 <State 317>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1824]  (5.87 ns)

 <State 318>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1846]  (5.87 ns)

 <State 319>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1846]  (5.87 ns)

 <State 320>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1846]  (5.87 ns)

 <State 321>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1846]  (5.87 ns)

 <State 322>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1846]  (5.87 ns)

 <State 323>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1872]  (5.87 ns)

 <State 324>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1872]  (5.87 ns)

 <State 325>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1872]  (5.87 ns)

 <State 326>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1872]  (5.87 ns)

 <State 327>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum', gemm.c:15) [1872]  (5.87 ns)

 <State 328>: 0ns
The critical path consists of the following:

 <State 329>: 0ns
The critical path consists of the following:

 <State 330>: 0ns
The critical path consists of the following:

 <State 331>: 0ns
The critical path consists of the following:

 <State 332>: 0ns
The critical path consists of the following:

 <State 333>: 0ns
The critical path consists of the following:

 <State 334>: 0ns
The critical path consists of the following:

 <State 335>: 4.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln17_2', gemm.c:17) [1889]  (0 ns)
	'xor' operation ('xor_ln17_1', gemm.c:17) [1890]  (0 ns)
	'and' operation ('and_ln17_1', gemm.c:17) [1891]  (0 ns)
	'or' operation ('or_ln17_1', gemm.c:17) [1894]  (2.35 ns)
	'store' operation ('store_ln17', gemm.c:17) of variable 'or_ln17_1', gemm.c:17 on array 'prod_0' [1895]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
