#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  9 15:54:40 2025
# Process ID         : 11228
# Current directory  : C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent11212 C:\Users\Maxence\Documents\Internship\FPGA-Consumption-Monitor\fpga\fpga.xpr
# Log file           : C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga/vivado.log
# Journal file       : C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga\vivado.jou
# Running On         : DESKTOP-R574T7I
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7435HS                             
# CPU Frequency      : 3094 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16849 MB
# Swap memory        : 8053 MB
# Total Virtual      : 24902 MB
# Available Virtual  : 6907 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga/fpga.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Maxence/Internship' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga/fpga.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga/fpga.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  9 15:55:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga/fpga.runs/synth_1/runme.log
[Fri May  9 15:55:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/Maxence/Documents/Internship/FPGA-Consumption-Monitor/fpga/fpga.runs/impl_1/runme.log
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  9 16:08:06 2025...
