# system info mm on 2019.09.01.22:40:35
system_info:
name,value
DEVICE,5CGXFC9D6F27C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1567370425
#
#
# Files generated for mm on 2019.09.01.22:40:35
files:
filepath,kind,attributes,module,is_top
simulation/mm.v,VERILOG,,mm,true
simulation/submodules/custom_master.v,VERILOG,,custom_master,false
simulation/submodules/burst_write_master.v,VERILOG,,custom_master,false
simulation/submodules/burst_read_master.v,VERILOG,,custom_master,false
simulation/submodules/write_master.v,VERILOG,,custom_master,false
simulation/submodules/latency_aware_read_master.v,VERILOG,,custom_master,false
simulation/submodules/mm_onchip_memory2_0.v,VERILOG,,mm_onchip_memory2_0,false
simulation/submodules/mm_mm_interconnect_0.v,VERILOG,,mm_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/mm_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_router,false
simulation/submodules/mm_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_router_002,false
simulation/submodules/mm_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_cmd_demux,false
simulation/submodules/mm_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_cmd_mux,false
simulation/submodules/mm_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_rsp_demux,false
simulation/submodules/mm_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_rsp_mux,false
simulation/submodules/mm_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,mm_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
mm.master_read,custom_master
mm.master_write,custom_master
mm.onchip_memory2_0,mm_onchip_memory2_0
mm.mm_interconnect_0,mm_mm_interconnect_0
mm.mm_interconnect_0.master_read_avalon_master_translator,altera_merlin_master_translator
mm.mm_interconnect_0.master_write_avalon_master_translator,altera_merlin_master_translator
mm.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
mm.mm_interconnect_0.master_read_avalon_master_agent,altera_merlin_master_agent
mm.mm_interconnect_0.master_write_avalon_master_agent,altera_merlin_master_agent
mm.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
mm.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
mm.mm_interconnect_0.router,mm_mm_interconnect_0_router
mm.mm_interconnect_0.router_001,mm_mm_interconnect_0_router
mm.mm_interconnect_0.router_002,mm_mm_interconnect_0_router_002
mm.mm_interconnect_0.cmd_demux,mm_mm_interconnect_0_cmd_demux
mm.mm_interconnect_0.cmd_demux_001,mm_mm_interconnect_0_cmd_demux
mm.mm_interconnect_0.cmd_mux,mm_mm_interconnect_0_cmd_mux
mm.mm_interconnect_0.rsp_demux,mm_mm_interconnect_0_rsp_demux
mm.mm_interconnect_0.rsp_mux,mm_mm_interconnect_0_rsp_mux
mm.mm_interconnect_0.rsp_mux_001,mm_mm_interconnect_0_rsp_mux
mm.mm_interconnect_0.avalon_st_adapter,mm_mm_interconnect_0_avalon_st_adapter
mm.mm_interconnect_0.avalon_st_adapter.error_adapter_0,mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mm.rst_controller,altera_reset_controller
