Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/bar2_avmm_pipeline_bridge.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/bar2_avmm_pipeline_bridge --family="Arria 10" --part=10AX115S2F45I1SG
Warning: bar2_avmm_pipeline_bridge: Used altera_avalon_mm_bridge 20.0.1 (instead of 20.0.0)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/bar2_avmm_pipeline_bridge.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/bar2_avmm_pipeline_bridge --family="Arria 10" --part=10AX115S2F45I1SG
Warning: bar2_avmm_pipeline_bridge: Used altera_avalon_mm_bridge 20.0.1 (instead of 20.0.0)
Info: bar2_avmm_pipeline_bridge: "Transforming system: bar2_avmm_pipeline_bridge"
Info: bar2_avmm_pipeline_bridge: "Naming system components in system: bar2_avmm_pipeline_bridge"
Info: bar2_avmm_pipeline_bridge: "Processing generation queue"
Info: bar2_avmm_pipeline_bridge: "Generating: bar2_avmm_pipeline_bridge"
Info: bar2_avmm_pipeline_bridge: "Generating: bar2_avmm_pipeline_bridge_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: bar2_avmm_pipeline_bridge: Done "bar2_avmm_pipeline_bridge" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
