;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, -1
	SLT 121, 503
	JMN <12, #10
	JMN <12, #10
	MOV @-127, 100
	SUB #10, @20
	SUB -7, <-120
	SLT 101, <-201
	SLT 101, <-201
	JMP <121, 103
	ADD @121, 103
	SUB @121, 103
	SUB @121, 103
	JMN @12, #250
	JMN @12, #250
	DJN -1, @-25
	SUB @121, 103
	SUB @-127, 100
	SLT 20, @12
	SUB #9, 81
	JMN 12, <10
	JMN 12, <10
	JMN 12, <10
	CMP @127, 106
	SLT #12, @90
	SLT 121, -1
	SUB @-127, 100
	SLT 121, -1
	SLT 121, -1
	SUB @-127, 100
	JMN 12, <10
	SUB @-147, 106
	SUB @-127, 100
	SUB @-127, 100
	SLT 121, -1
	MOV -7, <-20
	SUB -7, <-120
	SUB -7, <-120
	SPL 0, <-2
	ADD #270, 0
	SPL 0, -2
	SPL 0, -2
	SPL 0, -2
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
