Analysis & Synthesis report for exp3
Sun May 07 06:24:43 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file
 13. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[0].Reg
 14. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[1].Reg
 15. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[2].Reg
 16. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[3].Reg
 17. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[4].Reg
 18. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[5].Reg
 19. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[6].Reg
 20. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[7].Reg
 21. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[8].Reg
 22. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[9].Reg
 23. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[10].Reg
 24. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[11].Reg
 25. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[12].Reg
 26. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[13].Reg
 27. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[14].Reg
 28. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Mux_16to1:mux_0
 29. Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Mux_16to1:mux_1
 30. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_alu_bx_lr
 31. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_alu_bx_lr2
 32. Parameter Settings for User Entity Instance: Datapath:datapath|Memory:IDM
 33. Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_read_data
 34. Parameter Settings for User Entity Instance: Datapath:datapath|Register_sync_rw:reg_instr
 35. Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_rd1
 36. Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_rd2
 37. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_alu_a
 38. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_4to1:mux_alu_b
 39. Parameter Settings for User Entity Instance: Datapath:datapath|ALU:alu
 40. Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_alu
 41. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_4to1:mux_result
 42. Parameter Settings for User Entity Instance: Datapath:datapath|Register_sync_rw:reg_pc
 43. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_pc
 44. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_reg
 45. Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_reg_1
 46. Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_z
 47. Parameter Settings for User Entity Instance: Datapath:datapath|shifter:shift
 48. Port Connectivity Checks: "Datapath:datapath|Mux_2to1:mux_reg_1"
 49. Port Connectivity Checks: "Datapath:datapath|Mux_4to1:mux_result"
 50. Port Connectivity Checks: "Datapath:datapath|ALU:alu"
 51. Port Connectivity Checks: "Datapath:datapath|Mux_4to1:mux_alu_b"
 52. Port Connectivity Checks: "Datapath:datapath|Mux_2to1:mux_alu_bx_lr"
 53. Port Connectivity Checks: "Datapath:datapath|Register_file:reg_file|Decoder_4to16:dec"
 54. Port Connectivity Checks: "Datapath:datapath"
 55. Port Connectivity Checks: "Controller:controller"
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 07 06:24:43 2023      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; exp3                                       ;
; Top-level Entity Name           ; Main                                       ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1765                                       ;
; Total pins                      ; 35                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Main               ; exp3               ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; shifter.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/shifter.v          ;         ;
; Register_sync_rw.v               ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v ;         ;
; Register_simple.v                ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_simple.v  ;         ;
; Register_file.v                  ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_file.v    ;         ;
; Mux_4to1.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Mux_4to1.v         ;         ;
; Mux_2to1.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Mux_2to1.v         ;         ;
; Mux_16to1.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Mux_16to1.v        ;         ;
; Memory.v                         ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Memory.v           ;         ;
; Main.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Main.v             ;         ;
; Extender.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Extender.v         ;         ;
; Decoder_4to16.v                  ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Decoder_4to16.v    ;         ;
; Datapath.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v         ;         ;
; Controller.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v       ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/ALU.v              ;         ;
; mem_data.txt                     ; yes             ; Auto-Found File        ; C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/mem_data.txt       ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 4303      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 5151      ;
;     -- 7 input functions                    ; 41        ;
;     -- 6 input functions                    ; 3360      ;
;     -- 5 input functions                    ; 351       ;
;     -- 4 input functions                    ; 319       ;
;     -- <=3 input functions                  ; 1080      ;
;                                             ;           ;
; Dedicated logic registers                   ; 1765      ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1765      ;
; Total fan-out                               ; 32660     ;
; Average fan-out                             ; 4.68      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                        ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; |Main                                         ; 5151 (0)          ; 1765 (0)     ; 0                 ; 0          ; 35   ; 0            ; |Main                                                                             ; work         ;
;    |Controller:controller|                    ; 70 (70)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Controller:controller                                                       ; work         ;
;    |Datapath:datapath|                        ; 5081 (4)          ; 1761 (0)     ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath                                                           ; work         ;
;       |ALU:alu|                               ; 253 (253)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|ALU:alu                                                   ; work         ;
;       |Extender:extend|                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Extender:extend                                           ; work         ;
;       |Memory:IDM|                            ; 3884 (3884)       ; 1088 (1088)  ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Memory:IDM                                                ; work         ;
;       |Mux_2to1:mux_alu_a|                    ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Mux_2to1:mux_alu_a                                        ; work         ;
;       |Mux_2to1:mux_alu_bx_lr2|               ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Mux_2to1:mux_alu_bx_lr2                                   ; work         ;
;       |Mux_2to1:mux_pc|                       ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Mux_2to1:mux_pc                                           ; work         ;
;       |Mux_2to1:mux_reg_1|                    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Mux_2to1:mux_reg_1                                        ; work         ;
;       |Mux_2to1:mux_reg|                      ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Mux_2to1:mux_reg                                          ; work         ;
;       |Mux_4to1:mux_alu_b|                    ; 162 (162)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Mux_4to1:mux_alu_b                                        ; work         ;
;       |Mux_4to1:mux_result|                   ; 37 (37)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Mux_4to1:mux_result                                       ; work         ;
;       |Register_file:reg_file|                ; 19 (0)            ; 480 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file                                    ; work         ;
;          |Decoder_4to16:dec|                  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Decoder_4to16:dec                  ; work         ;
;          |Register_sync_rw:registers[0].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[0].Reg  ; work         ;
;          |Register_sync_rw:registers[10].Reg| ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[10].Reg ; work         ;
;          |Register_sync_rw:registers[11].Reg| ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[11].Reg ; work         ;
;          |Register_sync_rw:registers[12].Reg| ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[12].Reg ; work         ;
;          |Register_sync_rw:registers[13].Reg| ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[13].Reg ; work         ;
;          |Register_sync_rw:registers[14].Reg| ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[14].Reg ; work         ;
;          |Register_sync_rw:registers[1].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[1].Reg  ; work         ;
;          |Register_sync_rw:registers[2].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[2].Reg  ; work         ;
;          |Register_sync_rw:registers[3].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[3].Reg  ; work         ;
;          |Register_sync_rw:registers[4].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[4].Reg  ; work         ;
;          |Register_sync_rw:registers[5].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[5].Reg  ; work         ;
;          |Register_sync_rw:registers[6].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[6].Reg  ; work         ;
;          |Register_sync_rw:registers[7].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[7].Reg  ; work         ;
;          |Register_sync_rw:registers[8].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[8].Reg  ; work         ;
;          |Register_sync_rw:registers[9].Reg|  ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[9].Reg  ; work         ;
;       |Register_simple:reg_alu|               ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_simple:reg_alu                                   ; work         ;
;       |Register_simple:reg_rd1|               ; 160 (160)         ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_simple:reg_rd1                                   ; work         ;
;       |Register_simple:reg_rd2|               ; 160 (160)         ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_simple:reg_rd2                                   ; work         ;
;       |Register_simple:reg_read_data|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_simple:reg_read_data                             ; work         ;
;       |Register_simple:reg_z|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_simple:reg_z                                     ; work         ;
;       |Register_sync_rw:reg_instr|            ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_sync_rw:reg_instr                                ; work         ;
;       |Register_sync_rw:reg_pc|               ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|Register_sync_rw:reg_pc                                   ; work         ;
;       |shifter:shift|                         ; 310 (310)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Main|Datapath:datapath|shifter:shift                                             ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Controller:controller|ResultSrc[0]                  ; Controller:controller|AdSrc         ; yes                    ;
; Controller:controller|ALUControl[1]                 ; Controller:controller|ALUControl[1] ; yes                    ;
; Controller:controller|ALUControl[2]                 ; Controller:controller|ALUControl[2] ; yes                    ;
; Controller:controller|ALUControl[0]                 ; Controller:controller|ALUControl[1] ; yes                    ;
; Controller:controller|ALUControl[3]                 ; Controller:controller|ALUControl[1] ; yes                    ;
; Controller:controller|ALUSrcA                       ; GND                                 ; yes                    ;
; Controller:controller|ALUSrcB[1]                    ; Controller:controller|ALUSrcB[1]    ; yes                    ;
; Controller:controller|ImmSrc[0]                     ; Controller:controller|ALUSrcB[0]    ; yes                    ;
; Controller:controller|ImmSrc[1]                     ; Controller:controller|ALUSrcB[1]    ; yes                    ;
; Controller:controller|ALUSrcB[0]                    ; Controller:controller|ALUSrcB[0]    ; yes                    ;
; Controller:controller|ResultSrc[1]                  ; Controller:controller|AdSrc         ; yes                    ;
; Controller:controller|RegSrc[0]                     ; Controller:controller|ALUSrcB[1]    ; yes                    ;
; Controller:controller|PCWrite                       ; Controller:controller|ALUSrcB[1]    ; yes                    ;
; Controller:controller|AdSrc                         ; Controller:controller|AdSrc         ; yes                    ;
; Controller:controller|IRWrite                       ; GND                                 ; yes                    ;
; Controller:controller|RegSrc[1]                     ; Controller:controller|ALUSrcB[0]    ; yes                    ;
; Controller:controller|Sel14                         ; Controller:controller|ALUSrcB[1]    ; yes                    ;
; Controller:controller|RegWrite                      ; Controller:controller|RegWrite      ; yes                    ;
; Controller:controller|MemWrite                      ; Controller:controller|MemWrite      ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1765  ;
; Number of registers using Synchronous Clear  ; 673   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1632  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; Datapath:datapath|Memory:IDM|mem[128][0]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[64][0]   ; 4       ;
; Datapath:datapath|Memory:IDM|mem[68][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[71][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[72][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[80][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[88][0]   ; 4       ;
; Datapath:datapath|Memory:IDM|mem[96][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[104][0]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[112][0]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[120][0]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[124][0]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[40][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[48][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[59][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[58][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[36][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[63][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[8][0]    ; 4       ;
; Datapath:datapath|Memory:IDM|mem[16][0]   ; 4       ;
; Datapath:datapath|Memory:IDM|mem[24][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[10][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[18][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[12][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[20][0]   ; 4       ;
; Datapath:datapath|Memory:IDM|mem[22][0]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[0][2]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[32][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[48][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[52][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[44][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[28][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[14][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[3][2]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[19][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[27][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[35][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[7][2]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[23][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[31][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[96][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[80][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[112][2]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[72][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[104][2]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[76][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[120][2]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[92][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[66][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[90][2]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[128][2]  ; 3       ;
; Datapath:datapath|Memory:IDM|mem[0][3]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[56][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[39][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[63][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[76][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[92][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[71][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[79][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[95][3]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[65][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[67][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[71][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[79][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[89][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[91][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[95][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[33][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[35][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[59][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[39][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[63][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[1][5]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[0][5]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[9][5]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[25][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[3][5]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[11][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[19][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[27][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[13][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[29][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[7][5]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[15][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[23][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[31][5]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[67][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[71][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[79][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[91][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[95][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[35][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[59][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[58][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[39][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[63][6]   ; 3       ;
; Datapath:datapath|Memory:IDM|mem[0][6]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[9][6]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[3][6]    ; 3       ;
; Datapath:datapath|Memory:IDM|mem[11][6]   ; 3       ;
; Total number of inverted registers = 183* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Main|Controller:controller|CYCLE[2]                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_sync_rw:reg_pc|OUT[29]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_sync_rw:reg_instr|OUT[5]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[0].Reg|OUT[3]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[1].Reg|OUT[3]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[2].Reg|OUT[25]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[3].Reg|OUT[26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[4].Reg|OUT[13]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[5].Reg|OUT[7]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[6].Reg|OUT[30]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[7].Reg|OUT[24]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[8].Reg|OUT[20]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[9].Reg|OUT[19]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[10].Reg|OUT[3]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[11].Reg|OUT[5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[12].Reg|OUT[4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[13].Reg|OUT[5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[14].Reg|OUT[31] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[135][3]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[134][0]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[133][0]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[132][6]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[131][3]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[130][7]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[129][5]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[128][6]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[127][4]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[126][4]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[125][4]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[124][7]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[123][3]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[122][6]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[121][3]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[120][1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[119][5]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[118][5]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[117][6]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[116][3]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[115][5]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[114][1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[113][7]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[112][4]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[111][5]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[110][7]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[109][0]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[108][7]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[107][6]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[106][4]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[105][6]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[104][7]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[103][1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[102][1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[101][3]                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[100][2]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[99][4]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[98][1]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[97][3]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[96][1]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[95][2]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[94][5]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[93][2]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[92][5]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[91][2]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[90][6]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[89][3]                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[88][1]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[87][3]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[86][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[85][0]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[84][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[83][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[82][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[81][0]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[80][6]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[79][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[78][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[77][0]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[76][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[75][1]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[74][1]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[73][1]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[72][1]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[71][2]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[70][7]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[69][5]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[68][5]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[67][3]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[66][6]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[65][1]                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[64][3]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[63][4]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[62][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[61][4]                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[60][5]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[59][4]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[58][2]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[57][7]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[56][2]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[55][3]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[54][2]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[53][1]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[52][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[51][3]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[50][6]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[49][4]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[48][1]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[47][1]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[46][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[45][4]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[44][5]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[43][3]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[42][6]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[41][3]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[40][7]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[39][2]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[38][6]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[37][3]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[36][4]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[35][1]                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[34][3]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[33][0]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[32][1]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[31][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[30][7]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[29][2]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[28][0]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[27][0]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[26][7]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[25][2]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[24][2]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[23][3]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[22][5]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[21][6]                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[20][2]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[19][1]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[18][2]                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[17][3]                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[16][1]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[15][2]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[14][5]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[13][1]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[12][2]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[11][3]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[10][5]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[9][7]                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[8][3]                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[7][3]                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[6][0]                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[5][0]                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[4][0]                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[3][4]                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[2][1]                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[1][6]                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[0][1]                                              ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_simple:reg_rd1|OUT[3]                                    ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |Main|Datapath:datapath|Register_simple:reg_rd2|OUT[4]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[132][1]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[128][2]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[124][0]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[120][2]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[116][4]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[112][0]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[108][4]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[104][2]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[100][4]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[96][0]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[95][3]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[92][3]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[91][5]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[90][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[89][5]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[84][4]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[80][0]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[79][5]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[76][3]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[72][2]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[71][6]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[68][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[67][7]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[66][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[65][5]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[63][7]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[59][6]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[58][0]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[56][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[52][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[48][0]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[44][4]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[40][0]                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[39][7]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[36][0]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[35][2]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[33][5]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[32][2]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[31][6]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[29][5]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[28][7]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[27][2]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[25][5]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[24][1]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[23][5]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[22][0]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[21][7]                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[19][5]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[18][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[15][5]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[14][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[13][4]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[12][1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[11][5]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[10][0]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[9][5]                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[7][2]                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[3][5]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[1][5]                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Main|Datapath:datapath|Memory:IDM|mem[0][5]                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Mux_4to1:mux_result|Mux16                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Main|Datapath:datapath|shifter:shift|ShiftLeft0                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Main|Datapath:datapath|shifter:shift|ShiftRight0                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Main|Datapath:datapath|shifter:shift|ShiftRight1                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Main|Datapath:datapath|shifter:shift|ShiftLeft0                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Datapath:datapath|shifter:shift|ShiftRight0                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Main|Controller:controller|RegWrite                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Controller:controller|ALUSrcB[0]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Controller:controller|ALUControl[0]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Controller:controller|ALUControl[1]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |Main|Datapath:datapath|ALU:alu|Add0                                                      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; No         ; |Main|Datapath:datapath|ALU:alu|Mux25                                                     ;
; 136:1              ; 8 bits    ; 720 LEs       ; 720 LEs              ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Memory:IDM|Mux14                                                  ;
; 136:1              ; 8 bits    ; 720 LEs       ; 720 LEs              ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Memory:IDM|Mux31                                                  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Main|Datapath:datapath|Mux_4to1:mux_alu_b|Mux18                                          ;
; 12:1               ; 6 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |Main|Datapath:datapath|Mux_4to1:mux_alu_b|Mux27                                          ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Mux_4to1:mux_alu_b|Mux5                                           ;
; 14:1               ; 4 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |Main|Datapath:datapath|Mux_4to1:mux_alu_b|Mux22                                          ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Mux_4to1:mux_alu_b|Mux7                                           ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Mux_4to1:mux_alu_b|Mux2                                           ;
; 68:1               ; 8 bits    ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Memory:IDM|Mux4                                                   ;
; 68:1               ; 8 bits    ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; No         ; |Main|Datapath:datapath|Memory:IDM|Mux16                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[0].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[1].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[2].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[3].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[4].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[5].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[6].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[7].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[8].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[9].Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[10].Reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[11].Reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[12].Reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[13].Reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[14].Reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Mux_16to1:mux_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_file:reg_file|Mux_16to1:mux_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_alu_bx_lr ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_alu_bx_lr2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Memory:IDM ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; BYTE_SIZE      ; 4     ; Signed Integer                                   ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_read_data ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_sync_rw:reg_instr ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_rd1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_rd2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_alu_a ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_4to1:mux_alu_b ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|ALU:alu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_alu ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_4to1:mux_result ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_sync_rw:reg_pc ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_pc ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Mux_2to1:mux_reg_1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|Register_simple:reg_z ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:datapath|shifter:shift ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath|Mux_2to1:mux_reg_1" ;
+---------+-------+----------+-------------------------------------+
; Port    ; Type  ; Severity ; Details                             ;
+---------+-------+----------+-------------------------------------+
; input_1 ; Input ; Info     ; Stuck at VCC                        ;
+---------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath|Mux_4to1:mux_result" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; input_3 ; Input ; Info     ; Stuck at GND                         ;
+---------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath|ALU:alu"                                                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CI   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CO   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; OVF  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath|Mux_4to1:mux_alu_b" ;
+----------------+-------+----------+------------------------------+
; Port           ; Type  ; Severity ; Details                      ;
+----------------+-------+----------+------------------------------+
; input_2[31..3] ; Input ; Info     ; Stuck at GND                 ;
; input_2[1..0]  ; Input ; Info     ; Stuck at GND                 ;
; input_2[2]     ; Input ; Info     ; Stuck at VCC                 ;
; input_3        ; Input ; Info     ; Stuck at GND                 ;
+----------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath|Mux_2to1:mux_alu_bx_lr"                                                                                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; input_0        ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input_0[31..4]" will be connected to GND. ;
; input_1[3..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; input_1[31..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; input_1[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; output_value   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (4 bits) it drives; bit(s) "output_value[31..4]" have no fanouts                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath|Register_file:reg_file|Decoder_4to16:dec"                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "OUT[15..15]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:datapath"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; INSTR[19..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; INSTR[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RD1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RD2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RA1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RA2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RA3           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUResult     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUOut        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WD3           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:controller"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; CONDEX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CYCLE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 07 06:24:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp3 -c exp3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file datapath_schematic.bdf
    Info (12023): Found entity 1: datapath_schematic
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter
Info (12021): Found 1 design units, including 1 entities, in source file register_sync_rw.v
    Info (12023): Found entity 1: Register_sync_rw
Info (12021): Found 1 design units, including 1 entities, in source file register_simple.v
    Info (12023): Found entity 1: Register_simple
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_file
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.v
    Info (12023): Found entity 1: Mux_4to1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.v
    Info (12023): Found entity 1: Mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file mux_16to1.v
    Info (12023): Found entity 1: Mux_16to1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: Main
Info (12021): Found 1 design units, including 1 entities, in source file extender.v
    Info (12023): Found entity 1: Extender
Info (12021): Found 1 design units, including 1 entities, in source file decoder_4to16.v
    Info (12023): Found entity 1: Decoder_4to16
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2to4.v
    Info (12023): Found entity 1: Decoder_2to4
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: Controller
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder
Warning (10222): Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module "shifter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:controller"
Warning (10230): Verilog HDL assignment warning at Controller.v(51): truncated value with size 32 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Controller.v(117): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at Controller.v(199): truncated value with size 32 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at Controller.v(185): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "PCWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "AdSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "IRWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "ResultSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "ALUControl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "ALUSrcA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "ALUSrcB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "ImmSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "RegSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable "Sel14", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Sel14" at Controller.v(323)
Info (10041): Inferred latch for "RegSrc[0]" at Controller.v(323)
Info (10041): Inferred latch for "RegSrc[1]" at Controller.v(323)
Info (10041): Inferred latch for "RegWrite" at Controller.v(323)
Info (10041): Inferred latch for "ImmSrc[0]" at Controller.v(323)
Info (10041): Inferred latch for "ImmSrc[1]" at Controller.v(323)
Info (10041): Inferred latch for "ALUSrcB[0]" at Controller.v(323)
Info (10041): Inferred latch for "ALUSrcB[1]" at Controller.v(323)
Info (10041): Inferred latch for "ALUSrcA" at Controller.v(323)
Info (10041): Inferred latch for "ALUControl[0]" at Controller.v(323)
Info (10041): Inferred latch for "ALUControl[1]" at Controller.v(323)
Info (10041): Inferred latch for "ALUControl[2]" at Controller.v(323)
Info (10041): Inferred latch for "ALUControl[3]" at Controller.v(323)
Info (10041): Inferred latch for "ResultSrc[0]" at Controller.v(323)
Info (10041): Inferred latch for "ResultSrc[1]" at Controller.v(323)
Info (10041): Inferred latch for "IRWrite" at Controller.v(323)
Info (10041): Inferred latch for "MemWrite" at Controller.v(323)
Info (10041): Inferred latch for "AdSrc" at Controller.v(323)
Info (10041): Inferred latch for "PCWrite" at Controller.v(323)
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:datapath"
Warning (10230): Verilog HDL assignment warning at Datapath.v(190): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "Register_file" for hierarchy "Datapath:datapath|Register_file:reg_file"
Info (12128): Elaborating entity "Register_sync_rw" for hierarchy "Datapath:datapath|Register_file:reg_file|Register_sync_rw:registers[0].Reg"
Info (12128): Elaborating entity "Decoder_4to16" for hierarchy "Datapath:datapath|Register_file:reg_file|Decoder_4to16:dec"
Info (12128): Elaborating entity "Mux_16to1" for hierarchy "Datapath:datapath|Register_file:reg_file|Mux_16to1:mux_0"
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "Datapath:datapath|Mux_2to1:mux_alu_bx_lr"
Info (12128): Elaborating entity "Memory" for hierarchy "Datapath:datapath|Memory:IDM"
Info (12128): Elaborating entity "Register_simple" for hierarchy "Datapath:datapath|Register_simple:reg_read_data"
Info (12128): Elaborating entity "Mux_4to1" for hierarchy "Datapath:datapath|Mux_4to1:mux_alu_b"
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:datapath|ALU:alu"
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "Datapath:datapath|Mux_2to1:mux_reg"
Info (12128): Elaborating entity "Extender" for hierarchy "Datapath:datapath|Extender:extend"
Info (12128): Elaborating entity "Register_simple" for hierarchy "Datapath:datapath|Register_simple:reg_z"
Info (12128): Elaborating entity "shifter" for hierarchy "Datapath:datapath|shifter:shift"
Warning (10230): Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Controller:controller|ResultSrc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
Warning (13012): Latch Controller:controller|ALUControl[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[25]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|ALUControl[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
Warning (13012): Latch Controller:controller|ALUControl[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[27]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|ALUControl[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[27]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|ALUSrcB[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|ImmSrc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
Warning (13012): Latch Controller:controller|ImmSrc[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[25]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|ALUSrcB[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
Warning (13012): Latch Controller:controller|ResultSrc[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|RegSrc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[26]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|PCWrite has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|AdSrc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
Warning (13012): Latch Controller:controller|RegSrc[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[25]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|Sel14 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[25]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Warning (13012): Latch Controller:controller|RegWrite has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller:controller|CYCLE[0]
Warning (13012): Latch Controller:controller|MemWrite has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:datapath|Register_sync_rw:reg_instr|OUT[25]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller:controller|CYCLE[1]
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/output_files/exp3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5794 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 5759 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Sun May 07 06:24:43 2023
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/output_files/exp3.map.smsg.


