-- exercicio 5 // "BEEP"
library ieee;
use ieee.std_logic_1164.all;
entity Beep is
	port (estado0, estado1: IN std_logic;
			beep: OUT std_logic);
			
end beep;
architecture SINAL of beep is
process (verifica)
	begin
		if(estado0 <= '1') and (estado1 <= '1');
		beep <= '1';
			else
			beep <= '0';
		end if;
	end process;
end architecture SINAL;
end;