#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 10 20:25:17 2025
# Process ID: 12656
# Current directory: E:/Documents/lab/lab5/lab5.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: E:/Documents/lab/lab5/lab5.runs/synth_1/TOP.vds
# Journal file: E:/Documents/lab/lab5/lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 366.945 ; gain = 100.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [E:/Documents/lab/lab5/lab5.runs/synth_1/.Xil/Vivado-12656-LAPTOP-QMK9UGLS/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (1#1) [E:/Documents/lab/lab5/lab5.runs/synth_1/.Xil/Vivado-12656-LAPTOP-QMK9UGLS/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DISPLAY' [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/DISPLAY.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DISPLAY' (2#1) [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/DISPLAY.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/TOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.602 ; gain = 157.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.602 ; gain = 157.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.602 ; gain = 157.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Documents/lab/lab5/lab5.srcs/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'u1'
Finished Parsing XDC File [e:/Documents/lab/lab5/lab5.srcs/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'u1'
Parsing XDC File [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/constrs_1/imports/constr/constrs.xdc]
Finished Parsing XDC File [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/constrs_1/imports/constr/constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/constrs_1/imports/constr/constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 719.625 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 719.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 719.625 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 719.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 719.625 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 719.625 ; gain = 453.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 719.625 ; gain = 453.246
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'M_W_Data_reg' [E:/Documents/计算机组成原理/实验/lab5/lab5.srcs/sources_1/imports/code/TOP.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 719.625 ; gain = 453.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DISPLAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TOP has port which[3] driven by constant 1
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[0]' (LD) to 'M_W_Data_reg[8]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[1]' (LD) to 'M_W_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[2]' (LD) to 'M_W_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[3]' (LD) to 'M_W_Data_reg[6]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[4]' (LD) to 'M_W_Data_reg[12]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[5]' (LD) to 'M_W_Data_reg[9]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[6]' (LD) to 'M_W_Data_reg[10]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[7]' (LD) to 'M_W_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[9]' (LD) to 'M_W_Data_reg[14]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[11]' (LD) to 'M_W_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[13]' (LD) to 'M_W_Data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\M_W_Data_reg[15] )
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[16]' (LD) to 'M_W_Data_reg[22]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[17]' (LD) to 'M_W_Data_reg[19]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[18]' (LD) to 'M_W_Data_reg[21]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[19]' (LD) to 'M_W_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[20]' (LD) to 'M_W_Data_reg[28]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[21]' (LD) to 'M_W_Data_reg[25]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[22]' (LD) to 'M_W_Data_reg[24]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[23]' (LD) to 'M_W_Data_reg[27]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[24]' (LD) to 'M_W_Data_reg[26]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[26]' (LD) to 'M_W_Data_reg[31]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[27]' (LD) to 'M_W_Data_reg[29]'
INFO: [Synth 8-3886] merging instance 'M_W_Data_reg[29]' (LD) to 'M_W_Data_reg[30]'
WARNING: [Synth 8-3332] Sequential element (M_W_Data_reg[15]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 719.625 ; gain = 453.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 756.848 ; gain = 490.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 756.848 ; gain = 490.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM_B  |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |     4|
|4     |LUT1   |     2|
|5     |LUT2   |     6|
|6     |LUT3   |     1|
|7     |LUT4   |     7|
|8     |LUT5   |     1|
|9     |LUT6   |    12|
|10    |MUXF7  |     4|
|11    |FDRE   |    18|
|12    |LD     |     8|
|13    |IBUF   |    11|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   120|
|2     |  u2     |DISPLAY |    48|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 766.934 ; gain = 204.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.934 ; gain = 500.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 780.609 ; gain = 514.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Documents/lab/lab5/lab5.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 10 20:25:36 2025...
