// Seed: 3926334685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd31
) (
    input  wire  id_0,
    output logic id_1,
    input  tri0  id_2,
    output tri0  id_3
);
  logic id_5;
  logic id_6;
  ;
  and primCall (id_3, id_5, id_6, id_8);
  assign id_3 = -1'd0;
  always_latch begin : LABEL_0
    begin : LABEL_1
      id_1 = -1;
    end
  end
  logic _id_7;
  wire [id_7 : 1] id_8;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_8,
      id_5
  );
endmodule
