

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_48_6'
================================================================
* Date:           Fri Jan 23 18:03:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_6  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:48]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %conv7_i"   --->   Operation 7 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln33_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln33"   --->   Operation 8 'read' 'zext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i17 %conv7_i_read"   --->   Operation 9 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln48 = store i9 0, i9 %i" [top.cpp:48]   --->   Operation 11 'store' 'store_ln48' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body53"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [top.cpp:48]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.92ns)   --->   "%icmp_ln48 = icmp_eq  i9 %i_1, i9 256" [top.cpp:48]   --->   Operation 14 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.92ns)   --->   "%add_ln48 = add i9 %i_1, i9 1" [top.cpp:48]   --->   Operation 15 'add' 'add_ln48' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.body53.split, void %for.inc67.exitStub" [top.cpp:48]   --->   Operation 16 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i9 %i_1" [top.cpp:48]   --->   Operation 17 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln50_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln48, i6 %zext_ln33_read" [top.cpp:50]   --->   Operation 18 'bitconcatenate' 'add_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i14 %add_ln50_1" [top.cpp:50]   --->   Operation 19 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln50_1" [top.cpp:50]   --->   Operation 20 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%empty = load i14 %tmp_addr" [top.cpp:50]   --->   Operation 21 'load' 'empty' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln48 = store i9 %add_ln48, i9 %i" [top.cpp:48]   --->   Operation 22 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 23 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty = load i14 %tmp_addr" [top.cpp:50]   --->   Operation 23 'load' 'empty' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i24 %empty" [top.cpp:50]   --->   Operation 24 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.38ns)   --->   "%mul_ln50 = mul i41 %sext_ln50, i41 %conv7_i_cast" [top.cpp:50]   --->   Operation 25 'mul' 'mul_ln50' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln50_1 = sext i41 %mul_ln50" [top.cpp:50]   --->   Operation 26 'sext' 'sext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln50_1, i32 47" [top.cpp:50]   --->   Operation 27 'bitselect' 'tmp_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln50, i32 14, i32 37" [top.cpp:50]   --->   Operation 28 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln50_1, i32 13" [top.cpp:50]   --->   Operation 29 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln50_1, i32 37" [top.cpp:50]   --->   Operation 30 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i1 %tmp_1" [top.cpp:50]   --->   Operation 31 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.10ns)   --->   "%add_ln50 = add i24 %trunc_ln2, i24 %zext_ln50" [top.cpp:50]   --->   Operation 32 'add' 'add_ln50' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln50, i32 23" [top.cpp:50]   --->   Operation 33 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln50 = xor i1 %tmp_3, i1 1" [top.cpp:50]   --->   Operation 34 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %tmp_2, i1 %xor_ln50" [top.cpp:50]   --->   Operation 35 'and' 'and_ln50' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_4)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln50_1, i32 38" [top.cpp:50]   --->   Operation 36 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln50, i32 39, i32 40" [top.cpp:50]   --->   Operation 37 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%icmp_ln50 = icmp_eq  i2 %tmp_5, i2 3" [top.cpp:50]   --->   Operation 38 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln50, i32 38, i32 40" [top.cpp:50]   --->   Operation 39 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.74ns)   --->   "%icmp_ln50_1 = icmp_eq  i3 %tmp_6, i3 7" [top.cpp:50]   --->   Operation 40 'icmp' 'icmp_ln50_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.74ns)   --->   "%icmp_ln50_2 = icmp_eq  i3 %tmp_6, i3 0" [top.cpp:50]   --->   Operation 41 'icmp' 'icmp_ln50_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_3)   --->   "%select_ln50 = select i1 %and_ln50, i1 %icmp_ln50_1, i1 %icmp_ln50_2" [top.cpp:50]   --->   Operation 42 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_4)   --->   "%xor_ln50_1 = xor i1 %tmp_4, i1 1" [top.cpp:50]   --->   Operation 43 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_4)   --->   "%and_ln50_1 = and i1 %icmp_ln50, i1 %xor_ln50_1" [top.cpp:50]   --->   Operation 44 'and' 'and_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_4)   --->   "%select_ln50_1 = select i1 %and_ln50, i1 %and_ln50_1, i1 %icmp_ln50_1" [top.cpp:50]   --->   Operation 45 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%and_ln50_2 = and i1 %and_ln50, i1 %icmp_ln50_1" [top.cpp:50]   --->   Operation 46 'and' 'and_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_3)   --->   "%xor_ln50_2 = xor i1 %select_ln50, i1 1" [top.cpp:50]   --->   Operation 47 'xor' 'xor_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_3)   --->   "%or_ln50 = or i1 %tmp_3, i1 %xor_ln50_2" [top.cpp:50]   --->   Operation 48 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_3)   --->   "%xor_ln50_3 = xor i1 %tmp_1_1, i1 1" [top.cpp:50]   --->   Operation 49 'xor' 'xor_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln50_3 = and i1 %or_ln50, i1 %xor_ln50_3" [top.cpp:50]   --->   Operation 50 'and' 'and_ln50_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln50_4 = and i1 %tmp_3, i1 %select_ln50_1" [top.cpp:50]   --->   Operation 51 'and' 'and_ln50_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%or_ln50_2 = or i1 %and_ln50_2, i1 %and_ln50_4" [top.cpp:50]   --->   Operation 52 'or' 'or_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%xor_ln50_4 = xor i1 %or_ln50_2, i1 1" [top.cpp:50]   --->   Operation 53 'xor' 'xor_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%and_ln50_5 = and i1 %tmp_1_1, i1 %xor_ln50_4" [top.cpp:50]   --->   Operation 54 'and' 'and_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%select_ln50_2 = select i1 %and_ln50_3, i24 8388607, i24 8388608" [top.cpp:50]   --->   Operation 55 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln50_1 = or i1 %and_ln50_3, i1 %and_ln50_5" [top.cpp:50]   --->   Operation 56 'or' 'or_ln50_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln50_3 = select i1 %or_ln50_1, i24 %select_ln50_2, i24 %add_ln50" [top.cpp:50]   --->   Operation 57 'select' 'select_ln50_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln50_1" [top.cpp:50]   --->   Operation 58 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:49]   --->   Operation 59 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:48]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [top.cpp:48]   --->   Operation 61 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln50 = store i24 %select_ln50_3, i14 %C_addr" [top.cpp:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body53" [top.cpp:48]   --->   Operation 63 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv7_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
conv7_i_read           (read             ) [ 0000]
zext_ln33_read         (read             ) [ 0000]
conv7_i_cast           (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln48             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_1                    (load             ) [ 0000]
icmp_ln48              (icmp             ) [ 0110]
add_ln48               (add              ) [ 0000]
br_ln48                (br               ) [ 0000]
trunc_ln48             (trunc            ) [ 0000]
add_ln50_1             (bitconcatenate   ) [ 0000]
zext_ln50_1            (zext             ) [ 0111]
tmp_addr               (getelementptr    ) [ 0110]
store_ln48             (store            ) [ 0000]
empty                  (load             ) [ 0000]
sext_ln50              (sext             ) [ 0000]
mul_ln50               (mul              ) [ 0000]
sext_ln50_1            (sext             ) [ 0000]
tmp_1_1                (bitselect        ) [ 0000]
trunc_ln2              (partselect       ) [ 0000]
tmp_1                  (bitselect        ) [ 0000]
tmp_2                  (bitselect        ) [ 0000]
zext_ln50              (zext             ) [ 0000]
add_ln50               (add              ) [ 0000]
tmp_3                  (bitselect        ) [ 0000]
xor_ln50               (xor              ) [ 0000]
and_ln50               (and              ) [ 0000]
tmp_4                  (bitselect        ) [ 0000]
tmp_5                  (partselect       ) [ 0000]
icmp_ln50              (icmp             ) [ 0000]
tmp_6                  (partselect       ) [ 0000]
icmp_ln50_1            (icmp             ) [ 0000]
icmp_ln50_2            (icmp             ) [ 0000]
select_ln50            (select           ) [ 0000]
xor_ln50_1             (xor              ) [ 0000]
and_ln50_1             (and              ) [ 0000]
select_ln50_1          (select           ) [ 0000]
and_ln50_2             (and              ) [ 0000]
xor_ln50_2             (xor              ) [ 0000]
or_ln50                (or               ) [ 0000]
xor_ln50_3             (xor              ) [ 0000]
and_ln50_3             (and              ) [ 0000]
and_ln50_4             (and              ) [ 0000]
or_ln50_2              (or               ) [ 0000]
xor_ln50_4             (xor              ) [ 0000]
and_ln50_5             (and              ) [ 0000]
select_ln50_2          (select           ) [ 0000]
or_ln50_1              (or               ) [ 0000]
select_ln50_3          (select           ) [ 0101]
C_addr                 (getelementptr    ) [ 0000]
specpipeline_ln49      (specpipeline     ) [ 0000]
speclooptripcount_ln48 (speclooptripcount) [ 0000]
specloopname_ln48      (specloopname     ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln48                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln33">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv7_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv7_i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln33_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln33_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="C_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="14" slack="2"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln50_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="1"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv7_i_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln48_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln48_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln48_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln48_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln50_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln50_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln50_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln48_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="9" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln50_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mul_ln50_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="17" slack="1"/>
<pin id="177" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln50_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="41" slack="0"/>
<pin id="181" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="41" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="0"/>
<pin id="193" dir="0" index="1" bw="41" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="7" slack="0"/>
<pin id="196" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="41" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="41" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln50_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln50_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="24" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xor_ln50_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="and_ln50_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="41" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="41" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln50_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="41" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln50_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln50_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln50_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="xor_ln50_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln50_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln50_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln50_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln50_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln50_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="xor_ln50_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="and_ln50_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_3/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln50_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_4/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln50_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xor_ln50_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_4/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="and_ln50_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_5/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln50_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="24" slack="0"/>
<pin id="378" dir="0" index="2" bw="24" slack="0"/>
<pin id="379" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="or_ln50_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln50_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="24" slack="0"/>
<pin id="392" dir="0" index="2" bw="24" slack="0"/>
<pin id="393" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_3/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="404" class="1005" name="conv7_i_cast_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="41" slack="1"/>
<pin id="406" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i_cast "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln48_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="413" class="1005" name="zext_ln50_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="2"/>
<pin id="415" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln50_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="1"/>
<pin id="420" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="select_ln50_3_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="24" slack="1"/>
<pin id="425" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="86" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="92" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="169"><net_src comp="142" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="105" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="174" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="179" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="179" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="201" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="191" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="209" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="179" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="174" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="255" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="174" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="285"><net_src comp="271" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="271" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="241" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="281" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="247" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="265" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="241" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="281" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="241" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="281" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="293" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="227" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="183" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="227" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="313" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="321" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="183" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="345" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="345" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="369" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="375" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="221" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="82" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="407"><net_src comp="124" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="412"><net_src comp="136" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="160" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="421"><net_src comp="98" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="426"><net_src comp="389" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_48_6 : zext_ln33 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_48_6 : conv7_i | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_48_6 : tmp | {1 2 }
  - Chain level:
	State 1
		store_ln48 : 1
		i_1 : 1
		icmp_ln48 : 2
		add_ln48 : 2
		br_ln48 : 3
		trunc_ln48 : 2
		add_ln50_1 : 3
		zext_ln50_1 : 4
		tmp_addr : 5
		empty : 6
		store_ln48 : 3
	State 2
		sext_ln50 : 1
		mul_ln50 : 2
		sext_ln50_1 : 3
		tmp_1_1 : 4
		trunc_ln2 : 3
		tmp_1 : 4
		tmp_2 : 4
		zext_ln50 : 5
		add_ln50 : 6
		tmp_3 : 7
		xor_ln50 : 8
		and_ln50 : 8
		tmp_4 : 4
		tmp_5 : 3
		icmp_ln50 : 4
		tmp_6 : 3
		icmp_ln50_1 : 4
		icmp_ln50_2 : 4
		select_ln50 : 8
		xor_ln50_1 : 5
		and_ln50_1 : 5
		select_ln50_1 : 8
		and_ln50_2 : 8
		xor_ln50_2 : 9
		or_ln50 : 9
		xor_ln50_3 : 5
		and_ln50_3 : 9
		and_ln50_4 : 9
		or_ln50_2 : 9
		xor_ln50_4 : 9
		and_ln50_5 : 9
		select_ln50_2 : 9
		or_ln50_1 : 9
		select_ln50_3 : 9
	State 3
		store_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln50_fu_293    |    0    |    0    |    2    |
|  select  |    select_ln50_1_fu_313   |    0    |    0    |    2    |
|          |    select_ln50_2_fu_375   |    0    |    0    |    24   |
|          |    select_ln50_3_fu_389   |    0    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln48_fu_142      |    0    |    0    |    16   |
|          |      add_ln50_fu_221      |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln48_fu_136     |    0    |    0    |    16   |
|   icmp   |      icmp_ln50_fu_265     |    0    |    0    |    9    |
|          |     icmp_ln50_1_fu_281    |    0    |    0    |    10   |
|          |     icmp_ln50_2_fu_287    |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln50_fu_174      |    1    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln50_fu_241      |    0    |    0    |    2    |
|          |     and_ln50_1_fu_307     |    0    |    0    |    2    |
|    and   |     and_ln50_2_fu_321     |    0    |    0    |    2    |
|          |     and_ln50_3_fu_345     |    0    |    0    |    2    |
|          |     and_ln50_4_fu_351     |    0    |    0    |    2    |
|          |     and_ln50_5_fu_369     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln50_fu_235      |    0    |    0    |    2    |
|          |     xor_ln50_1_fu_301     |    0    |    0    |    2    |
|    xor   |     xor_ln50_2_fu_327     |    0    |    0    |    2    |
|          |     xor_ln50_3_fu_339     |    0    |    0    |    2    |
|          |     xor_ln50_4_fu_363     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln50_fu_333      |    0    |    0    |    2    |
|    or    |      or_ln50_2_fu_357     |    0    |    0    |    2    |
|          |      or_ln50_1_fu_383     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |  conv7_i_read_read_fu_86  |    0    |    0    |    0    |
|          | zext_ln33_read_read_fu_92 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    conv7_i_cast_fu_124    |    0    |    0    |    0    |
|   sext   |      sext_ln50_fu_170     |    0    |    0    |    0    |
|          |     sext_ln50_1_fu_179    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln48_fu_148     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     add_ln50_1_fu_152     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln50_1_fu_160    |    0    |    0    |    0    |
|          |      zext_ln50_fu_217     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_1_1_fu_183      |    0    |    0    |    0    |
|          |        tmp_1_fu_201       |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_209       |    0    |    0    |    0    |
|          |        tmp_3_fu_227       |    0    |    0    |    0    |
|          |        tmp_4_fu_247       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      trunc_ln2_fu_191     |    0    |    0    |    0    |
|partselect|        tmp_5_fu_255       |    0    |    0    |    0    |
|          |        tmp_6_fu_271       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   211   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| conv7_i_cast_reg_404|   41   |
|      i_reg_397      |    9   |
|  icmp_ln48_reg_409  |    1   |
|select_ln50_3_reg_423|   24   |
|   tmp_addr_reg_418  |   14   |
| zext_ln50_1_reg_413 |   64   |
+---------------------+--------+
|        Total        |   153  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   211  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   153  |   220  |
+-----------+--------+--------+--------+--------+
