<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: property with disable iff
rc: 1 (means success: 0)
tags: 16.15
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>
defines: 
time_elapsed: 1.656s
ram usage: 41364 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpz0h4j1z0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-8" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:8</a>: No timescale set for &#34;clk_gen&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-27" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:27</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-8" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:8</a>: Compile module &#34;work@clk_gen&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-27" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:27</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-27" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:27</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpz0h4j1z0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_clk_gen
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpz0h4j1z0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpz0h4j1z0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@clk_gen, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:8, parent:work@top
   |vpiDefName:work@clk_gen
   |vpiFullName:work@clk_gen
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@clk_gen
       |vpiStmt:
       \_assignment: , line:15
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (out), line:15
           |vpiName:out
           |vpiFullName:work@clk_gen.out
         |vpiRhs:
         \_constant: , line:15
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiProcess:
   \_always: , line:18
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:18
       |vpiCondition:
       \_operation: , line:18
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:18
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk), line:18
             |vpiName:clk
         |vpiOperand:
         \_operation: , line:18
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (rst), line:18
             |vpiName:rst
       |vpiStmt:
       \_begin: , line:18
         |vpiFullName:work@clk_gen
         |vpiStmt:
         \_if_else: , line:19
           |vpiCondition:
           \_ref_obj: (rst), line:19
             |vpiName:rst
             |vpiFullName:work@clk_gen.rst
           |vpiStmt:
           \_assignment: , line:20
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (out), line:20
               |vpiName:out
               |vpiFullName:work@clk_gen.out
             |vpiRhs:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiElseStmt:
           \_assignment: , line:22
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (out), line:22
               |vpiName:out
               |vpiFullName:work@clk_gen.out
             |vpiRhs:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
   |vpiPort:
   \_port: (rst), line:9
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:9
         |vpiName:rst
         |vpiFullName:work@clk_gen.rst
   |vpiPort:
   \_port: (clk), line:10
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:10
         |vpiName:clk
         |vpiFullName:work@clk_gen.clk
   |vpiPort:
   \_port: (out), line:11
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:11
         |vpiName:out
         |vpiFullName:work@clk_gen.out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (rst), line:9
   |vpiNet:
   \_logic_net: (clk), line:10
   |vpiNet:
   \_logic_net: (out), line:11
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:27, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:35
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:36
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:36
           |vpiName:clk
           |vpiFullName:work@top.clk
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:37
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rst), line:37
           |vpiName:rst
           |vpiFullName:work@top.rst
         |vpiRhs:
         \_constant: , line:37
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:46
       |vpiFullName:work@top
       |vpiStmt:
       \_forever_stmt: , line:47
         |vpiStmt:
         \_begin: , line:47
           |vpiFullName:work@top
           |vpiStmt:
           \_delay_control: , line:48
             |vpiStmt:
             \_assignment: , line:48
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:48
                 |vpiName:clk
                 |vpiFullName:work@top.clk
               |vpiRhs:
               \_operation: , line:48
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (clk), line:48
                   |vpiName:clk
                   |vpiFullName:work@top.clk
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:52
       |#1000
       |vpiStmt:
       \_sys_func_call: ($finish), line:52
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (rst), line:29
     |vpiName:rst
     |vpiFullName:work@top.rst
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:30
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (out), line:31
     |vpiName:out
     |vpiFullName:work@top.out
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:27
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@clk_gen (dut), file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:33, parent:work@top
     |vpiDefName:work@clk_gen
     |vpiName:dut
     |vpiFullName:work@top.dut
     |vpiPort:
     \_port: (rst), line:9, parent:dut
       |vpiName:rst
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (rst), line:33
         |vpiName:rst
         |vpiActual:
         \_logic_net: (rst), line:29, parent:work@top
           |vpiName:rst
           |vpiFullName:work@top.rst
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rst), line:9, parent:dut
           |vpiName:rst
           |vpiFullName:work@top.dut.rst
     |vpiPort:
     \_port: (clk), line:10, parent:dut
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:33
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:30, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:10, parent:dut
           |vpiName:clk
           |vpiFullName:work@top.dut.clk
     |vpiPort:
     \_port: (out), line:11, parent:dut
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out), line:33
         |vpiName:out
         |vpiActual:
         \_logic_net: (out), line:31, parent:work@top
           |vpiName:out
           |vpiFullName:work@top.out
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:11, parent:dut
           |vpiName:out
           |vpiFullName:work@top.dut.out
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (rst), line:9, parent:dut
     |vpiNet:
     \_logic_net: (clk), line:10, parent:dut
     |vpiNet:
     \_logic_net: (out), line:11, parent:dut
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:27
   |vpiNet:
   \_logic_net: (rst), line:29, parent:work@top
   |vpiNet:
   \_logic_net: (clk), line:30, parent:work@top
   |vpiNet:
   \_logic_net: (out), line:31, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \dut of type 32
Object: \rst of type 44
Object: \clk of type 44
Object: \out of type 44
Object: \rst of type 36
Object: \clk of type 36
Object: \out of type 36
Object: \rst of type 36
Object: \clk of type 36
Object: \out of type 36
Object: \work_clk_gen of type 32
Object: \rst of type 44
Object: \clk of type 44
Object: \out of type 44
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clk of type 608
Object:  of type 39
Object: \rst of type 608
Object:  of type 4
Object:  of type 23
Object: \rst of type 608
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object:  of type 3
Object: \out of type 608
Object:  of type 7
Object: \rst of type 36
Object: \clk of type 36
Object: \out of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 3
Object: \rst of type 608
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 17
ERROR: Encountered unhandled object type: 17

</pre>
</body>