{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605178436823 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Prac_2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Prac_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605178436832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605178436872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605178436873 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605178437153 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605178437173 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AF7 IOPAD_X17_Y0_N74 " "Can't place multiple pins assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[0\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[0\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[0] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[1\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[1\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[1] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[2\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[2\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[2] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[3\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[3\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[3] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[4\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[4\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[4] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[5\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[5\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[5] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[6\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[6\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[6] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[7\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[7\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[7] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[8\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[8\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[8] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[9\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[9\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[9] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[10\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[10\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[10] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[11\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[11\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[11] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[12\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[12\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[12] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[13\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[13\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[13] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[14\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[14\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[14] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[15\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[15\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[15] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178437197 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1605178437197 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605178437198 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1605178437605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5050 " "Peak virtual memory: 5050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605178437730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 12 12:53:57 2020 " "Processing ended: Thu Nov 12 12:53:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605178437730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605178437730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605178437730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605178437730 ""}
