#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan  3 14:14:13 2025
# Process ID         : 2850921
# Current directory  : /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1
# Command line       : vivado -log design_1_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl
# Log file           : /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.vds
# Journal file       : /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1/vivado.jou
# Running On         : dell
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : Intel(R) Core(TM) i9-10900X CPU @ 3.70GHz
# CPU Frequency      : 1934.139 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 20
# Host memory        : 134762 MB
# Swap memory        : 2147 MB
# Total Virtual      : 136909 MB
# Available Virtual  : 112673 MB
#-----------------------------------------------------------
source design_1_smartconnect_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_smartconnect_0_0
Command: synth_design -top design_1_smartconnect_0_0 -part xczu19eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2851593
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.539 ; gain = 136.859 ; free physical = 66780 ; free virtual = 89895
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_arsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_arsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_arsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_arsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_rsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_rsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_rsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_rsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_rsw_0.sv:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_awsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_awsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_awsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_awsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_wsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_wsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_wsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_wsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_bsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_bsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_bsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_bsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_bsw_0.sv:98]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2072]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr0_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr0_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2126]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2126]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2126]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2126]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_48ac_psr0_0' has 10 connections declared, but only 6 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2126]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2133]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2133]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2133]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2133]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2133]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk1_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk1_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2140]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2140]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2140]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2140]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_48ac_psr_aclk1_0' has 10 connections declared, but only 6 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2140]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2072]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2149]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2149]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2391]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00awn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00awn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00bn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00bn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00wn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00wn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2391]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_FWTRCR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2642]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01e_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01e_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_FWTRCR' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2642]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1R2BU3L' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2948]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01arn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01arn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01awn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01awn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01bn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized11' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized11' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized12' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized12' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01bn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01rn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized13' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized13' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized14' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized14' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized14' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized14' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01rn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01wn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m01wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized15' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized15' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized15' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized15' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01wn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1R2BU3L' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2948]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m01s2a_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m01s2a_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_19C6Z' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3199]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02e_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_48ac_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02e_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_48ac_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_19C6Z' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3199]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_185W3JU' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3505]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02arn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02arn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_48ac_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02awn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02awn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_48ac_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02bn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_48ac_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02bn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_48ac_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02rn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02rn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_48ac_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02wn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_48ac_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02wn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_48ac_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_185W3JU' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3505]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m02s2a_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m02s2a_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3756]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_48ac_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4211]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_48ac_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4211]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_48ac_s00tr_0' has 82 connections declared, but only 80 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4211]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3756]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4294]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized16' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized16' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized16' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized16' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized17' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized17' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized17' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized17' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized18' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized18' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized18' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized18' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized19' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized19' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized19' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized19' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized20' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized20' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized20' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized20' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized21' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized21' [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized21' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized21' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4294]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01a2s_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01a2s_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_F11SX8' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4536]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01mmu_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01mmu_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01sic_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01sic_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01tr_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01tr_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_F11SX8' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:4536]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_AIXRF8' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:5116]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_sawn_1.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_swn_1.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2102]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[4] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[4] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[4] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[3] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[3] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[3] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[3] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[3] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[3] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[4] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[4] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[4] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module switchboards_imp_1MKJLH2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[593] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[592] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[591] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[590] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[589] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[588] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[587] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[586] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[585] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[584] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[583] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[582] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[581] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[580] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[579] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[578] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[577] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[576] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[575] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[574] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[573] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[572] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[571] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[570] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[569] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[568] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[567] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[566] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[565] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[564] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3193.047 ; gain = 494.367 ; free physical = 65207 ; free virtual = 88342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3198.984 ; gain = 500.305 ; free physical = 65201 ; free virtual = 88337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3198.984 ; gain = 500.305 ; free physical = 65201 ; free virtual = 88337
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3610.531 ; gain = 0.000 ; free physical = 61277 ; free virtual = 84429
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'inst/clk_map/psr0/U0'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'inst/clk_map/psr0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/data/tools/Xilinx24/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 155 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4257.703 ; gain = 0.000 ; free physical = 73138 ; free virtual = 96335
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4257.703 ; gain = 0.000 ; free physical = 75967 ; free virtual = 99166
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4257.703 ; gain = 1559.023 ; free physical = 77594 ; free virtual = 100817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4265.707 ; gain = 1567.027 ; free physical = 77667 ; free virtual = 100890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc, line 244).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[3].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[3].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[3].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:02 . Memory (MB): peak = 4265.707 ; gain = 1567.027 ; free physical = 77626 ; free virtual = 100852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_exit_v1_0_16_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_exit_v1_0_16_axilite_conv'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_transaction_regulator_v1_0_11_multithread'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_16_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_16_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 | 00000000000000000000000000000000
                    IDLE |                              001 | 00000000000000000000000000000001
                DEADLOCK |                              010 | 00000000000000000000000000000010
                OVERFLOW |                              011 | 00000000000000000000000000000100
                ALLOCATE |                              100 | 00000000000000000000000000000011
                 REFRESH |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_transaction_regulator_v1_0_11_multithread'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:11 . Memory (MB): peak = 4265.707 ; gain = 1567.027 ; free physical = 74418 ; free virtual = 97659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 19    
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 345   
	   3 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 18    
	   3 Input    5 Bit       Adders := 5     
	   4 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 67    
	   3 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 37    
	   2 Input    2 Bit       Adders := 32    
	   3 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      6 Bit         XORs := 14    
	   2 Input      1 Bit         XORs := 566   
+---Registers : 
	             2178 Bit    Registers := 72    
	              594 Bit    Registers := 3     
	              535 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              198 Bit    Registers := 6     
	              193 Bit    Registers := 10    
	              186 Bit    Registers := 4     
	              185 Bit    Registers := 2     
	              179 Bit    Registers := 6     
	              177 Bit    Registers := 3     
	              154 Bit    Registers := 6     
	              153 Bit    Registers := 6     
	              106 Bit    Registers := 6     
	              105 Bit    Registers := 6     
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 3     
	               43 Bit    Registers := 4     
	               42 Bit    Registers := 5     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 8     
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 281   
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 260   
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 94    
	                3 Bit    Registers := 151   
	                2 Bit    Registers := 103   
	                1 Bit    Registers := 1357  
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 35    
	   2 Input  594 Bit        Muxes := 3     
	   4 Input  535 Bit        Muxes := 2     
	   2 Input  193 Bit        Muxes := 6     
	   2 Input   47 Bit        Muxes := 3     
	   2 Input   43 Bit        Muxes := 4     
	   2 Input   42 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   33 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 14    
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 10    
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 57    
	   7 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 45    
	   2 Input    6 Bit        Muxes := 50    
	   2 Input    5 Bit        Muxes := 15    
	   4 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 76    
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 44    
	   4 Input    3 Bit        Muxes := 23    
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 349   
	   7 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 287   
	   4 Input    1 Bit        Muxes := 79    
	   7 Input    1 Bit        Muxes := 70    
	   2 Input    1 Bit        Muxes := 705   
	   5 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 32    
	  12 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_upsize_ratio_reg[0]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_upsize_ratio_reg[3]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_upsize_ratio_reg[4]' (FDSE) to 'gen_w_ch.post_pntr_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_upsize_ratio_reg[2]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_upsize_ratio_reg[1]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_mask_reg[0]' (FDSE) to 'gen_w_ch.post_pntr_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_mask_reg[1]' (FDSE) to 'gen_w_ch.post_pntr_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_mask_reg[2]' (FDSE) to 'gen_w_ch.post_pntr_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_mask_reg[3]' (FDSE) to 'gen_w_ch.post_pntr_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_shift_reg[5]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_shift_reg[6]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_shift_reg[7]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_shift_reg[0]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_shift_reg[2]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_w_ch.post_pntr_shift_reg[3]' (FDRE) to 'gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][0]' (FDE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m02_nodes/m02_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'm02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m01_nodes/m01_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m01_nodes/m01_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_ar_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_aw_node/inst /\inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_ar_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_w_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m01_nodes/m01_aw_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'clk_map/psr0/U0/SEQ/core_dec_reg[1]' (FD) to 'clk_map/psr0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 'clk_map/psr_aclk1/U0/SEQ/core_dec_reg[1]' (FD) to 'clk_map/psr_aclk1/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][0]' (FDE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][1] )
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3886] merging instance 'clk_map/psr0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]' (FD) to 'clk_map/psr0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/lpf_exr_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:34 . Memory (MB): peak = 4293.641 ; gain = 1594.961 ; free physical = 63848 ; free virtual = 87132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M16 x 2   | 
|\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 185             | RAM32M16 x 14  | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M16 x 2   | 
|\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 185             | RAM32M16 x 14  | 
|\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:56 ; elapsed = 00:02:50 . Memory (MB): peak = 4363.551 ; gain = 1664.871 ; free physical = 70315 ; free virtual = 93582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:01 . Memory (MB): peak = 4363.551 ; gain = 1664.871 ; free physical = 70234 ; free virtual = 93534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M16 x 2   | 
|\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 185             | RAM32M16 x 14  | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s01_nodes/s01_w_node/inst /inst_mi_handleri_0/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M16 x 14  | 
|\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M16 x 2   | 
|\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 186             | RAM32M16 x 14  | 
|\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 185             | RAM32M16 x 14  | 
|\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M16 x 8   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 105             | RAM32M16 x 8   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:20 ; elapsed = 00:03:19 . Memory (MB): peak = 4376.477 ; gain = 1677.797 ; free physical = 72286 ; free virtual = 95713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:28 ; elapsed = 00:03:28 . Memory (MB): peak = 4408.383 ; gain = 1709.703 ; free physical = 72267 ; free virtual = 95694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:28 ; elapsed = 00:03:28 . Memory (MB): peak = 4408.383 ; gain = 1709.703 ; free physical = 72266 ; free virtual = 95693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:32 . Memory (MB): peak = 4455.383 ; gain = 1756.703 ; free physical = 72199 ; free virtual = 95626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:03:32 . Memory (MB): peak = 4455.383 ; gain = 1756.703 ; free physical = 72199 ; free virtual = 95626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:33 ; elapsed = 00:03:33 . Memory (MB): peak = 4455.383 ; gain = 1756.703 ; free physical = 72200 ; free virtual = 95627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:33 ; elapsed = 00:03:34 . Memory (MB): peak = 4455.383 ; gain = 1756.703 ; free physical = 72200 ; free virtual = 95627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | shift_reg_reg | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |   485|
|2     |LUT2     |   675|
|3     |LUT3     |  4932|
|4     |LUT4     |  1824|
|5     |LUT5     |  1370|
|6     |LUT6     |  2699|
|7     |MUXF7    |   272|
|8     |MUXF8    |   136|
|9     |RAM16X1D |     4|
|10    |RAM32M   |     4|
|11    |RAM32M16 |   502|
|12    |RAM32X1D |    12|
|13    |SRL16    |     3|
|14    |SRL16E   |   254|
|15    |SRLC32E  |   182|
|16    |FDCE     |   177|
|17    |FDR      |    20|
|18    |FDRE     | 21927|
|19    |FDSE     |   392|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:33 ; elapsed = 00:03:34 . Memory (MB): peak = 4455.383 ; gain = 1756.703 ; free physical = 72199 ; free virtual = 95626
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7199 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:03:02 . Memory (MB): peak = 4455.383 ; gain = 697.984 ; free physical = 81367 ; free virtual = 104796
Synthesis Optimization Complete : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 4455.383 ; gain = 1756.703 ; free physical = 81439 ; free virtual = 104805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4455.383 ; gain = 0.000 ; free physical = 81438 ; free virtual = 104804
INFO: [Netlist 29-17] Analyzing 953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4455.383 ; gain = 0.000 ; free physical = 81436 ; free virtual = 104802
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 545 instances were transformed.
  FDR => FDRE: 20 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 502 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  SRL16 => SRL16E: 3 instances

Synth Design complete | Checksum: 90974ad
INFO: [Common 17-83] Releasing license: Synthesis
401 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:03:56 . Memory (MB): peak = 4455.383 ; gain = 2996.289 ; free physical = 81435 ; free virtual = 104801
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7934.354; main = 3583.994; forked = 4711.007
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 14495.215; main = 4455.387; forked = 10205.492
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4455.383 ; gain = 0.000 ; free physical = 81432 ; free virtual = 104801
INFO: [Common 17-1381] The checkpoint '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_0_0, cache-ID = 37cb320464dcc574
INFO: [Coretcl 2-1174] Renamed 1335 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4455.383 ; gain = 0.000 ; free physical = 81365 ; free virtual = 104802
INFO: [Common 17-1381] The checkpoint '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_smartconnect_0_0_utilization_synth.rpt -pb design_1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 14:18:39 2025...
